[    0.119080] Switching to clocksource jz_clocksource
[    0.121553] dwc2 otg probe start
[    0.121581] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121604] DWC IN OTG MODE
[    0.122368] dwc2 dwc2: Keep PHY ON
[    0.122379] dwc2 dwc2: Using Buffer DMA mode
[    0.122388] dwc2 dwc2: Core Release: 3.00a
[    0.122429] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122459] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123457] hub 1-0:1.0: USB hub found
[    0.123490] hub 1-0:1.0: 1 port detected
[    0.123592] dwc2 dwc2: DWC2 Host Initialized
[    0.123934] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123951] dwc2 otg probe success
[    0.124205] NET: Registered protocol family 2
[    0.124554] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124584] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124603] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124649] TCP: reno registered
[    0.124660] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124677] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124854] NET: Registered protocol family 1
[    0.125140] RPC: Registered named UNIX socket transport module.
[    0.125150] RPC: Registered udp transport module.
[    0.125156] RPC: Registered tcp transport module.
[    0.125161] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125710] freq_udelay_jiffys[0].max_num = 10
[    0.125719] cpufreq 	udelay 	loops_per_jiffy	
[    0.125725] 12000	 59956	 59956	
[    0.125730] 24000	 119913	 119913	
[    0.125736] 60000	 299784	 299784	
[    0.125741] 120000	 599569	 599569	
[    0.125746] 200000	 999282	 999282	
[    0.125752] 300000	 1498924	 1498924	
[    0.125758] 600000	 2997848	 2997848	
[    0.125763] 792000	 3957159	 3957159	
[    0.125768] 1008000	 5036385	 5036385	
[    0.125774] 1200000	 5995696	 5995696	
[    0.136514] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137718] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138290] msgmni has been set to 185
[    0.139684] io scheduler noop registered
[    0.139718] io scheduler cfq registered (default)
[    0.146348] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224878] dwc2 dwc2: ID PIN CHANGED!
[    0.641804] console [ttyS1] enabled
[    0.646082] logger: created 256K log 'log_main'
[    0.652613] jz TCU driver register completed
[    0.657909] the id code = b4018, the flash name is XT25F128B
[    0.663825] JZ SFC Controller for SFC channel 0 driver register
[    0.669975] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676076] Creating 8 MTD partitions on "jz_sfc":
[    0.681181] 0x000000000000-0x000000040000 : "boot"
[    0.687141] 0x000000040000-0x000000048000 : "env"
[    0.693094] 0x000000048000-0x000000080000 : "config"
[    0.699349] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705494] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711793] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718374] 0x000000080000-0x000001000000 : "upgrade"
[    0.724731] 0x000000000000-0x000001000000 : "all"
[    0.730720] SPI NOR MTD LOAD OK
[    0.734302] usbcore: registered new interface driver asix
[    0.740171] usbcore: registered new interface driver cdc_ether
[    0.746385] usbcore: registered new interface driver cdc_ncm
[    0.752333] i2c /dev entries driver
[    0.756788] jz-wdt: watchdog initialized
[    0.761514] TCP: cubic registered
[    0.765942] NET: Registered protocol family 10
[    0.771333] NET: Registered protocol family 17
[    0.777120] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.788001] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798376] devtmpfs: mounted
[    0.801837] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.207793] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.420251] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.874765] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.877312] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.877370] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.880087] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    5.997061] exFAT: Version 1.2.9
[    6.038083] usbcore: registered new interface driver usbserial
[    6.058000] usbcore: registered new interface driver ch341
[    6.060518] usbserial: USB Serial support registered for ch341-uart
[    6.074973] usbcore: registered new interface driver cp210x
[    6.077385] usbserial: USB Serial support registered for cp210x
[    6.102959] request spk en gpio 63 ok!
[    6.102970] jz_codec_register: probe() successful!
[    6.103044] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.103053] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.103070] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.103078] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.509327] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48dc000)
[    6.509618] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48c6000)
[    6.509935] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c5000)
[    6.539781] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.576937] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.579689] Additional GPIO keys device registered with 1 buttons
[    6.589375] The version of PWM driver is H20210412a
[    6.600223] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.078944] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.191580] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.249960] mmc1: new SDIO card at address 0001
[    7.468378] RTW: module init start
[    7.468392] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.468398] RTW: build time: Aug 28 2025 05:46:40
[    7.468623] RTW: == SDIO Card Info ==
[    7.468633] RTW:   card: 84299c00
[    7.468639] RTW:   clock: 24000000 Hz
[    7.468644] RTW:   timing spec: legacy
[    7.468652] RTW:   sd3_bus_mode: FALSE
[    7.468657] RTW:   func num: 1
[    7.468663] RTW:   func1: 848f9300 (*)
[    7.468668] RTW: ================
[    7.497943] RTW: HW EFUSE
[    7.497956] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.497989] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.498022] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498054] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498087] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498120] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498152] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498185] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498218] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498250] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498283] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498315] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.498348] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.498380] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.498412] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.498444] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.498476] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.498507] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.498539] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498572] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498604] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498637] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498670] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498702] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498735] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498768] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498800] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498833] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498866] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498898] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498931] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498964] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.499006] RTW: hal_com_config_channel_plan chplan:0x20
[    7.582853] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.582867] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.582874] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.582881] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.582888] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.582894] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.582901] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.582907] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.582913] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.584177] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.604281] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.617508] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.633082] RTW: module init ret=0
[    8.261868] RTW: txpath=0x1, rxpath=0x1
[    8.261880] RTW: txpath_1ss:0x1, num:1
[    8.347886] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.033141] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.405141] RTW: start auth
[   10.409989] RTW: auth success, start assoc
[   10.415226] RTW: assoc success
[   10.415317] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.416811] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.416821] RTW: mac_id : 0
[   10.416827] RTW: wireless_mode : 0x0b
[   10.416832] RTW: mimo_type : 0
[   10.416838] RTW: static smps : N
[   10.416844] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.416849] RTW: rate_id : 3
[   10.416855] RTW: rssi : -1 (%), rssi_level : 0
[   10.416861] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.416867] RTW: disable_ra : N, disable_pt : N
[   10.416873] RTW: is_noisy : N
[   10.416878] RTW: txrx_state : 0
[   10.416885] RTW: curr_tx_rate : CCK_1M (L)
[   10.416890] RTW: curr_tx_bw : 20MHz
[   10.416895] RTW: curr_retry_ratio : 0
[   10.416901] RTW: ra_mask : 0x00000000000fffff
[   10.416901] 
[   10.419125] RTW: recv eapol packet 1/4
[   10.420295] RTW: send eapol packet 2/4
[   10.426147] RTW: recv eapol packet 3/4
[   10.426515] RTW: send eapol packet 4/4
[   10.427713] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.428009] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.101988] codec_codec_ctl: set repaly channel...
[   13.102026] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.102033] codec_codec_ctl: set sample rate...
[   13.102118] codec_codec_ctl: set device...
[   13.339163] codec_set_device: set device: speaker...
[  221.932013] ISP Register Monitor v1.3 initializing
[  221.932151] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  221.959670] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  221.961325] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  221.961466] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  223.841087] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  223.843562] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  223.843581] *** PROBE: ISP device allocated successfully: 80514000 ***
[  223.843597] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  223.843602] *** PROBE: ISP device mutex and spinlock initialized ***
[  223.843609] *** PROBE: Event callback structure initialized at 0x8115d480 (offset 0xc from isp_dev) ***
[  223.843620] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  223.843628] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  223.843634] *** PROBE: Platform data: c06b6270 ***
[  223.843639] *** PROBE: Platform data validation passed ***
[  223.843645] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  223.843651] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  223.843657] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  223.843662] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  223.843668] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  223.865114] All ISP subdev platform drivers registered successfully
[  223.868209] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  223.868223] *** Registering platform device 0 from platform data ***
[  223.870757] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  223.870772] *** tx_isp_subdev_init: pdev=c06b5f50, sd=8521b400, ops=c06b6570 ***
[  223.870778] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  223.870785] *** tx_isp_subdev_init: ops=c06b6570, ops->core=c06b65a4 ***
[  223.870791] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[  223.870799] *** tx_isp_subdev_init: Set sd->dev=c06b5f60, sd->pdev=c06b5f50 ***
[  223.870805] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  223.870811] tx_isp_module_init: Module initialized for isp-w00
[  223.870817] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  223.870824] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  223.870831] tx_isp_subdev_init: platform_get_resource returned c06b6048 for device isp-w00
[  223.870839] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  223.870849] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  223.870855] isp_subdev_init_clks: Using platform data clock arrays: c06b6038
[  223.870861] isp_subdev_init_clks: Using platform data clock configs
[  223.870869] Platform data clock[0]: name=cgu_isp, rate=100000000
[  223.870880] Clock cgu_isp: set rate 100000000 Hz, result=0
[  223.870888] Clock cgu_isp enabled successfully
[  223.870894] Platform data clock[1]: name=isp, rate=65535
[  223.870902] Clock isp enabled successfully
[  223.875473] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  223.875488] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  223.875497] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.875507] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  223.875517] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.875527] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  223.875540] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.875549] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.875559] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  223.875569] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  223.875579] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  223.875589] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  223.875598] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  223.875607] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  223.875617] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  223.875626] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  223.875636] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  223.875645] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  223.875655] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  223.875666] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  223.875675] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  223.877495] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  223.877509] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  223.877519] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  223.877529] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877538] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877547] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  223.877557] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  223.877567] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  223.877593] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  223.877602] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  223.877613] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  223.877623] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877635] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877644] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877653] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  223.877663] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877672] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  223.877681] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  223.877692] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  223.877701] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  223.877955] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  223.877965] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.877974] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.877983] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.877993] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  223.878003] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.878012] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.878022] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  223.878031] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  223.878041] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  223.878051] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  223.878060] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  223.878069] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  223.878079] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  223.878089] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  223.878098] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  223.878109] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  223.878119] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  223.878128] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  223.878137] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  223.878147] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  223.893985] CPM clock gates configured
[  223.893999] isp_subdev_init_clks: Successfully initialized 2 clocks
[  223.894009] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5f50, sd=8521b400, ourISPdev=80514000 ***
[  223.894017] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  223.894023] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  223.894029] *** DEBUG: About to check device name matches ***
[  223.894035] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  223.894042] *** LINKED CSI device: 8521b400, regs: b0022000 ***
[  223.894049] *** CSI PROBE: Set dev_priv to csi_dev 8521b400 AFTER subdev_init ***
[  223.894055] *** CSI PROBE: Set host_priv to csi_dev 8521b400 AFTER subdev_init ***
[  223.894062] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  223.894069] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  223.894091] *** Platform device 0 (isp-w00) registered successfully ***
[  223.894098] *** Registering platform device 1 from platform data ***
[  223.901703] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  223.901717] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  223.901724] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  223.901730] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  223.901737] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  223.901743] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  223.901749] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  223.901755] *** VIC will operate in FULL mode with complete buffer operations ***
[  223.901760] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  223.901767] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  223.901773] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  223.901780] *** VIC PROBE: Stored vic_dev pointer 85f46000 in subdev dev_priv ***
[  223.901786] *** VIC PROBE: Set host_priv to vic_dev 85f46000 for Binary Ninja compatibility ***
[  223.901792] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  223.901800] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  223.901807] *** tx_isp_subdev_init: pdev=c06b6068, sd=85f46000, ops=c06b64f0 ***
[  223.901813] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  223.901821] *** tx_isp_subdev_init: ops=c06b64f0, ops->core=c06b650c ***
[  223.901827] *** tx_isp_subdev_init: ops->core->init=c0681e98 ***
[  223.901834] *** tx_isp_subdev_init: Set sd->dev=c06b6078, sd->pdev=c06b6068 ***
[  223.901841] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  223.901847] tx_isp_module_init: Module initialized for isp-w02
[  223.901853] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  223.901861] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  223.901868] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  223.901878] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674958, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  223.901887] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674958, thread=c0667584 ***
[  223.904035] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  223.904046] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  223.904053] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  223.904062] tx_isp_subdev_init: platform_get_resource returned c06b6160 for device isp-w02
[  223.904070] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  223.904080] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  223.904087] isp_subdev_init_clks: Using platform data clock arrays: c06b6150
[  223.904094] isp_subdev_init_clks: Using platform data clock configs
[  223.904102] Platform data clock[0]: name=cgu_isp, rate=100000000
[  223.904111] Clock cgu_isp: set rate 100000000 Hz, result=0
[  223.904117] Clock cgu_isp enabled successfully
[  223.904124] Platform data clock[1]: name=isp, rate=65535
[  223.904137] Clock isp enabled successfully
[  223.933985] CPM clock gates configured
[  223.933998] isp_subdev_init_clks: Successfully initialized 2 clocks
[  223.934008] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6068, sd=85f46000, ourISPdev=80514000 ***
[  223.934017] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  223.934023] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  223.934028] *** DEBUG: About to check device name matches ***
[  223.934034] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  223.934040] *** DEBUG: Retrieved vic_dev from subdev data: 85f46000 ***
[  223.934046] *** DEBUG: About to set ourISPdev->vic_dev = 85f46000 ***
[  223.934053] *** DEBUG: ourISPdev before linking: 80514000 ***
[  223.934059] *** DEBUG: ourISPdev->vic_dev set to: 85f46000 ***
[  223.934065] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  223.934070] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  223.934076] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  223.934084] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  223.934090] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  223.934096] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  223.934102] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  223.934124] *** Platform device 1 (isp-w02) registered successfully ***
[  223.934131] *** Registering platform device 2 from platform data ***
[  223.934834] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  223.934846] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  223.934856] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  223.934866] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  223.934878] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  223.934888] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  223.934898] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  223.934907] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  223.934920] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  223.934929] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  223.934938] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  223.934948] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  223.934957] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  223.934967] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  223.934976] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  223.934986] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  223.934995] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  223.935004] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  223.935014] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  223.935024] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  223.935033] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  223.935042] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  223.935052] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  223.935061] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  223.935070] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  223.935080] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  223.935090] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  223.935106] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  223.935115] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  223.935124] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  223.938396] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  223.938412] *** tx_isp_subdev_init: pdev=c06b5e78, sd=84cde000, ops=c06b73d4 ***
[  223.938418] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  223.938425] *** tx_isp_subdev_init: ops=c06b73d4, ops->core=c06b73f4 ***
[  223.938431] *** tx_isp_subdev_init: ops->core->init=c068e29c ***
[  223.938438] *** tx_isp_subdev_init: Set sd->dev=c06b5e88, sd->pdev=c06b5e78 ***
[  223.938445] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b73d4 ***
[  223.938452] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6570 ***
[  223.938458] tx_isp_module_init: Module initialized for isp-w01
[  223.938464] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  223.938473] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5e78, sd=84cde000, ourISPdev=80514000 ***
[  223.938480] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  223.938486] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  223.938492] *** DEBUG: About to check device name matches ***
[  223.938497] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  223.938503] *** LINKED VIN device: 84cde000 ***
[  223.938511] *** VIN SUBDEV OPS CONFIGURED: core=c06b73f4, video=c06b73e8, s_stream=c068e494 ***
[  223.938518] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  223.938524] *** VIN PROBE: Set dev_priv to vin_dev 84cde000 AFTER subdev_init ***
[  223.938530] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  223.938549] *** Platform device 2 (isp-w01) registered successfully ***
[  223.938556] *** Registering platform device 3 from platform data ***
[  223.941039] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  223.941054] *** tx_isp_subdev_init: pdev=c06b5d38, sd=84ceac00, ops=c06b6624 ***
[  223.941061] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  223.941068] *** tx_isp_subdev_init: ops=c06b6624, ops->core=c06bd4ac ***
[  223.941074] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  223.941081] *** tx_isp_subdev_init: Set sd->dev=c06b5d48, sd->pdev=c06b5d38 ***
[  223.941088] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6624 ***
[  223.941094] *** tx_isp_subdev_init: ops->sensor=c06bd4a0, csi_subdev_ops=c06b6570 ***
[  223.941101] tx_isp_module_init: Module initialized for isp-fs
[  223.941107] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  223.941114] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  223.941120] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  223.941127] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  223.941134] *** FS PROBE: Set dev_priv to fs_dev 84ceac00 AFTER subdev_init ***
[  223.941140] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  223.941160] *** Platform device 3 (isp-fs) registered successfully ***
[  223.941166] *** Registering platform device 4 from platform data ***
[  223.943748] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  223.943762] *** tx_isp_create_core_device: Creating ISP core device ***
[  223.943772] *** tx_isp_create_core_device: Core device created successfully: 85f46400 ***
[  223.943779] *** CORE PROBE: Set dev_priv to core_dev 85f46400 ***
[  223.943786] *** CORE PROBE: Set host_priv to core_dev 85f46400 - PREVENTS BadVA CRASH ***
[  223.943792] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  223.943800] *** tx_isp_subdev_init: pdev=c06b5c00, sd=85f46400, ops=c06b6328 ***
[  223.943806] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  223.943814] *** tx_isp_subdev_init: ops=c06b6328, ops->core=c06b6354 ***
[  223.943820] *** tx_isp_subdev_init: ops->core->init=c067e9e8 ***
[  223.943826] *** tx_isp_subdev_init: Set sd->dev=c06b5c10, sd->pdev=c06b5c00 ***
[  223.943834] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  223.943840] tx_isp_module_init: Module initialized for isp-m0
[  223.943846] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  223.943854] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  223.943861] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  223.943871] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  223.943880] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[  223.954381] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  223.954392] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  223.954399] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  223.954408] tx_isp_subdev_init: platform_get_resource returned c06b5d00 for device isp-m0
[  223.954416] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  223.954427] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  223.954434] isp_subdev_init_clks: Using platform data clock arrays: c06b5ce8
[  223.954440] isp_subdev_init_clks: Using platform data clock configs
[  223.954448] Platform data clock[0]: name=cgu_isp, rate=100000000
[  223.954457] Clock cgu_isp: set rate 100000000 Hz, result=0
[  223.954464] Clock cgu_isp enabled successfully
[  223.954470] Platform data clock[1]: name=isp, rate=65535
[  223.954477] Clock isp enabled successfully
[  223.954484] Platform data clock[2]: name=csi, rate=65535
[  223.954492] Clock csi enabled successfully
[  223.983975] CPM clock gates configured
[  223.983989] isp_subdev_init_clks: Successfully initialized 3 clocks
[  223.983999] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c00, sd=85f46400, ourISPdev=80514000 ***
[  223.984007] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  223.984013] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  223.984018] *** DEBUG: About to check device name matches ***
[  223.984025] *** DEBUG: CORE device name matched! Setting up Core device ***
[  223.984032] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  223.984039] *** tx_isp_link_core_device: Linking core device 85f46400 to ISP device 80514000 ***
[  223.984045] *** tx_isp_link_core_device: Core device linked successfully ***
[  223.984052] *** Core subdev already registered at slot 3: 85f46400 ***
[  223.984058] *** LINKED CORE device: 85f46400 ***
[  223.984063] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  223.984068] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  223.984075] *** tx_isp_core_device_init: Initializing core device: 85f46400 ***
[  223.984088] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  223.984093] *** tx_isp_core_device_init: Core device initialized successfully ***
[  223.984099] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  223.984106] *** tx_isp_link_core_device: Linking core device 85f46400 to ISP device 80514000 ***
[  223.984112] *** tx_isp_link_core_device: Core device linked successfully ***
[  223.984119] *** Core subdev already registered at slot 3: 85f46400 ***
[  223.984132] *** tx_isp_core_probe: Assigned frame_channels=85f46800 to core_dev ***
[  223.984138] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  223.984144] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  223.984150] *** tx_isp_core_probe: Calling sensor_early_init ***
[  223.984155] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  223.984161] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  223.984167] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  223.984174] ispcore_slake_module: VIC device=85f46000, state=1ispcore_slake_module: Processing subdevices
[  223.984182] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  223.984191] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  223.984198] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  223.984205] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  223.984210] ispcore_slake_module: CSI slake success
[  223.984214] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  223.984221] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f46000 ***
[  223.984228] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f46000, current state=1 ***
[  223.984235] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  223.984240] ispcore_slake_module: VIC slake success
[  223.984245] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  223.984250] ispcore_slake_module: Managing ISP clocks
[  223.984254] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  223.984262] ispcore_slake_module: Complete, result=0<6>[  223.984268] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  223.984274] *** tx_isp_core_probe: Core device setup complete ***
[  223.984279] ***   - Core device: 85f46400 ***
[  223.984285] ***   - Channel count: 6 ***
[  223.984290] ***   - Linked to ISP device: 80514000 ***
[  223.984296] *** tx_isp_core_probe: Initializing core tuning system ***
[  223.984302] isp_core_tuning_init: Initializing tuning data structure
[  223.984313] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  223.984320] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  223.984325] *** SAFE: mode_flag properly initialized using struct member access ***
[  223.984330] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  223.984336] *** tx_isp_core_probe: Set platform driver data ***
[  223.984341] *** tx_isp_core_probe: Set global core device reference ***
[  223.984346] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  223.984352] ***   - Core device: 85f46400 ***
[  223.984358] ***   - Tuning device: 84bf6000 ***
[  223.984363] *** tx_isp_core_probe: Creating frame channel devices ***
[  223.984369] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  223.992668] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  223.995254] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  223.997774] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  224.000306] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  224.000317] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  224.000323] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  224.000328] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  224.000334] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  224.000343] tisp_code_create_tuning_node: Allocated dynamic major 251
[  224.012899] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  224.012910] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  224.012916] *** tx_isp_core_probe: Core probe completed successfully ***
[  224.012936] *** Platform device 4 (isp-m0) registered successfully ***
[  224.012942] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  224.012966] *** Created /proc/jz/isp directory ***
[  224.012974] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  224.012982] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  224.012989] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  224.012996] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683cdc ***
[  224.013004] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f46000 for isp-w02 ***
[  224.013012] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  224.013019] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  224.013028] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  224.013038] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  224.013046] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  224.013052] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  224.013058] *** Misc device registration handled via main tx-isp device ***
[  224.013063] *** Misc device registration handled via main tx-isp device ***
[  224.013068] *** Misc device registration handled via main tx-isp device ***
[  224.013074] *** Misc device registration handled via main tx-isp device ***
[  224.013080] *** Misc device registration handled via main tx-isp device ***
[  224.013085] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  224.013094] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  224.013101] *** Frame channel 1 initialized: 640x360, state=2 ***
[  224.013107] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  224.013114] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f46000 ***
[  224.013119] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  224.013124] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  224.013130] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  224.013136] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  224.013142] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  224.013148] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  224.013154] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  224.013159] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  224.013164] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  224.013170] *** PROBE: Binary Ninja reference implementation complete ***
[  224.014937] *** tx_isp_init: Platform device and driver registered successfully ***
[  224.020696] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[  224.023714] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  224.023727] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  224.023736] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  224.024310] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  224.026149] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  224.026190] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  224.026200] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  224.994843] === gc2053 SENSOR MODULE INIT ===
[  224.997307] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[  223.938480] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  224.013004] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f46000 for isp-w02 ***
[  224.013012] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  224.013019] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  224.013028] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  224.013038] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  224.013046] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  224.013052] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  224.013058] *** Misc device registration handled via main tx-isp device ***
[  224.013063] *** Misc device registration handled via main tx-isp device ***
[  224.013068] *** Misc device registration handled via main tx-isp device ***
[  224.013074] *** Misc device registration handled via main tx-isp device ***
[  224.013080] *** Misc device registration handled via main tx-isp device ***
[  224.013085] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  224.013094] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  224.013101] *** Frame channel 1 initialized: 640x360, state=2 ***
[  224.013107] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  224.013114] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f46000 ***
[  224.013119] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  224.013124] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  224.013130] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  224.013136] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  224.013142] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  224.013148] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  224.013154] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  224.013159] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  224.013164] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  224.013170] *** PROBE: Binary Ninja reference implementation complete ***
[  224.014937] *** tx_isp_init: Platform device and driver registered successfully ***
[  224.020696] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[  224.023714] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  224.023727] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  224.023736] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  224.024310] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  224.026149] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  224.026190] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  224.026200] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  224.994843] === gc2053 SENSOR MODULE INIT ===
[  224.997307] gc2053 I2C driver registered, waiting for device creation by ISP
[  228.016586] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  228.016600] === ISP Subdevice Array Status ===
[  228.016608]   [0]: isp-w00 (sd=8521b400)
[  228.016616]   [1]: isp-w02 (sd=85f46000)
[  228.016622]   [2]: isp-w01 (sd=84cde000)
[  228.016629]   [3]: isp-m0 (sd=85f46400)
[  228.016634]   [4]: (empty)
[  228.016640]   [5]: (empty)
[  228.016644]   [6]: (empty)
[  228.016650]   [7]: (empty)
[  228.016654]   [8]: (empty)
[  228.016660]   [9]: (empty)
[  228.016665]   [10]: (empty)
[  228.016670]   [11]: (empty)
[  228.016675]   [12]: (empty)
[  228.016680]   [13]: (empty)
[  228.016686]   [14]: (empty)
[  228.016690]   [15]: (empty)
[  228.016695] === End Subdevice Array ===
[  228.016702] *** tx_isp_open: Found core subdev 85f46400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  228.016709] *** DEBUG: core_sd->dev_priv=85f46400, core_sd->host_priv=85f46400 ***
[  228.016716] *** DEBUG: core_sd->pdev=c06b5c00, core_sd->ops=c06b6328 ***
[  228.016723] *** ispcore_core_ops_init: ENTRY - sd=85f46400, on=1 ***
[  228.016730] *** ispcore_core_ops_init: sd->dev_priv=85f46400, sd->host_priv=85f46400 ***
[  228.016737] *** ispcore_core_ops_init: sd->pdev=c06b5c00, sd->ops=c06b6328 ***
[  228.016743] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  228.016749] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  228.016757] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  228.016763] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  228.016768] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  228.016774] *** ispcore_core_ops_init: s0 (core_dev) = 85f46400 from sd->host_priv ***
[  228.016782] ispcore_core_ops_init: core_dev=85f46400, vic_dev=85f46000, vic_state=1
[  228.016786] ispcore_core_ops_init: Complete, result=0<6>[  228.016792] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  228.016798] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  228.017142] ISP IOCTL: cmd=0x805056c1 arg=0x771fcd60
[  228.017158] subdev_sensor_ops_ioctl: cmd=0x2000000
[  228.017164] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  228.017170] *** Creating I2C sensor device on adapter 0 ***
[  228.017178] *** Creating I2C device: gc2053 at 0x37 ***
[  228.017184] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  228.017192] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  228.017198] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  228.026958] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  228.034253] === GC2053 SENSOR PROBE START ===
[  228.034269] sensor_probe: client=855d2e00, addr=0x37, adapter=84074c10 (i2c0)
[  228.034275] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  228.034281] Requesting reset GPIO 18
[  228.034289] GPIO reset sequence: HIGH -> LOW -> HIGH
[  228.264081] GPIO reset sequence completed successfully
[  228.264094] === GPIO INITIALIZATION COMPLETE ===
[  228.264104] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  228.264120] sensor_probe: data_interface=1, sensor_max_fps=30
[  228.264125] sensor_probe: MIPI 30fps
[  228.264132] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  228.264140] *** tx_isp_subdev_init: pdev=c06e0168, sd=85f19400, ops=c06e0248 ***
[  228.264146] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  228.264154] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[  228.264160] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[  228.264166] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[  228.264174] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[  228.264180] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  228.264186] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f19400 ***
[  228.264194] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[  228.264199] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  228.264206] tx_isp_module_init: Module initialized for (null)
[  228.264212] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  228.264220] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85f19400, ourISPdev=80514000 ***
[  228.264228] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[  228.264234] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  228.264238] *** DEBUG: About to check device name matches ***
[  228.264246] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  228.264252] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  228.264259] *** SENSOR subdev: 85f19400, ops: c06e0248 ***
[  228.264265] *** SENSOR ops->sensor: c06e025c ***
[  228.264270] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  228.264276] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  228.264349] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  228.264357] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  228.264364] sensor_probe: I2C client association complete
[  228.264372]   sd=85f19400, client=855d2e00, addr=0x37, adapter=i2c0
[  228.264378] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  228.264386] sensor_read: reg=0xf0, client=855d2e00, adapter=i2c0, addr=0x37
[  228.264884] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  228.264891] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  228.264897] *** SUCCESS: I2C communication working after GPIO reset! ***
[  228.264905] sensor_read: reg=0xf1, client=855d2e00, adapter=i2c0, addr=0x37
[  228.265390] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  228.265398] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  228.265403] === I2C COMMUNICATION TEST COMPLETE ===
[  228.265410] Registering gc2053 with ISP framework (sd=85f19400, sensor=85f19400)
[  228.265416] gc2053 registered with ISP framework successfully
[  228.265438] *** MIPS-SAFE: I2C device created successfully at 0x855d2e00 ***
[  228.265445] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  228.265452] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  228.265458] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  228.265465] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  228.265500] ISP IOCTL: cmd=0xc050561a arg=0x7fa52698
[  228.265507] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  228.265514] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  228.265522] ISP IOCTL: cmd=0xc050561a arg=0x7fa52698
[  228.265528] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  228.265534] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  228.265541] ISP IOCTL: cmd=0xc0045627 arg=0x7fa526f0
[  228.265552] ISP IOCTL: cmd=0x800856d5 arg=0x7fa526e8
[  228.265558] TX_ISP_GET_BUF: IOCTL handler called
[  228.265564] TX_ISP_GET_BUF: core_dev=85f46400, isp_dev=80514000
[  228.265571] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  228.265578] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  228.341205] ISP IOCTL: cmd=0x800856d4 arg=0x7fa526e8
[  228.341220] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  228.341448] ISP IOCTL: cmd=0x40045626 arg=0x7fa52700
[  228.341460] subdev_sensor_ops_ioctl: cmd=0x2000003
[  228.341466] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  228.341473] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  228.341479] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  228.341488] ISP IOCTL: cmd=0x80045612 arg=0x0
[  228.341496] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  228.341502] === ISP Subdevice Array Status ===
[  228.341510]   [0]: isp-w00 (sd=8521b400)
[  228.341517]   [1]: isp-w02 (sd=85f46000)
[  228.341524]   [2]: isp-w01 (sd=84cde000)
[  228.341530]   [3]: isp-m0 (sd=85f46400)
[  228.341537]   [4]: gc2053 (sd=85f19400)
[  228.341544]   [5]: gc2053 (sd=85f19400)
[  228.341549]   [6]: (empty)
[  228.341554]   [7]: (empty)
[  228.341559]   [8]: (empty)
[  228.341564]   [9]: (empty)
[  228.341569]   [10]: (empty)
[  228.341574]   [11]: (empty)
[  228.341580]   [12]: (empty)
[  228.341585]   [13]: (empty)
[  228.341590]   [14]: (empty)
[  228.341595]   [15]: (empty)
[  228.341600] === End Subdevice Array ===
[  228.341605] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  228.341611] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  228.341617] *** ispcore_activate_module: Fixed for our struct layouts ***
[  228.341622] *** VIC device in state 1, proceeding with activation ***
[  228.341629] *** CLOCK CONFIGURATION SECTION: clk_array=8115d200, clk_count=2 ***
[  228.341637] Clock 0 set to 100000000 Hz
[  228.341643] Clock 0 enabled
[  228.341650] Clock 1 set to 100000000 Hz
[  228.341655] Clock 1 enabled
[  228.341660] *** SUBDEVICE VALIDATION SECTION ***
[  228.341664] VIC device state set to 2 (activated)
[  228.341670] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  228.341675] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  228.341680] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  228.341686] *** SUBDEVICE INITIALIZATION LOOP ***
[  228.341691] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  228.341698] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  228.341705] *** SENSOR_INIT: gc2053 enable=1 ***
[  228.341714] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  228.341720] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[  228.341730] sensor_write: reg=0xfe val=0x80, client=855d2e00, adapter=i2c0, addr=0x37
[  228.342054] sensor_write: reg=0xfe val=0x80 SUCCESS
[  228.342062] sensor_write_array: reg[1] 0xfe=0x80 OK
[  228.342071] sensor_write: reg=0xfe val=0x80, client=855d2e00, adapter=i2c0, addr=0x37
[  228.342390] sensor_write: reg=0xfe val=0x80 SUCCESS
[  228.342398] sensor_write_array: reg[2] 0xfe=0x80 OK
[  228.342407] sensor_write: reg=0xfe val=0x80, client=855d2e00, adapter=i2c0, addr=0x37
[  228.342718] sensor_write: reg=0xfe val=0x80 SUCCESS
[  228.342726] sensor_write_array: reg[3] 0xfe=0x80 OK
[  228.342734] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.345205] sensor_write: reg=0xfe val=0x00 SUCCESS
[  228.345217] sensor_write_array: reg[4] 0xfe=0x00 OK
[  228.345227] sensor_write: reg=0xf2 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.345544] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  228.345552] sensor_write_array: reg[5] 0xf2=0x00 OK
[  228.345560] sensor_write: reg=0xf3 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.348188] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  228.348198] sensor_write_array: reg[6] 0xf3=0x00 OK
[  228.348208] sensor_write: reg=0xf4 val=0x36, client=855d2e00, adapter=i2c0, addr=0x37
[  228.348532] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  228.348539] sensor_write_array: reg[7] 0xf4=0x36 OK
[  228.348548] sensor_write: reg=0xf5 val=0xc0, client=855d2e00, adapter=i2c0, addr=0x37
[  228.348862] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  228.348870] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  228.348878] sensor_write: reg=0xf6 val=0x44, client=855d2e00, adapter=i2c0, addr=0x37
[  228.349192] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  228.349198] sensor_write_array: reg[9] 0xf6=0x44 OK
[  228.349207] sensor_write: reg=0xf7 val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.349572] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  228.349581] sensor_write_array: reg[10] 0xf7=0x01 OK
[  228.349590] sensor_write: reg=0xf8 val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.349908] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  228.349916] sensor_write: reg=0xf9 val=0x40, client=855d2e00, adapter=i2c0, addr=0x37
[  228.354080] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  228.354097] sensor_write: reg=0xfc val=0x8e, client=855d2e00, adapter=i2c0, addr=0x37
[  228.354415] sensor_write: reg=0xfc val=0x8e SUCCESS
[  228.354424] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.354740] sensor_write: reg=0xfe val=0x00 SUCCESS
[  228.354750] sensor_write: reg=0x87 val=0x18, client=855d2e00, adapter=i2c0, addr=0x37
[  228.355064] sensor_write: reg=0x87 val=0x18 SUCCESS
[  228.355072] sensor_write: reg=0xee val=0x30, client=855d2e00, adapter=i2c0, addr=0x37
[  228.355386] sensor_write: reg=0xee val=0x30 SUCCESS
[  228.355395] sensor_write: reg=0xd0 val=0xb7, client=855d2e00, adapter=i2c0, addr=0x37
[  228.355708] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  228.355716] sensor_write: reg=0x03 val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.356030] sensor_write: reg=0x03 val=0x04 SUCCESS
[  228.356038] sensor_write: reg=0x04 val=0x60, client=855d2e00, adapter=i2c0, addr=0x37
[  228.356351] sensor_write: reg=0x04 val=0x60 SUCCESS
[  228.356360] sensor_write: reg=0x05 val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.356672] sensor_write: reg=0x05 val=0x04 SUCCESS
[  228.356681] sensor_write: reg=0x06 val=0x4c, client=855d2e00, adapter=i2c0, addr=0x37
[  228.356994] sensor_write: reg=0x06 val=0x4c SUCCESS
[  228.357002] sensor_write: reg=0x07 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.357316] sensor_write: reg=0x07 val=0x00 SUCCESS
[  228.357324] sensor_write: reg=0x08 val=0x11, client=855d2e00, adapter=i2c0, addr=0x37
[  228.357637] sensor_write: reg=0x08 val=0x11 SUCCESS
[  228.357645] sensor_write: reg=0x09 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.359636] sensor_write: reg=0x09 val=0x00 SUCCESS
[  228.359648] sensor_write: reg=0x0a val=0x02, client=855d2e00, adapter=i2c0, addr=0x37
[  228.359964] sensor_write: reg=0x0a val=0x02 SUCCESS
[  228.359973] sensor_write: reg=0x0b val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.360285] sensor_write: reg=0x0b val=0x00 SUCCESS
[  228.360294] sensor_write: reg=0x0c val=0x02, client=855d2e00, adapter=i2c0, addr=0x37
[  228.360610] sensor_write: reg=0x0c val=0x02 SUCCESS
[  228.360618] sensor_write: reg=0x0d val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.360931] sensor_write: reg=0x0d val=0x04 SUCCESS
[  228.360940] sensor_write: reg=0x0e val=0x40, client=855d2e00, adapter=i2c0, addr=0x37
[  228.363531] sensor_write: reg=0x0e val=0x40 SUCCESS
[  228.363543] sensor_write: reg=0x12 val=0xe2, client=855d2e00, adapter=i2c0, addr=0x37
[  228.363863] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  228.363873] sensor_write: reg=0x13 val=0x16, client=855d2e00, adapter=i2c0, addr=0x37
[  228.364180] sensor_write: reg=0x13 val=0x16 SUCCESS
[  228.364193] sensor_write: reg=0x19 val=0x0a, client=855d2e00, adapter=i2c0, addr=0x37
[  228.364508] sensor_write: reg=0x19 val=0x0a SUCCESS
[  228.364516] sensor_write: reg=0x21 val=0x1c, client=855d2e00, adapter=i2c0, addr=0x37
[  228.364832] sensor_write: reg=0x21 val=0x1c SUCCESS
[  228.364841] sensor_write: reg=0x28 val=0x0a, client=855d2e00, adapter=i2c0, addr=0x37
[  228.365154] sensor_write: reg=0x28 val=0x0a SUCCESS
[  228.365163] sensor_write: reg=0x29 val=0x24, client=855d2e00, adapter=i2c0, addr=0x37
[  228.365476] sensor_write: reg=0x29 val=0x24 SUCCESS
[  228.365485] sensor_write: reg=0x2b val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.369750] sensor_write: reg=0x2b val=0x04 SUCCESS
[  228.369765] sensor_write: reg=0x32 val=0xf8, client=855d2e00, adapter=i2c0, addr=0x37
[  228.370084] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  228.370094] sensor_write: reg=0x37 val=0x03, client=855d2e00, adapter=i2c0, addr=0x37
[  228.370412] sensor_write: reg=0x37 val=0x03 SUCCESS
[  228.370421] sensor_write: reg=0x39 val=0x15, client=855d2e00, adapter=i2c0, addr=0x37
[  228.370735] sensor_write: reg=0x39 val=0x15 SUCCESS
[  228.370744] sensor_write: reg=0x43 val=0x07, client=855d2e00, adapter=i2c0, addr=0x37
[  228.371057] sensor_write: reg=0x43 val=0x07 SUCCESS
[  228.371066] sensor_write: reg=0x44 val=0x40, client=855d2e00, adapter=i2c0, addr=0x37
[  228.371379] sensor_write: reg=0x44 val=0x40 SUCCESS
[  228.371388] sensor_write: reg=0x46 val=0x0b, client=855d2e00, adapter=i2c0, addr=0x37
[  228.371700] sensor_write: reg=0x46 val=0x0b SUCCESS
[  228.371709] sensor_write: reg=0x4b val=0x20, client=855d2e00, adapter=i2c0, addr=0x37
[  228.372032] sensor_write: reg=0x4b val=0x20 SUCCESS
[  228.372041] sensor_write: reg=0x4e val=0x08, client=855d2e00, adapter=i2c0, addr=0x37
[  228.372356] sensor_write: reg=0x4e val=0x08 SUCCESS
[  228.372364] sensor_write: reg=0x55 val=0x20, client=855d2e00, adapter=i2c0, addr=0x37
[  228.372678] sensor_write: reg=0x55 val=0x20 SUCCESS
[  228.372686] sensor_write: reg=0x66 val=0x05, client=855d2e00, adapter=i2c0, addr=0x37
[  228.373000] sensor_write: reg=0x66 val=0x05 SUCCESS
[  228.373008] sensor_write: reg=0x67 val=0x05, client=855d2e00, adapter=i2c0, addr=0x37
[  228.373321] sensor_write: reg=0x67 val=0x05 SUCCESS
[  228.373330] sensor_write: reg=0x77 val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.379864] sensor_write: reg=0x77 val=0x01 SUCCESS
[  228.379880] sensor_write: reg=0x78 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.380198] sensor_write: reg=0x78 val=0x00 SUCCESS
[  228.380207] sensor_write: reg=0x7c val=0x93, client=855d2e00, adapter=i2c0, addr=0x37
[  228.380530] sensor_write: reg=0x7c val=0x93 SUCCESS
[  228.380538] sensor_write_array: reg[50] 0x7c=0x93 OK
[  228.380546] sensor_write: reg=0x8c val=0x12, client=855d2e00, adapter=i2c0, addr=0x37
[  228.380859] sensor_write: reg=0x8c val=0x12 SUCCESS
[  228.380868] sensor_write: reg=0x8d val=0x92, client=855d2e00, adapter=i2c0, addr=0x37
[  228.381181] sensor_write: reg=0x8d val=0x92 SUCCESS
[  228.381190] sensor_write: reg=0x90 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.381503] sensor_write: reg=0x90 val=0x00 SUCCESS
[  228.381512] sensor_write: reg=0x41 val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.381825] sensor_write: reg=0x41 val=0x04 SUCCESS
[  228.381834] sensor_write: reg=0x42 val=0x9d, client=855d2e00, adapter=i2c0, addr=0x37
[  228.382147] sensor_write: reg=0x42 val=0x9d SUCCESS
[  228.382156] sensor_write: reg=0x9d val=0x10, client=855d2e00, adapter=i2c0, addr=0x37
[  228.382468] sensor_write: reg=0x9d val=0x10 SUCCESS
[  228.382477] sensor_write: reg=0xce val=0x7c, client=855d2e00, adapter=i2c0, addr=0x37
[  228.382790] sensor_write: reg=0xce val=0x7c SUCCESS
[  228.382799] sensor_write: reg=0xd2 val=0x41, client=855d2e00, adapter=i2c0, addr=0x37
[  228.383112] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  228.383120] sensor_write: reg=0xd3 val=0xdc, client=855d2e00, adapter=i2c0, addr=0x37
[  228.383434] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  228.383442] sensor_write: reg=0xe6 val=0x50, client=855d2e00, adapter=i2c0, addr=0x37
[  228.383755] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  228.383764] sensor_write: reg=0xb6 val=0xc0, client=855d2e00, adapter=i2c0, addr=0x37
[  228.384100] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  228.384109] sensor_write: reg=0xb0 val=0x70, client=855d2e00, adapter=i2c0, addr=0x37
[  228.384424] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  228.384434] sensor_write: reg=0xb1 val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.384747] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  228.384756] sensor_write: reg=0xb2 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.385069] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  228.385078] sensor_write: reg=0xb3 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.385391] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  228.385400] sensor_write: reg=0xb4 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.385712] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  228.385721] sensor_write: reg=0xb8 val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.389968] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  228.389982] sensor_write: reg=0xb9 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.390300] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  228.390309] sensor_write: reg=0x26 val=0x30, client=855d2e00, adapter=i2c0, addr=0x37
[  228.390627] sensor_write: reg=0x26 val=0x30 SUCCESS
[  228.390636] sensor_write: reg=0xfe val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.390950] sensor_write: reg=0xfe val=0x01 SUCCESS
[  228.390960] sensor_write: reg=0x40 val=0x23, client=855d2e00, adapter=i2c0, addr=0x37
[  228.391273] sensor_write: reg=0x40 val=0x23 SUCCESS
[  228.391282] sensor_write: reg=0x55 val=0x07, client=855d2e00, adapter=i2c0, addr=0x37
[  228.391595] sensor_write: reg=0x55 val=0x07 SUCCESS
[  228.391604] sensor_write: reg=0x60 val=0x40, client=855d2e00, adapter=i2c0, addr=0x37
[  228.391917] sensor_write: reg=0x60 val=0x40 SUCCESS
[  228.391926] sensor_write: reg=0xfe val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.392248] sensor_write: reg=0xfe val=0x04 SUCCESS
[  228.392258] sensor_write: reg=0x14 val=0x78, client=855d2e00, adapter=i2c0, addr=0x37
[  228.392572] sensor_write: reg=0x14 val=0x78 SUCCESS
[  228.392581] sensor_write: reg=0x15 val=0x78, client=855d2e00, adapter=i2c0, addr=0x37
[  228.392895] sensor_write: reg=0x15 val=0x78 SUCCESS
[  228.392904] sensor_write: reg=0x16 val=0x78, client=855d2e00, adapter=i2c0, addr=0x37
[  228.393216] sensor_write: reg=0x16 val=0x78 SUCCESS
[  228.393225] sensor_write: reg=0x17 val=0x78, client=855d2e00, adapter=i2c0, addr=0x37
[  228.393538] sensor_write: reg=0x17 val=0x78 SUCCESS
[  228.393547] sensor_write: reg=0xfe val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.400082] sensor_write: reg=0xfe val=0x01 SUCCESS
[  228.400098] sensor_write: reg=0x92 val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.400416] sensor_write: reg=0x92 val=0x00 SUCCESS
[  228.400424] sensor_write: reg=0x94 val=0x03, client=855d2e00, adapter=i2c0, addr=0x37
[  228.400742] sensor_write: reg=0x94 val=0x03 SUCCESS
[  228.400751] sensor_write: reg=0x95 val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.401065] sensor_write: reg=0x95 val=0x04 SUCCESS
[  228.401074] sensor_write: reg=0x96 val=0x38, client=855d2e00, adapter=i2c0, addr=0x37
[  228.401387] sensor_write: reg=0x96 val=0x38 SUCCESS
[  228.401396] sensor_write: reg=0x97 val=0x07, client=855d2e00, adapter=i2c0, addr=0x37
[  228.401709] sensor_write: reg=0x97 val=0x07 SUCCESS
[  228.401718] sensor_write: reg=0x98 val=0x80, client=855d2e00, adapter=i2c0, addr=0x37
[  228.402031] sensor_write: reg=0x98 val=0x80 SUCCESS
[  228.402039] sensor_write: reg=0xfe val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.402352] sensor_write: reg=0xfe val=0x01 SUCCESS
[  228.402361] sensor_write: reg=0x01 val=0x05, client=855d2e00, adapter=i2c0, addr=0x37
[  228.402674] sensor_write: reg=0x01 val=0x05 SUCCESS
[  228.402682] sensor_write: reg=0x02 val=0x89, client=855d2e00, adapter=i2c0, addr=0x37
[  228.402995] sensor_write: reg=0x02 val=0x89 SUCCESS
[  228.403004] sensor_write: reg=0x04 val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.403316] sensor_write: reg=0x04 val=0x01 SUCCESS
[  228.403325] sensor_write: reg=0x07 val=0xa6, client=855d2e00, adapter=i2c0, addr=0x37
[  228.403638] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  228.403646] sensor_write: reg=0x08 val=0xa9, client=855d2e00, adapter=i2c0, addr=0x37
[  228.403960] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  228.403968] sensor_write: reg=0x09 val=0xa8, client=855d2e00, adapter=i2c0, addr=0x37
[  228.404303] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  228.404312] sensor_write: reg=0x0a val=0xa7, client=855d2e00, adapter=i2c0, addr=0x37
[  228.404624] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  228.404633] sensor_write: reg=0x0b val=0xff, client=855d2e00, adapter=i2c0, addr=0x37
[  228.404948] sensor_write: reg=0x0b val=0xff SUCCESS
[  228.404957] sensor_write: reg=0x0c val=0xff, client=855d2e00, adapter=i2c0, addr=0x37
[  228.405270] sensor_write: reg=0x0c val=0xff SUCCESS
[  228.405279] sensor_write: reg=0x0f val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.405592] sensor_write: reg=0x0f val=0x00 SUCCESS
[  228.405600] sensor_write: reg=0x50 val=0x1c, client=855d2e00, adapter=i2c0, addr=0x37
[  228.405914] sensor_write: reg=0x50 val=0x1c SUCCESS
[  228.405922] sensor_write: reg=0x89 val=0x03, client=855d2e00, adapter=i2c0, addr=0x37
[  228.410187] sensor_write: reg=0x89 val=0x03 SUCCESS
[  228.410202] sensor_write: reg=0xfe val=0x04, client=855d2e00, adapter=i2c0, addr=0x37
[  228.410518] sensor_write: reg=0xfe val=0x04 SUCCESS
[  228.410527] sensor_write: reg=0x28 val=0x86, client=855d2e00, adapter=i2c0, addr=0x37
[  228.410846] sensor_write: reg=0x28 val=0x86 SUCCESS
[  228.410854] sensor_write_array: reg[100] 0x28=0x86 OK
[  228.410862] sensor_write: reg=0x29 val=0x86, client=855d2e00, adapter=i2c0, addr=0x37
[  228.411176] sensor_write: reg=0x29 val=0x86 SUCCESS
[  228.411185] sensor_write: reg=0x2a val=0x86, client=855d2e00, adapter=i2c0, addr=0x37
[  228.411499] sensor_write: reg=0x2a val=0x86 SUCCESS
[  228.411508] sensor_write: reg=0x2b val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.411821] sensor_write: reg=0x2b val=0x68 SUCCESS
[  228.411830] sensor_write: reg=0x2c val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.412150] sensor_write: reg=0x2c val=0x68 SUCCESS
[  228.412159] sensor_write: reg=0x2d val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.412474] sensor_write: reg=0x2d val=0x68 SUCCESS
[  228.412483] sensor_write: reg=0x2e val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.412801] sensor_write: reg=0x2e val=0x68 SUCCESS
[  228.412810] sensor_write: reg=0x2f val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.413124] sensor_write: reg=0x2f val=0x68 SUCCESS
[  228.413133] sensor_write: reg=0x30 val=0x4f, client=855d2e00, adapter=i2c0, addr=0x37
[  228.413446] sensor_write: reg=0x30 val=0x4f SUCCESS
[  228.413455] sensor_write: reg=0x31 val=0x68, client=855d2e00, adapter=i2c0, addr=0x37
[  228.413768] sensor_write: reg=0x31 val=0x68 SUCCESS
[  228.413777] sensor_write: reg=0x32 val=0x67, client=855d2e00, adapter=i2c0, addr=0x37
[  228.414119] sensor_write: reg=0x32 val=0x67 SUCCESS
[  228.414130] sensor_write: reg=0x33 val=0x66, client=855d2e00, adapter=i2c0, addr=0x37
[  228.414442] sensor_write: reg=0x33 val=0x66 SUCCESS
[  228.414451] sensor_write: reg=0x34 val=0x66, client=855d2e00, adapter=i2c0, addr=0x37
[  228.417850] sensor_write: reg=0x34 val=0x66 SUCCESS
[  228.417866] sensor_write: reg=0x35 val=0x66, client=855d2e00, adapter=i2c0, addr=0x37
[  228.418175] sensor_write: reg=0x35 val=0x66 SUCCESS
[  228.418187] sensor_write: reg=0x36 val=0x66, client=855d2e00, adapter=i2c0, addr=0x37
[  228.418500] sensor_write: reg=0x36 val=0x66 SUCCESS
[  228.418508] sensor_write: reg=0x37 val=0x66, client=855d2e00, adapter=i2c0, addr=0x37
[  228.418932] sensor_write: reg=0x37 val=0x66 SUCCESS
[  228.418944] sensor_write: reg=0x38 val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.419258] sensor_write: reg=0x38 val=0x62 SUCCESS
[  228.419266] sensor_write: reg=0x39 val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.419582] sensor_write: reg=0x39 val=0x62 SUCCESS
[  228.419591] sensor_write: reg=0x3a val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.419904] sensor_write: reg=0x3a val=0x62 SUCCESS
[  228.419914] sensor_write: reg=0x3b val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.420285] sensor_write: reg=0x3b val=0x62 SUCCESS
[  228.420296] sensor_write: reg=0x3c val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.420608] sensor_write: reg=0x3c val=0x62 SUCCESS
[  228.420617] sensor_write: reg=0x3d val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.424068] sensor_write: reg=0x3d val=0x62 SUCCESS
[  228.424084] sensor_write: reg=0x3e val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.424402] sensor_write: reg=0x3e val=0x62 SUCCESS
[  228.424411] sensor_write: reg=0x3f val=0x62, client=855d2e00, adapter=i2c0, addr=0x37
[  228.424723] sensor_write: reg=0x3f val=0x62 SUCCESS
[  228.424732] sensor_write: reg=0xfe val=0x01, client=855d2e00, adapter=i2c0, addr=0x37
[  228.425049] sensor_write: reg=0xfe val=0x01 SUCCESS
[  228.425058] sensor_write: reg=0x9a val=0x06, client=855d2e00, adapter=i2c0, addr=0x37
[  228.425372] sensor_write: reg=0x9a val=0x06 SUCCESS
[  228.425380] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.425693] sensor_write: reg=0xfe val=0x00 SUCCESS
[  228.425702] sensor_write: reg=0x7b val=0x2a, client=855d2e00, adapter=i2c0, addr=0x37
[  228.426015] sensor_write: reg=0x7b val=0x2a SUCCESS
[  228.426024] sensor_write: reg=0x23 val=0x2d, client=855d2e00, adapter=i2c0, addr=0x37
[  228.426337] sensor_write: reg=0x23 val=0x2d SUCCESS
[  228.426346] sensor_write: reg=0xfe val=0x03, client=855d2e00, adapter=i2c0, addr=0x37
[  228.430398] sensor_write: reg=0xfe val=0x03 SUCCESS
[  228.430413] sensor_write: reg=0x01 val=0x27, client=855d2e00, adapter=i2c0, addr=0x37
[  228.430730] sensor_write: reg=0x01 val=0x27 SUCCESS
[  228.430739] sensor_write: reg=0x02 val=0x56, client=855d2e00, adapter=i2c0, addr=0x37
[  228.431057] sensor_write: reg=0x02 val=0x56 SUCCESS
[  228.431066] sensor_write: reg=0x03 val=0x8e, client=855d2e00, adapter=i2c0, addr=0x37
[  228.431380] sensor_write: reg=0x03 val=0x8e SUCCESS
[  228.431389] sensor_write: reg=0x12 val=0x80, client=855d2e00, adapter=i2c0, addr=0x37
[  228.431702] sensor_write: reg=0x12 val=0x80 SUCCESS
[  228.431711] sensor_write: reg=0x13 val=0x07, client=855d2e00, adapter=i2c0, addr=0x37
[  228.432032] sensor_write: reg=0x13 val=0x07 SUCCESS
[  228.432040] sensor_write: reg=0x15 val=0x12, client=855d2e00, adapter=i2c0, addr=0x37
[  228.432356] sensor_write: reg=0x15 val=0x12 SUCCESS
[  228.432364] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  228.432678] sensor_write: reg=0xfe val=0x00 SUCCESS
[  228.432687] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  228.433000] sensor_write: reg=0x3e val=0x91 SUCCESS
[  228.433007] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  228.433014] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  228.433020] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  228.433027] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  228.433034] *** SENSOR_INIT: gc2053 enable=1 ***
[  228.433040] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  228.433046] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  228.433053] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  228.433060] *** ispcore_core_ops_init: ENTRY - sd=85f46400, on=1 ***
[  228.433067] *** ispcore_core_ops_init: sd->dev_priv=85f46400, sd->host_priv=85f46400 ***
[  228.433074] *** ispcore_core_ops_init: sd->pdev=c06b5c00, sd->ops=c06b6328 ***
[  228.433080] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  228.433086] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  228.433095] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  228.433103] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  228.433110] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  228.433116] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  228.433121] *** ispcore_core_ops_init: s0 (core_dev) = 85f46400 from sd->host_priv ***
[  228.433128] ispcore_core_ops_init: core_dev=85f46400, vic_dev=85f46000, vic_state=2
[  228.433133] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  228.433142] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  228.433150] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  228.433158] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  228.433164] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  228.433169] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  228.433174] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  228.433180] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  228.433187] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  228.433194] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  228.433199] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  228.433204] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  228.433210] tisp_event_init: Initializing ISP event system
[  228.433218] tisp_event_init: SAFE event system initialized with 20 nodes
[  228.433224] tisp_event_set_cb: Setting callback for event 4
[  228.433230] tisp_event_set_cb: Event 4 callback set to c068491c
[  228.433236] tisp_event_set_cb: Setting callback for event 5
[  228.433242] tisp_event_set_cb: Event 5 callback set to c0684de4
[  228.433248] tisp_event_set_cb: Setting callback for event 7
[  228.433254] tisp_event_set_cb: Event 7 callback set to c06849b0
[  228.433260] tisp_event_set_cb: Setting callback for event 9
[  228.433267] tisp_event_set_cb: Event 9 callback set to c0684a38
[  228.433272] tisp_event_set_cb: Setting callback for event 8
[  228.433279] tisp_event_set_cb: Event 8 callback set to c0684afc
[  228.433286] *** system_irq_func_set: Registered handler c067d644 at index 13 ***
[  228.451080] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.451095] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  228.451102] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451110] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451116] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451124] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  228.451130] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451137] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451144] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  228.451151] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  228.451158] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  228.451165] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
d[  228.451172] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  228.451179] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  228.451186] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  228.451192] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  228.451199] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  228.451205] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  228.451212] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  228.451219] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  228.451226] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  228.451232] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  228.451238] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  228.451244] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.451250] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  228.451257] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  228.451264] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  228.451271] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  228.451278] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  228.451284] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  228.451291] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  228.451298] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  228.451304] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.451310] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  228.451318] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  228.451324] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  228.451331] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  228.451338] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  228.451344] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  228.451351] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  228.451358] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  228.451364] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  228.451371] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  228.451377] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  228.451386] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  228.451392] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  228.451399] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  228.451406] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  228.451412] *** tisp_init: ISP control register set to enable processing pipeline ***
[  228.451418] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.451424] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  228.451431] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.451437] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  228.451443] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  228.451450] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  228.451456] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  228.451462] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  228.451469] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  228.451474] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  228.451481] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  228.451488] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  228.451496] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  228.451502] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  228.451508] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  228.451516] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  228.451521] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  228.451528] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  228.451534] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  228.451541] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  228.451548] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  228.451554] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  228.451561] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  228.451568] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  228.451576] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  228.451584] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  228.451591] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  228.451598] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  228.451604] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  228.451611] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  228.451616] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  228.451622] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  228.451628] *** This should eliminate green frames by enabling proper color processing ***
[  228.451634] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  228.451641] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  228.451648] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  228.451654] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  228.451661] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  228.451668] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  228.451674] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  228.451681] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  228.451688] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  228.451694] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  228.451699] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  228.451704] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  228.451710] *** tisp_init: Standard tuning parameters loaded successfully ***
[  228.451715] *** tisp_init: Custom tuning parameters loaded successfully ***
[  228.451722] tisp_set_csc_version: Setting CSC version 0
[  228.451728] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  228.451735] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  228.451741] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  228.451748] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.451754] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.451760] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  228.451765] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  228.451772] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  228.451778] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  228.451784] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  228.451790] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  228.451797] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  228.451802] *** tisp_init: ISP processing pipeline fully enabled ***
[  228.451809] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  228.451816] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  228.451821] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  228.451828] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.451835] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.451840] tisp_init: ISP memory buffers configured
[  228.451846] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
m[  228.451853] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  228.451862] tiziano_ae_params_refresh: Refreshing AE parameters
[  228.451872] tiziano_ae_params_refresh: AE parameters refreshed
[  228.451878] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  228.451884] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  228.451890] tiziano_ae_para_addr: Setting up AE parameter addresses
[  228.451895] tiziano_ae_para_addr: AE parameter addresses configured
[  228.451902] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  228.451908] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  228.451916] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  228.451922] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  228.451930] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  228.451936] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  228.451943] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  228.451950] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b733814 (Binary Ninja EXACT) ***
[  228.451957] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  228.451964] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  228.451970] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  228.451978] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  228.451984] tiziano_ae_set_hardware_param: Parameters written to AE0
[  228.451990] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  228.451996] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  228.452003] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  228.452010] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  228.452016] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  228.452036] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  228.452043] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  228.452050] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  228.452056] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  228.452063] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  228.452070] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  228.452076] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  228.452082] tiziano_ae_set_hardware_param: Parameters written to AE1
[  228.452088] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  228.452096] *** system_irq_func_set: Registered handler c0685af4 at index 10 ***
[  228.471284] *** system_irq_func_set: Registered handler c0685c0c at index 27 ***
[  228.481165] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[  228.481176] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[  228.481186] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[  228.481195] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[  228.481216] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4600.000 ms)
[  228.481371] *** system_irq_func_set: Registered handler c0685af4 at index 26 ***
[  228.491030] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[  228.501578] *** system_irq_func_set: Registered handler c0685cf4 at index 29 ***
[  228.520228] *** system_irq_func_set: Registered handler c0685c80 at index 28 ***
[  228.528071] *** system_irq_func_set: Registered handler c0685d68 at index 30 ***
[  228.544068] *** system_irq_func_set: Registered handler c0685dbc at index 20 ***
[  228.561879] *** system_irq_func_set: Registered handler c0685e10 at index 18 ***
[  228.574198] *** system_irq_func_set: Registered handler c0685e64 at index 31 ***
[  228.581848] *** system_irq_func_set: Registered handler c0685eb8 at index 11 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  228.772085] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  228.772091] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  228.772099] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  228.772105] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  228.772110] *** tx_vic_enable_irq: completed successfully ***
[  228.772116] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  228.772122] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  228.772128] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  228.772135] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  228.772143] csi_core_ops_init: sd=8521b400, csi_dev=8521b400, enable=1
[  228.772149] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  228.772154] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  228.772161] *** vic_core_ops_init: ENTRY - sd=85f46000, enable=1 ***
[  228.772167] *** vic_core_ops_init: vic_dev=85f46000, current state check ***
[  228.772173] *** vic_core_ops_init: current_state=3, enable=1 ***
[  228.772179] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  228.772184] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  228.772191] *** ispcore_core_ops_init: ENTRY - sd=85f46400, on=1 ***
[  228.772198] *** ispcore_core_ops_init: sd->dev_priv=85f46400, sd->host_priv=85f46400 ***
[  228.772205] *** ispcore_core_ops_init: sd->pdev=c06b5c00, sd->ops=c06b6328 ***
[  228.772211] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  228.772216] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  228.772223] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  228.772231] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  228.772237] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  228.772243] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  228.772249] *** ispcore_core_ops_init: s0 (core_dev) = 85f46400 from sd->host_priv ***
[  228.772256] ispcore_core_ops_init: core_dev=85f46400, vic_dev=85f46000, vic_state=3
[  228.772261] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  228.772270] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  228.772278] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  228.772285] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  228.772292] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  228.772297] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  228.772301] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  228.772307] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  228.772315] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  228.772321] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  228.772327] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  228.772332] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  228.772337] tisp_event_init: Initializing ISP event system
[  228.772344] tisp_event_init: SAFE event system initialized with 20 nodes
[  228.772350] tisp_event_set_cb: Setting callback for event 4
[  228.772357] tisp_event_set_cb: Event 4 callback set to c068491c
[  228.772362] tisp_event_set_cb: Setting callback for event 5
[  228.772369] tisp_event_set_cb: Event 5 callback set to c0684de4
[  228.772375] tisp_event_set_cb: Setting callback for event 7
[  228.772381] tisp_event_set_cb: Event 7 callback set to c06849b0
[  228.772387] tisp_event_set_cb: Setting callback for event 9
[  228.772393] tisp_event_set_cb: Event 9 callback set to c0684a38
[  228.772399] tisp_event_set_cb: Setting callback for event 8
[  228.772405] tisp_event_set_cb: Event 8 callback set to c0684afc
[  228.772412] *** system_irq_func_set: Registered handler c067d644 at index 13 ***
[  228.790239] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.790255] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  228.790263] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790270] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790277] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790283] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  228.790291] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790297] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790305] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  228.790311] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  228.790319] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  228.790325] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  228.790332] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  228.790339] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  228.790346] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  228.790353] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  228.790359] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  228.790365] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  228.790372] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  228.790379] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  228.790386] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  228.790393] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  228.790398] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  228.790404] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.790411] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  228.790417] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  228.790425] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  228.790431] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  228.790438] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  228.790445] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  228.790451] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  228.790459] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  228.790464] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  228.790471] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  228.790478] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  228.790485] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  228.790491] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  228.790499] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  228.790505] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  228.790512] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  228.790519] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  228.790525] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  228.790532] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  228.790538] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  228.790546] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  228.790553] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  228.790560] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  228.790567] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  228.790572] *** tisp_init: ISP control register set to enable processing pipeline ***
[  228.790579] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.790585] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  228.790592] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.790597] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  228.790604] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  228.790611] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  228.790621] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  228.798077] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  228.798083] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  228.805798] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  228.813245] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  228.820957] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  228.828503] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  228.834693] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  228.842769] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685af4 ***
[  228.851033] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  228.860278] ae0_interrupt_static: Processing AE0 static interrupt
[  228.860285] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  228.860291] ae0_interrupt_static: AE0 static interrupt processed
[  228.860297] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  228.868468] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  228.905659] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 5030.000 ms)
[  228.905674] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 5030.000 ms)
[  228.905691] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  228.907883] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 190.000 ms)
[  228.907895] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 190.000 ms)
[  228.971693] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  228.971707] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  228.971715] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  228.971720] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  228.971727] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  228.971735] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  228.971741] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  228.971748] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  228.971755] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  228.971762] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  228.971767] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  228.971774] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  228.971781] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  228.971787] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  228.971794] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  228.971801] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  228.971807] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  228.971815] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  228.971823] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  228.971830] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  228.971837] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  228.971844] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  228.971851] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  228.971857] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  228.971863] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  228.971869] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  228.971874] *** This should eliminate green frames by enabling proper color processing ***
[  228.971881] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  228.971887] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  228.971894] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  228.971901] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  228.971907] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  228.971914] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  228.971921] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  228.971927] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  228.971935] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  228.971940] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  228.971945] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  228.971951] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  228.971956] *** tisp_init: Standard tuning parameters loaded successfully ***
[  228.971962] *** tisp_init: Custom tuning parameters loaded successfully ***
[  228.971968] tisp_set_csc_version: Setting CSC version 0
[  228.971975] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  228.971982] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  228.971987] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  228.971994] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.972001] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.972007] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  228.972012] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  228.972019] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  228.972025] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  228.972031] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  228.972037] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  228.972043] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  228.972049] *** tisp_init: ISP processing pipeline fully enabled ***
[  228.972055] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  228.972062] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  228.972068] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  228.972075] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  228.972081] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  228.972087] tisp_init: ISP memory buffers configured
[  228.972092] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  228.972100] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  228.972109] tiziano_ae_params_refresh: Refreshing AE parameters
[  228.972119] tiziano_ae_params_refresh: AE parameters refreshed
[  228.972125] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  228.972131] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  228.972137] tiziano_ae_para_addr: Setting up AE parameter addresses
[  228.972142] tiziano_ae_para_addr: AE parameter addresses configured
[  228.972149] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  228.972155] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  228.972163] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  228.972169] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  228.972177] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  228.972183] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  228.972190] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  228.972197] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b733814 (Binary Ninja EXACT) ***
[  228.972204] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  228.972211] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  228.972218] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  228.972225] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  228.972231] tiziano_ae_set_hardware_param: Parameters written to AE0
[  228.972237] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  228.972243] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  228.972250] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  228.972257] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  228.972263] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  228.972270] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  228.972277] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  228.972283] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  228.972290] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  228.972297] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  228.972303] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  228.972310] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  228.972316] tiziano_ae_set_hardware_param: Parameters written to AE1
[  228.972321] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  228.972329] *** system_irq_func_set: Registered handler c0685af4 at index 10 ***
[  228.990166] *** system_irq_func_set: Registered handler c0685c0c at index 27 ***
[  229.004069] *** system_irq_func_set: Registered handler c0685af4 at index 26 ***
[  229.021863] *** system_irq_func_set: Registered handler c0685cf4 at index 29 ***
[  229.032218] *** system_irq_func_set: Registered handler c0685c80 at index 28 ***
[  229.052195] *** system_irq_func_set: Registered handler c0685d68 at index 30 ***
[  229.069167] *** system_irq_func_set: Registered handler c0685dbc at index 20 ***
[  229.081412] *** system_irq_func_set: Registered handler c0685e10 at index 18 ***
[  229.089441] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[  229.089455] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[  229.099258] *** system_irq_func_set: Registered handler c0685e64 at index 31 ***
[  229.114075] *** system_irq_func_set: Registered handler c0685eb8 at index 11 ***
[  229.127842] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  229.128087] tiziano_deflicker_expt: Generated 119 LUT entries
[  229.128097] tisp_event_set_cb: Setting callback for event 1
[  229.128104] tisp_event_set_cb: Event 1 callback set to c06856f4
[  229.128110] tisp_event_set_cb: Setting callback for event 6
[  229.128116] tisp_event_set_cb: Event 6 callback set to c0684c54
[  229.128122] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  229.128128] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  229.128135] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  229.128143] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  229.128149] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  229.128155] tiziano_awb_init: AWB hardware blocks enabled
[  229.128161] tiziano_gamma_init: Initializing Gamma processing
[  229.128166] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  229.128226] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  229.128231] tiziano_gib_init: Initializing GIB processing
[  229.128237] tiziano_lsc_init: Initializing LSC processing
[  229.128242] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  229.128249] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  229.128255] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  229.128263] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  229.128268] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  229.128326] tiziano_ccm_init: Initializing Color Correction Matrix
[  229.128332] tiziano_ccm_init: Using linear CCM parameters
[  229.128338] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  229.128344] jz_isp_ccm: EV=64, CT=9984
[  229.128351] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  229.128357] cm_control: saturation=128
[  229.128362] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  229.128369] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  229.128374] tiziano_ccm_init: CCM initialized successfully
[  229.128379] tiziano_dmsc_init: Initializing DMSC processing
[  229.128385] tiziano_sharpen_init: Initializing Sharpening
[  229.128390] tiziano_sharpen_init: Using linear sharpening parameters
[  229.128396] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  229.128403] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  229.128409] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  229.128435] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  229.128442] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  229.128447] tiziano_sharpen_init: Sharpening initialized successfully
[  229.128453] tiziano_sdns_init: Initializing SDNS processing
[  229.128461] tiziano_sdns_init: Using linear SDNS parameters
[  229.128467] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  229.128474] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  229.128480] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  229.128513] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  229.128520] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  229.128525] tiziano_sdns_init: SDNS processing initialized successfully
[  229.128532] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  229.128538] tiziano_mdns_init: Using linear MDNS parameters
[  229.128548] tiziano_mdns_init: MDNS processing initialized successfully
[  229.128553] tiziano_clm_init: Initializing CLM processing
[  229.128559] tiziano_dpc_init: Initializing DPC processing
[  229.128564] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  229.128570] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  229.128577] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  229.128583] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  229.128598] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  229.128605] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  229.128610] tiziano_hldc_init: Initializing HLDC processing
[  229.128617] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  229.128623] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  229.128630] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  229.128637] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  229.128644] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  229.128651] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  229.128657] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  229.128665] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  229.128671] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  229.128679] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  229.128685] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  229.128693] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  229.128699] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  229.128705] tiziano_adr_params_refresh: Refreshing ADR parameters
[  229.128711] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  229.128717] tiziano_adr_params_init: Initializing ADR parameter arrays
[  229.128723] tisp_adr_set_params: Writing ADR parameters to registers
[  229.128755] tisp_adr_set_params: ADR parameters written to hardware
[  229.128761] tisp_event_set_cb: Setting callback for event 18
[  229.128768] tisp_event_set_cb: Event 18 callback set to c0685e10
[  229.128774] tisp_event_set_cb: Setting callback for event 2
[  229.128780] tisp_event_set_cb: Event 2 callback set to c06848f0
[  229.128786] tiziano_adr_init: ADR processing initialized successfully
[  229.128792] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  229.128797] tiziano_bcsh_init: Initializing BCSH processing
[  229.128803] tiziano_ydns_init: Initializing YDNS processing
[  229.128808] tiziano_rdns_init: Initializing RDNS processing
[  229.128813] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  229.128827] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5470000 (Binary Ninja EXACT) ***
[  229.128834] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5471000 (Binary Ninja EXACT) ***
[  229.128841] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5472000 (Binary Ninja EXACT) ***
[  229.128848] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5473000 (Binary Ninja EXACT) ***
[  229.128855] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5474000 (Binary Ninja EXACT) ***
[  229.128862] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5474800 (Binary Ninja EXACT) ***
[  229.128869] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5475000 (Binary Ninja EXACT) ***
[  229.128876] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5475800 (Binary Ninja EXACT) ***
[  229.128883] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  229.128889] *** tisp_init: AE0 buffer allocated at 0x05470000 ***
[  229.128895] *** CRITICAL FIX: data_b2f3c initialized to 0x85470000 (prevents stack corruption) ***
[  229.128904] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[  229.128911] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[  229.128918] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[  229.128925] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[  229.128932] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[  229.128939] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[  229.128946] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[  229.128953] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[  229.128960] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  229.128966] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[  229.128971] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  229.128978] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  229.128985] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  229.128991] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  229.128997] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  229.129003] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  229.129010] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  229.129018] tiziano_ae_params_refresh: Refreshing AE parameters
[  229.129029] tiziano_ae_params_refresh: AE parameters refreshed
[  229.129035] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  229.129041] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  229.129046] tiziano_ae_para_addr: Setting up AE parameter addresses
[  229.129052] tiziano_ae_para_addr: AE parameter addresses configured
[  229.129059] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  229.129065] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  229.129072] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  229.129079] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  229.129086] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  229.129093] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  229.129100] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  229.129107] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b733814 (Binary Ninja EXACT) ***
[  229.129114] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  229.129121] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  229.129127] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  229.129135] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  229.129141] tiziano_ae_set_hardware_param: Parameters written to AE0
[  229.129147] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  229.129153] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  229.129160] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  229.129167] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  229.129173] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  229.129180] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  229.129187] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  229.129193] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  229.129200] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
d[  229.129207] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  229.129213] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  229.129220] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  229.129226] tiziano_ae_set_hardware_param: Parameters written to AE1
[  229.129231] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  229.129239] *** system_irq_func_set: Registered handler c0685af4 at index 10 ***
[  229.147076] *** system_irq_func_set: Registered handler c0685c0c at index 27 ***
[  229.164078] *** system_irq_func_set: Registered handler c0685af4 at index 26 ***
[  229.181887] *** system_irq_func_set: Registered handler c0685cf4 at index 29 ***
[  229.193285] *** system_irq_func_set: Registered handler c0685c80 at index 28 ***
[  229.207748] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  229.207762] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  229.212057] *** system_irq_func_set: Registered handler c0685d68 at index 30 ***
[  229.229895] *** system_irq_func_set: Registered handler c0685dbc at index 20 ***
[  229.244086] *** system_irq_func_set: Registered handler c0685e10 at index 18 ***
[  229.261901] *** system_irq_func_set: Registered handler c0685e64 at index 31 ***
[  229.282093] *** system_irq_func_set: Registered handler c0685eb8 at index 11 ***
[  229.289767] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  229.289785] tiziano_deflicker_expt: Generated 119 LUT entries
[  229.289791] tisp_event_set_cb: Setting callback for event 1
[  229.289798] tisp_event_set_cb: Event 1 callback set to c06856f4
[  229.289804] tisp_event_set_cb: Setting callback for event 6
[  229.289811] tisp_event_set_cb: Event 6 callback set to c0684c54
[  229.289816] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  229.289822] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  229.289829] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  229.289837] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  229.289843] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  229.289849] tiziano_awb_init: AWB hardware blocks enabled
[  229.289854] tiziano_gamma_init: Initializing Gamma processing
[  229.289860] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  229.289919] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  229.289925] tiziano_gib_init: Initializing GIB processing
[  229.289931] tiziano_lsc_init: Initializing LSC processing
[  229.289936] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  229.289943] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  229.289949] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  229.289957] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  229.289962] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  229.290019] tiziano_ccm_init: Initializing Color Correction Matrix
[  229.290025] tiziano_ccm_init: Using linear CCM parameters
[  229.290031] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  229.290037] jz_isp_ccm: EV=64, CT=9984
[  229.290044] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  229.290049] cm_control: saturation=128
[  229.290055] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  229.290061] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  229.290067] tiziano_ccm_init: CCM initialized successfully
[  229.290072] tiziano_dmsc_init: Initializing DMSC processing
[  229.290077] tiziano_sharpen_init: Initializing Sharpening
[  229.290083] tiziano_sharpen_init: Using linear sharpening parameters
[  229.290089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  229.290095] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  229.290101] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  229.290128] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  229.290135] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  229.290140] tiziano_sharpen_init: Sharpening initialized successfully
[  229.290145] tiziano_sdns_init: Initializing SDNS processing
[  229.290153] tiziano_sdns_init: Using linear SDNS parameters
m[  229.290159] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  229.290166] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  229.290172] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  229.290205] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  229.290211] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  229.290217] tiziano_sdns_init: SDNS processing initialized successfully
[  229.290224] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  229.290229] tiziano_mdns_init: Using linear MDNS parameters
[  229.290239] tiziano_mdns_init: MDNS processing initialized successfully
[  229.290245] tiziano_clm_init: Initializing CLM processing
[  229.290250] tiziano_dpc_init: Initializing DPC processing
[  229.290255] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  229.290261] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  229.290268] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  229.290274] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  229.290289] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  229.290295] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  229.290301] tiziano_hldc_init: Initializing HLDC processing
[  229.290307] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  229.290314] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  229.290321] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  229.290328] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  229.290335] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  229.290342] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  229.290349] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  229.290355] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  229.290363] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  229.290369] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  229.290377] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  229.290383] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  229.290391] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  229.290396] tiziano_adr_params_refresh: Refreshing ADR parameters
[  229.290402] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  229.290407] tiziano_adr_params_init: Initializing ADR parameter arrays
[  229.290414] tisp_adr_set_params: Writing ADR parameters to registers
[  229.290447] tisp_adr_set_params: ADR parameters written to hardware
[  229.290452] tisp_event_set_cb: Setting callback for event 18
[  229.290459] tisp_event_set_cb: Event 18 callback set to c0685e10
[  229.290465] tisp_event_set_cb: Setting callback for event 2
[  229.290471] tisp_event_set_cb: Event 2 callback set to c06848f0
[  229.290476] tiziano_adr_init: ADR processing initialized successfully
[  229.290483] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  229.290488] tiziano_bcsh_init: Initializing BCSH processing
[  229.290493] tiziano_ydns_init: Initializing YDNS processing
[  229.290499] tiziano_rdns_init: Initializing RDNS processing
[  229.290503] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  229.290509] tisp_event_init: Initializing ISP event system
[  229.290517] tisp_event_init: SAFE event system initialized with 20 nodes
[  229.290523] tisp_event_set_cb: Setting callback for event 4
[  229.290529] tisp_event_set_cb: Event 4 callback set to c068491c
[  229.290535] tisp_event_set_cb: Setting callback for event 5
[  229.290541] tisp_event_set_cb: Event 5 callback set to c0684de4
[  229.290547] tisp_event_set_cb: Setting callback for event 7
[  229.290553] tisp_event_set_cb: Event 7 callback set to c06849b0
[  229.290559] tisp_event_set_cb: Setting callback for event 9
[  229.290565] tisp_event_set_cb: Event 9 callback set to c0684a38
[  229.290571] tisp_event_set_cb: Setting callback for event 8
[  229.290577] tisp_event_set_cb: Event 8 callback set to c0684afc
[  229.290583] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  229.290589] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  229.290595] tisp_param_operate_init: Initializing parameter operations
[  229.290603] tisp_netlink_init: Initializing netlink communication
[  229.290609] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  229.290639] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  229.290653] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  229.290665] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  229.290671] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  229.290677] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  229.290683] tisp_code_create_tuning_node: Device already created, skipping
[  229.290689] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  229.290695] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  229.290701] *** ispcore_core_ops_init: Second tisp_init completed ***
[  229.290707] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  229.290716] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  229.290724] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  229.290729] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  229.290735] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.290741] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  229.290746] ispcore_core_ops_init: Complete, result=0<6>[  229.290752] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  229.290757] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  229.290767] *** SENSOR_INIT: gc2053 enable=1 ***
[  229.290773] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  229.290779] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  229.290785] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  229.290791] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  229.290798] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  229.290805] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  229.290811] csi_video_s_stream: sd=8521b400, enable=1
[  229.290817] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  229.290825] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  229.290831] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  229.290838] csi_video_s_stream: Stream ON - CSI state set to 4
[  229.290844] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  229.290851] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  229.290858] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  229.290864] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  229.290869] *** vic_core_s_stream: STREAM ON ***
[  229.290875] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  229.290881] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  229.290887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  229.290895] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  229.290901] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  229.290907] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  229.290913] *** STREAMING: Configuring CPM registers for VIC access ***
[  229.314096] STREAMING: CPM clocks configured for VIC access
[  229.314110] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  229.314117] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  229.314123] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  229.314129] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  229.314137] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  229.314143] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  229.314149] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  229.314155] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  229.314163] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  229.314170] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  229.314177] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  229.314183] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  229.314189] *** VIC unlock: Commands written, checking VIC status register ***
[  229.314195] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  229.314201] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  229.314207] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  229.314213] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  229.314219] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  229.314225] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  229.314299] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  229.314308] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  229.314315] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  229.314323] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  229.314330] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  229.314336] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  229.314343] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  229.314350] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  229.314356] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  229.314362] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  229.314368] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  229.314375] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  229.314381] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  229.314386] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  229.314393] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  229.314399] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  229.314405] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  229.314411] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
	[  229.314417] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  229.314423] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.314430] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  229.314436] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  229.314444] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  229.314453] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  229.314460] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  229.314466] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  229.314473] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  229.314479] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  229.314485] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  229.314491] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  229.314497] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  229.314503] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  229.314509] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  229.314515] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  229.332787] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  229.353001] *** VIC IRQ: Got vic_dev=85f46000 ***
[  229.357894] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  229.374226] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  229.380310] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  229.390426] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  229.404072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  229.419476] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419490] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5480.000 ms)
[  229.419501] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  229.419510] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5480.000 ms)
[  229.419524] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419540] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5480.000 ms)
[  229.419550] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5480.000 ms)
[  229.419566] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422408] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422419] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  229.422428] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  229.422438] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  229.422447] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  229.422456] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422466] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  229.422475] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  229.422484] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  229.422493] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  229.422502] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  229.422512] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422521] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  229.422530] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  229.422539] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422548] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422558] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422567] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422576] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  229.422586] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  229.422595] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422604] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422613] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422622] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  229.422632] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  229.422641] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  229.422650] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  229.422660] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  229.422672] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422682] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422691] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422700] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422710] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422719] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422728] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  229.422738] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422746] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.422756] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422765] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422774] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422784] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.422793] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422802] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.422812] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422820] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.422830] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422840] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422848] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.422858] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)

[  229.422867] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.422876] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.422886] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.422895] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422905] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422914] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422924] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422933] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422942] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422951] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422960] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.422970] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422979] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423058] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423069] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423078] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423088] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423097] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423106] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423116] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423125] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423134] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423144] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423153] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423162] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423172] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423181] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423190] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423200] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423209] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423218] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423228] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423237] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423246] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423256] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423265] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423274] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423284] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423293] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423302] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423311] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423321] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423330] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423340] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423348] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423358] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423367] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423377] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423386] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423396] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423405] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423414] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423424] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423433] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423442] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423452] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423461] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423470] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423480] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423489] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423498] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423508] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423517] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423526] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423535] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423544] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423554] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423564] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423572] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423582] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423591] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423600] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423610] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423619] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423628] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423638] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423647] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423656] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423666] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423827] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[  229.423836] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423846] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[  229.424015] *** VIC IRQ: About to read VIC registers at b33e0000 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[  229.128780] tisp_event_set_cb: Event 2 callback set to c06848f0
[  229.128786] tiziano_adr_init: ADR processing initialized successfully
[  229.128792] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  229.128797] tiziano_bcsh_init: Initializing BCSH processing
[  229.128803] tiziano_ydns_init: Initializing YDNS processing
[  229.128808] tiziano_rdns_init: Initializing RDNS processing
[  229.128813] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  229.128827] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5470000 (Binary Ninja EXACT) ***
[  229.128834] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5471000 (Binary Ninja EXACT) ***
[  229.128841] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5472000 (Binary Ninja EXACT) ***
[  229.128848] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5473000 (Binary Ninja EXACT) ***
[  229.128855] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5474000 (Binary Ninja EXACT) ***
[  229.128862] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5474800 (Binary Ninja EXACT) ***
[  229.128869] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5475000 (Binary Ninja EXACT) ***
[  229.128876] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5475800 (Binary Ninja EXACT) ***
[  229.128883] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  229.128889] *** tisp_init: AE0 buffer allocated at 0x05470000 ***
[  229.128895] *** CRITICAL FIX: data_b2f3c initialized to 0x85470000 (prevents stack corruption) ***
[  229.128904] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[  229.128911] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[  229.128918] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[  229.128925] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[  229.128932] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[  229.128939] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[  229.128946] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[  229.128953] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[  229.128960] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  229.128966] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[  229.128971] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  229.128978] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  229.128985] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  229.128991] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  229.128997] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  229.129003] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  229.129010] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  229.129018] tiziano_ae_params_refresh: Refreshing AE parameters
[  229.129029] tiziano_ae_params_refresh: AE parameters refreshed
[  229.129035] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  229.129041] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  229.129046] tiziano_ae_para_addr: Setting up AE parameter addresses
[  229.129052] tiziano_ae_para_addr: AE parameter addresses configured
[  229.129059] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  229.129065] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  229.129072] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  229.129079] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  229.129086] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  229.129093] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  229.129100] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  229.129107] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b733814 (Binary Ninja EXACT) ***
[  229.129114] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  229.129121] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  229.129127] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  229.129135] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  229.129141] tiziano_ae_set_hardware_param: Parameters written to AE0
[  229.129147] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  229.129153] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  229.129160] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  229.129167] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  229.129173] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  229.129180] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  229.129187] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  229.129193] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  229.129200] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  229.129207] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  229.129213] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  229.129220] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  229.129226] tiziano_ae_set_hardware_param: Parameters written to AE1
[  229.129231] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  229.129239] *** system_irq_func_set: Registered handler c0685af4 at index 10 ***
[  229.147076] *** system_irq_func_set: Registered handler c0685c0c at index 27 ***
[  229.164078] *** system_irq_func_set: Registered handler c0685af4 at index 26 ***
[  229.181887] *** system_irq_func_set: Registered handler c0685cf4 at index 29 ***
[  229.193285] *** system_irq_func_set: Registered handler c0685c80 at index 28 ***
[  229.207748] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  229.207762] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  229.212057] *** system_irq_func_set: Registered handler c0685d68 at index 30 ***
[  229.229895] *** system_irq_func_set: Registered handler c0685dbc at index 20 ***
[  229.244086] *** system_irq_func_set: Registered handler c0685e10 at index 18 ***
[  229.261901] *** system_irq_func_set: Registered handler c0685e64 at index 31 ***
[  229.282093] *** system_irq_func_set: Registered handler c0685eb8 at index 11 ***
[  229.289767] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  229.289785] tiziano_deflicker_expt: Generated 119 LUT entries
[  229.289791] tisp_event_set_cb: Setting callback for event 1
[  229.289798] tisp_event_set_cb: Event 1 callback set to c06856f4
[  229.289804] tisp_event_set_cb: Setting callback for event 6
[  229.289811] tisp_event_set_cb: Event 6 callback set to c0684c54
[  229.289816] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  229.289822] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  229.289829] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  229.289837] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  229.289843] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  229.289849] tiziano_awb_init: AWB hardware blocks enabled
[  229.289854] tiziano_gamma_init: Initializing Gamma processing
[  229.289860] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  229.289919] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  229.289925] tiziano_gib_init: Initializing GIB processing
[  229.289931] tiziano_lsc_init: Initializing LSC processing
[  229.289936] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  229.289943] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  229.289949] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  229.289957] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  229.289962] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  229.290019] tiziano_ccm_init: Initializing Color Correction Matrix
[  229.290025] tiziano_ccm_init: Using linear CCM parameters
[  229.290031] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  229.290037] jz_isp_ccm: EV=64, CT=9984
[  229.290044] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  229.290049] cm_control: saturation=128
[  229.290055] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  229.290061] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  229.290067] tiziano_ccm_init: CCM initialized successfully
[  229.290072] tiziano_dmsc_init: Initializing DMSC processing
[  229.290077] tiziano_sharpen_init: Initializing Sharpening
[  229.290083] tiziano_sharpen_init: Using linear sharpening parameters
[  229.290089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  229.290095] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  229.290101] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  229.290128] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  229.290135] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  229.290140] tiziano_sharpen_init: Sharpening initialized successfully
[  229.290145] tiziano_sdns_init: Initializing SDNS processing
[  229.290153] tiziano_sdns_init: Using linear SDNS parameters
[  229.290159] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  229.290166] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  229.290172] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  229.290205] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  229.290211] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  229.290217] tiziano_sdns_init: SDNS processing initialized successfully
[  229.290224] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  229.290229] tiziano_mdns_init: Using linear MDNS parameters
[  229.290239] tiziano_mdns_init: MDNS processing initialized successfully
[  229.290245] tiziano_clm_init: Initializing CLM processing
[  229.290250] tiziano_dpc_init: Initializing DPC processing
[  229.290255] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  229.290261] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  229.290268] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  229.290274] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  229.290289] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  229.290295] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  229.290301] tiziano_hldc_init: Initializing HLDC processing
[  229.290307] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  229.290314] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  229.290321] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  229.290328] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  229.290335] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  229.290342] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  229.290349] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  229.290355] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  229.290363] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  229.290369] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  229.290377] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  229.290383] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  229.290391] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  229.290396] tiziano_adr_params_refresh: Refreshing ADR parameters
[  229.290402] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  229.290407] tiziano_adr_params_init: Initializing ADR parameter arrays
[  229.290414] tisp_adr_set_params: Writing ADR parameters to registers
[  229.290447] tisp_adr_set_params: ADR parameters written to hardware
[  229.290452] tisp_event_set_cb: Setting callback for event 18
[  229.290459] tisp_event_set_cb: Event 18 callback set to c0685e10
[  229.290465] tisp_event_set_cb: Setting callback for event 2
[  229.290471] tisp_event_set_cb: Event 2 callback set to c06848f0
[  229.290476] tiziano_adr_init: ADR processing initialized successfully
[  229.290483] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  229.290488] tiziano_bcsh_init: Initializing BCSH processing
[  229.290493] tiziano_ydns_init: Initializing YDNS processing
[  229.290499] tiziano_rdns_init: Initializing RDNS processing
[  229.290503] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  229.290509] tisp_event_init: Initializing ISP event system
[  229.290517] tisp_event_init: SAFE event system initialized with 20 nodes
[  229.290523] tisp_event_set_cb: Setting callback for event 4
[  229.290529] tisp_event_set_cb: Event 4 callback set to c068491c
[  229.290535] tisp_event_set_cb: Setting callback for event 5
[  229.290541] tisp_event_set_cb: Event 5 callback set to c0684de4
[  229.290547] tisp_event_set_cb: Setting callback for event 7
[  229.290553] tisp_event_set_cb: Event 7 callback set to c06849b0
[  229.290559] tisp_event_set_cb: Setting callback for event 9
[  229.290565] tisp_event_set_cb: Event 9 callback set to c0684a38
[  229.290571] tisp_event_set_cb: Setting callback for event 8
[  229.290577] tisp_event_set_cb: Event 8 callback set to c0684afc
[  229.290583] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  229.290589] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  229.290595] tisp_param_operate_init: Initializing parameter operations
[  229.290603] tisp_netlink_init: Initializing netlink communication
[  229.290609] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  229.290639] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  229.290653] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  229.290665] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  229.290671] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  229.290677] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  229.290683] tisp_code_create_tuning_node: Device already created, skipping
[  229.290689] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  229.290695] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  229.290701] *** ispcore_core_ops_init: Second tisp_init completed ***
[  229.290707] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  229.290716] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  229.290724] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  229.290729] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  229.290735] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.290741] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  229.290746] ispcore_core_ops_init: Complete, result=0<6>[  229.290752] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  229.290757] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  229.290767] *** SENSOR_INIT: gc2053 enable=1 ***
[  229.290773] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  229.290779] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  229.290785] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  229.290791] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  229.290798] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  229.290805] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  229.290811] csi_video_s_stream: sd=8521b400, enable=1
[  229.290817] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  229.290825] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  229.290831] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  229.290838] csi_video_s_stream: Stream ON - CSI state set to 4
[  229.290844] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  229.290851] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  229.290858] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  229.290864] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  229.290869] *** vic_core_s_stream: STREAM ON ***
[  229.290875] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  229.290881] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  229.290887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  229.290895] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  229.290901] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  229.290907] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  229.290913] *** STREAMING: Configuring CPM registers for VIC access ***
[  229.314096] STREAMING: CPM clocks configured for VIC access
[  229.314110] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  229.314117] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  229.314123] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  229.314129] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  229.314137] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  229.314143] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  229.314149] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  229.314155] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  229.314163] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  229.314170] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  229.314177] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  229.314183] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  229.314189] *** VIC unlock: Commands written, checking VIC status register ***
[  229.314195] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  229.314201] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  229.314207] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  229.314213] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  229.314219] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  229.314225] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  229.314299] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  229.314308] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  229.314315] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  229.314323] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  229.314330] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  229.314336] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  229.314343] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  229.314350] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  229.314356] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  229.314362] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  229.314368] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  229.314375] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  229.314381] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  229.314386] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  229.314393] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  229.314399] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  229.314405] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  229.314411] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  229.314417] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  229.314423] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.314430] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  229.314436] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  229.314444] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  229.314453] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  229.314460] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  229.314466] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  229.314473] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  229.314479] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  229.314485] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  229.314491] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  229.314497] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  229.314503] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  229.314509] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  229.314515] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  229.332787] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  229.353001] *** VIC IRQ: Got vic_dev=85f46000 ***
[  229.357894] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  229.374226] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  229.380310] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  229.390426] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  229.404072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  229.419476] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419490] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5480.000 ms)
[  229.419501] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  229.419510] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5480.000 ms)
[  229.419524] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
d[  229.419540] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5480.000 ms)
[  229.419550] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5480.000 ms)
[  229.419566] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422408] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422419] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  229.422428] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  229.422438] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  229.422447] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  229.422456] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422466] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  229.422475] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  229.422484] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  229.422493] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  229.422502] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  229.422512] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422521] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  229.422530] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  229.422539] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422548] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422558] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422567] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422576] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  229.422586] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  229.422595] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422604] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422613] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422622] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  229.422632] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  229.422641] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  229.422650] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  229.422660] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  229.422672] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422682] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422691] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422700] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422710] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422719] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422728] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  229.422738] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422746] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.422756] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422765] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
m[  229.422774] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422784] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.422793] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422802] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.422812] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422820] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.422830] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422840] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422848] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.422858] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.422867] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.422876] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.422886] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.422895] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422905] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422914] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422924] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422933] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422942] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422951] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422960] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.422970] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422979] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423058] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423069] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423078] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423088] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423097] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423106] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423116] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423125] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423134] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423144] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423153] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423162] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423172] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423181] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423190] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423200] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423209] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423218] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423228] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423237] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423246] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423256] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423265] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423274] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423284] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423293] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423302] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423311] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423321] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423330] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423340] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423348] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423358] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423367] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423377] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423386] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423396] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423405] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423414] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423424] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423433] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423442] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423452] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423461] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423470] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423480] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423489] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423498] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423508] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423517] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423526] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423535] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423544] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423554] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423564] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423572] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423582] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423591] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423600] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423610] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423619] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423628] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423638] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423647] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423656] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423666] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423827] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[  229.423836] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423846] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[  229.424015] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  229.447887] *** VIC IRQ: About to read reg 0x1e8 ***
[  229.453030] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  229.468686] *** VIC IRQ: About to read reg 0x1e0 ***
[  229.473814] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  229.488859] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  229.493798] *** VIC IRQ: Read v1_10 = 0x0 ***
[  229.509032] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  229.519120] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  229.534073] *** VIC IRQ: Register writes completed ***
[  229.544086] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  229.558678] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  229.574081] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  229.584079] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  229.602864] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  229.602874] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  229.602881] *** VIC FRAME DONE: Frame completion signaled ***
[  229.602888] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  229.602894] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  229.602902] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  229.602908] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.602916] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.602922] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  229.602929] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  229.602935] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  229.602942] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  229.602948] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  229.602955] ispvic_frame_channel_s_stream[2490]: streamon
[  229.602962] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  229.602968] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  229.602973] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  229.602979] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  229.602986] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  229.602992] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  229.603000] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  229.603006] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  229.603012] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  229.603018] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  229.603024] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  229.603030] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  229.603038] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
	[  229.603046] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  229.603053] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  229.603061] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  229.603069] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  229.603075] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  229.603080] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  229.603086] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  229.603094] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  229.603100] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  229.603105] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.603112] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.603117] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  229.603128] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  229.603136] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  229.603198] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  229.603210] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  229.603216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  229.603226] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  229.603232] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  229.603238] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  229.603244] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  229.603250] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  229.604292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  229.604299] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  229.604305] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  229.604311] tx_vic_enable_irq: VIC interrupts already enabled
[  229.604316] *** tx_vic_enable_irq: completed successfully ***
[  229.660750] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 240.000 ms)
[  229.660897] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5640.000 ms)
[  230.012435] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  230.012449] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  230.012456] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  230.012462] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  230.012470] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  230.012478] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.012484] vin_s_stream: VIN state = 3, enable = 1
[  230.012490] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.012500] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.012506] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.012512] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.012518] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.012524] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  230.012531] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  230.012539] gc2053: s_stream called with enable=1
[  230.012546] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.012552] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.012559] gc2053: About to write streaming registers for interface 1
[  230.012565] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.012575] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.012905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.012913] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.012922] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.018912] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.018925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.018932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.018940] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.018946] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.018952] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.018958] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  230.018966] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  230.018972] gc2053: s_stream called with enable=1
[  230.018979] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.018985] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.018992] gc2053: About to write streaming registers for interface 1
[  230.018998] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.019008] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019326] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.019334] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.019342] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019660] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.019668] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.019674] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.019681] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.019687] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.019693] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.019699] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  230.019705] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  230.064791] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  230.064838] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.064846] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.064853] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  230.064859] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.064866] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.064872] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.064879] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.064887] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.064893] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.064900] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.064907] csi_video_s_stream: sd=8521b400, enable=1
[  230.064913] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064922] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064929] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064935] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.064942] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.064949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.064954] *** vic_core_s_stream: STREAM ON ***
[  230.064959] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  230.064967] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.064973] vin_s_stream: VIN state = 4, enable = 1
[  230.064979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064986] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064992] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064998] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.065004] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.065011] gc2053: s_stream called with enable=1

[  230.065018] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065025] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065031] gc2053: About to write streaming registers for interface 1
[  230.065037] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065047] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065368] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.065375] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.065384] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065695] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.065703] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.065709] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.065715] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.065722] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.065728] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.065735] gc2053: s_stream called with enable=1
[  230.065741] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065747] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065753] gc2053: About to write streaming registers for interface 1
[  230.065759] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065768] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066079] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.066087] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.066095] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066415] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.066423] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.066429] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.066436] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.066442] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.066448] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.102702] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 440.000 ms)
[  230.276307] ISP M0 device open called from pid 2939
[  230.276341] *** REFERENCE DRIVER IMPLEMENTATION ***
[  230.276349] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  230.276355] tisp_par_ioctl global variable set: 811b8000
[  230.276409] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  230.276417] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  230.276423] isp_core_tuning_init: Initializing tuning data structure
[  230.276442] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  230.276449] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  230.276455] *** SAFE: mode_flag properly initialized using struct member access ***
[  230.276461] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  230.276467] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  230.276473] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  230.276480] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.276487] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.276493] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.276499] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.276505] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.276527] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276535] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  230.276541] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  230.276550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276557] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  230.276563] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  230.276918] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.276931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.276939] Set control: cmd=0x980901 value=128
[  230.277003] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277017] Set control: cmd=0x98091b value=128
[  230.277075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.277089] Set control: cmd=0x980902 value=128
[  230.277095] tisp_bcsh_saturation: saturation=128
[  230.277101] tiziano_bcsh_update: Updating BCSH parameters
[  230.277108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.277114] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.277171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.277185] Set control: cmd=0x980900 value=128
[  230.277255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277263] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.277270] Set control: cmd=0x980901 value=128
[  230.277327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277335] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277341] Set control: cmd=0x98091b value=128
[  230.279773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279787] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.279794] Set control: cmd=0x980902 value=128
[  230.279801] tisp_bcsh_saturation: saturation=128
[  230.279806] tiziano_bcsh_update: Updating BCSH parameters
[  230.279814]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.279819] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.279976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279985] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.279992] Set control: cmd=0x980900 value=128
[  230.280122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280139] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280280] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280285] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280405] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280415] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  230.280421] Set control: cmd=0x980914 value=0
[  230.280532] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  230.280547] Set control: cmd=0x980915 value=0
[  230.280660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280669] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280675] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280803] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  230.280813] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  230.280821] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.280828] csi_video_s_stream: sd=8521b400, enable=0
[  230.280834] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280850] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280855] csi_video_s_stream: Stream OFF - CSI state set to 3
[  230.280863] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=0 ***
[  230.280869] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.280875] *** vic_core_s_stream: STREAM OFF ***
[  230.280880] vic_core_s_stream: Stream OFF - state 4 -> 3
[  230.280887] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=0 ***
[  230.280894] vin_s_stream: VIN state = 4, enable = 0
[  230.280899] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280913] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.280925] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  230.280933] gc2053: s_stream called with enable=0
[  230.280939] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.280946] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.280952] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.280962] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281320] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.281332] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.281341] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281655] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.281662] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.281669] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.281675] gc2053: Sensor hardware streaming stopped
[  230.281682] gc2053: s_stream called with enable=0
[  230.281689] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.281695] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.281701] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.281709] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.282675] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.282775] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.282788] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.293111] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.293125] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.293132] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.293139] gc2053: Sensor hardware streaming stopped
[  230.293154] ISP IOCTL: cmd=0x800456d1 arg=0x7fa52700
[  230.293161] tx_isp_video_link_destroy: Destroying links for config 0
[  230.293169] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  230.293179] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.293186] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  230.293193] Set control: cmd=0x8000164 value=1
[  230.293201] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.293207] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.293213] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  230.293219] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  230.293226] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.293233] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.293239] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.293246] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.293253] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.293260] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.293266] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.293273] csi_video_s_stream: sd=8521b400, enable=1
[  230.293279] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293287] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293293] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293299] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.293307] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.293313] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  230.293318] *** vic_core_s_stream: STREAM ON ***
[  230.293323] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  230.293329] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  230.293335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293349] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293355] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  230.293361] *** STREAMING: Configuring CPM registers for VIC access ***
[  230.294237] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.294250] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.294257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.294263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.294268] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
root@ing-wyze-cam3-a000 ~# dmesg 
[  229.290907] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  229.290913] *** STREAMING: Configuring CPM registers for VIC access ***
[  229.314096] STREAMING: CPM clocks configured for VIC access
[  229.314110] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  229.314117] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  229.314123] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  229.314129] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  229.314137] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  229.314143] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  229.314149] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  229.314155] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  229.314163] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  229.314170] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  229.314177] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  229.314183] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  229.314189] *** VIC unlock: Commands written, checking VIC status register ***
[  229.314195] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  229.314201] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  229.314207] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  229.314213] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  229.314219] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  229.314225] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  229.314299] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  229.314308] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  229.314315] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  229.314323] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  229.314330] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  229.314336] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  229.314343] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  229.314350] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  229.314356] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  229.314362] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  229.314368] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  229.314375] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  229.314381] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  229.314386] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  229.314393] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  229.314399] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  229.314405] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  229.314411] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  229.314417] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  229.314423] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.314430] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  229.314436] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  229.314444] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  229.314453] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  229.314460] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  229.314466] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  229.314473] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  229.314479] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  229.314485] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  229.314491] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  229.314497] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  229.314503] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  229.314509] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  229.314515] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  229.332787] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  229.353001] *** VIC IRQ: Got vic_dev=85f46000 ***
[  229.357894] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  229.374226] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  229.380310] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  229.390426] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  229.404072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  229.419476] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419490] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5480.000 ms)
[  229.419501] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  229.419510] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5480.000 ms)
[  229.419524] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419540] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5480.000 ms)
[  229.419550] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5480.000 ms)
[  229.419566] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422408] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422419] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  229.422428] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  229.422438] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  229.422447] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  229.422456] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422466] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  229.422475] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  229.422484] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  229.422493] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  229.422502] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  229.422512] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422521] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  229.422530] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  229.422539] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422548] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422558] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422567] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422576] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  229.422586] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  229.422595] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422604] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422613] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422622] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  229.422632] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  229.422641] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  229.422650] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  229.422660] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  229.422672] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422682] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422691] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422700] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422710] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422719] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422728] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  229.422738] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422746] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.422756] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422765] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422774] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422784] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.422793] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422802] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.422812] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422820] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.422830] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422840] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422848] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.422858] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.422867] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.422876] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.422886] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.422895] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422905] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422914] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422924] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422933] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422942] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422951] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422960] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.422970] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422979] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423058] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423069] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423078] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423088] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423097] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423106] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423116] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423125] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423134] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423144] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423153] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423162] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423172] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423181] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423190] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423200] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423209] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423218] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423228] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423237] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423246] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423256] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423265] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423274] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423284] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423293] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423302] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423311] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423321] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423330] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423340] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423348] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423358] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423367] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423377] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423386] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423396] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423405] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423414] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423424] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423433] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423442] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423452] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423461] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423470] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423480] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423489] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423498] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423508] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423517] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423526] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
d[  229.423535] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423544] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423554] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423564] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423572] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423582] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423591] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423600] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423610] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423619] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423628] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423638] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423647] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423656] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423666] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423827] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[  229.423836] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423846] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[  229.424015] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  229.447887] *** VIC IRQ: About to read reg 0x1e8 ***
[  229.453030] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  229.468686] *** VIC IRQ: About to read reg 0x1e0 ***
[  229.473814] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  229.488859] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  229.493798] *** VIC IRQ: Read v1_10 = 0x0 ***
[  229.509032] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  229.519120] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  229.534073] *** VIC IRQ: Register writes completed ***
[  229.544086] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  229.558678] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  229.574081] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  229.584079] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  229.602864] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  229.602874] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  229.602881] *** VIC FRAME DONE: Frame completion signaled ***
[  229.602888] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  229.602894] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  229.602902] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  229.602908] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.602916] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.602922] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  229.602929] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  229.602935] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  229.602942] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  229.602948] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  229.602955] ispvic_frame_channel_s_stream[2490]: streamon
[  229.602962] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  229.602968] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  229.602973] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  229.602979] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  229.602986] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[INFO:Opus.cpp]: Encoder bitrate: 40000
[  229.602992] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  229.603000] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  229.603006] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  229.603012] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  229.603018] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  229.603024] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  229.603030] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  229.603038] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  229.603046] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  229.603053] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  229.603061] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  229.603069] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  229.603075] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  229.603080] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  229.603086] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  229.603094] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  229.603100] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  229.603105] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.603112] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.603117] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  229.603128] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  229.603136] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  229.603198] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  229.603210] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  229.603216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  229.603226] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  229.603232] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  229.603238] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  229.603244] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  229.603250] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  229.604292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  229.604299] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  229.604305] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  229.604311] tx_vic_enable_irq: VIC interrupts already enabled
[  229.604316] *** tx_vic_enable_irq: completed successfully ***
[  229.660750] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 240.000 ms)
[  229.660897] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5640.000 ms)
[  230.012435] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  230.012449] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  230.012456] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  230.012462] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  230.012470] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  230.012478] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.012484] vin_s_stream: VIN state = 3, enable = 1
[  230.012490] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.012500] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.012506] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.012512] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.012518] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.012524] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  230.012531] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  230.012539] gc2053: s_stream called with enable=1
[  230.012546] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.012552] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.012559] gc2053: About to write streaming registers for interface 1
[  230.012565] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.012575] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.012905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.012913] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.012922] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.018912] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.018925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.018932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.018940] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.018946] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.018952] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.018958] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  230.018966] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  230.018972] gc2053: s_stream called with enable=1
[  230.018979] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.018985] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.018992] gc2053: About to write streaming registers for interface 1
[  230.018998] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.019008] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019326] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.019334] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.019342] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019660] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.019668] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.019674] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.019681] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.019687] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.019693] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.019699] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  230.019705] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  230.064791] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  230.064838] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.064846] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.064853] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  230.064859] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.064866] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.064872] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.064879] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.064887] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.064893] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.064900] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.064907] csi_video_s_stream: sd=8521b400, enable=1
[  230.064913] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064922] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064929] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064935] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.064942] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.064949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.064954] *** vic_core_s_stream: STREAM ON ***
[  230.064959] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  230.064967] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.064973] vin_s_stream: VIN state = 4, enable = 1
[  230.064979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064986] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064992] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064998] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.065004] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.065011] gc2053: s_stream called with enable=1
[  230.065018] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065025] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065031] gc2053: About to write streaming registers for interface 1
[  230.065037] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065047] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065368] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.065375] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.065384] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065695] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.065703] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.065709] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.065715] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.065722] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.065728] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.065735] gc2053: s_stream called with enable=1
[  230.065741] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065747] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065753] gc2053: About to write streaming registers for interface 1
[  230.065759] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065768] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066079] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.066087] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.066095] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066415] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.066423] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.066429] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.066436] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.066442] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.066448] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.102702] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 440.000 ms)
[  230.276307] ISP M0 device open called from pid 2939
[  230.276341] *** REFERENCE DRIVER IMPLEMENTATION ***
[  230.276349] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  230.276355] tisp_par_ioctl global variable set: 811b8000
[  230.276409] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  230.276417] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  230.276423] isp_core_tuning_init: Initializing tuning data structure
[  230.276442] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  230.276449] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  230.276455] *** SAFE: mode_flag properly initialized using struct member access ***
[  230.276461] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  230.276467] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  230.276473] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  230.276480] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
m[INFO:WS.cpp]: Server started on port 8089
[  230.276487] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.276493] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.276499] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.276505] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.276527] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276535] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  230.276541] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  230.276550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276557] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  230.276563] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  230.276918] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.276931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.276939] Set control: cmd=0x980901 value=128
[  230.277003] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277017] Set control: cmd=0x98091b value=128
[  230.277075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.277089] Set control: cmd=0x980902 value=128
[  230.277095] tisp_bcsh_saturation: saturation=128
[  230.277101] tiziano_bcsh_update: Updating BCSH parameters
[  230.277108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.277114] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.277171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.277185] Set control: cmd=0x980900 value=128
[  230.277255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277263] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.277270] Set control: cmd=0x980901 value=128
[  230.277327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277335] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277341] Set control: cmd=0x98091b value=128
[  230.279773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279787] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.279794] Set control: cmd=0x980902 value=128
[  230.279801] tisp_bcsh_saturation: saturation=128
[  230.279806] tiziano_bcsh_update: Updating BCSH parameters
[  230.279814]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.279819] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.279976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279985] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.279992] Set control: cmd=0x980900 value=128
[  230.280122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280139] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280280] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280285] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280405] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280415] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  230.280421] Set control: cmd=0x980914 value=0
[  230.280532] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  230.280547] Set control: cmd=0x980915 value=0
[  230.280660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280669] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280675] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280803] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  230.280813] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  230.280821] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.280828] csi_video_s_stream: sd=8521b400, enable=0
[  230.280834] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280850] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280855] csi_video_s_stream: Stream OFF - CSI state set to 3
[  230.280863] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=0 ***
[  230.280869] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.280875] *** vic_core_s_stream: STREAM OFF ***
[  230.280880] vic_core_s_stream: Stream OFF - state 4 -> 3
[  230.280887] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=0 ***
[  230.280894] vin_s_stream: VIN state = 4, enable = 0
[  230.280899] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280913] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.280925] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  230.280933] gc2053: s_stream called with enable=0
[  230.280939] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.280946] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.280952] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.280962] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281320] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.281332] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.281341] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281655] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.281662] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.281669] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.281675] gc2053: Sensor hardware streaming stopped
[  230.281682] gc2053: s_stream called with enable=0
[  230.281689] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.281695] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.281701] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.281709] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.282675] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.282775] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.282788] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.293111] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.293125] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.293132] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.293139] gc2053: Sensor hardware streaming stopped
[  230.293154] ISP IOCTL: cmd=0x800456d1 arg=0x7fa52700
[  230.293161] tx_isp_video_link_destroy: Destroying links for config 0
[  230.293169] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  230.293179] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.293186] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  230.293193] Set control: cmd=0x8000164 value=1
[  230.293201] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.293207] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.293213] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  230.293219] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  230.293226] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.293233] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.293239] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.293246] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.293253] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.293260] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.293266] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.293273] csi_video_s_stream: sd=8521b400, enable=1
[  230.293279] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293287] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293293] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293299] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.293307] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.293313] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  230.293318] *** vic_core_s_stream: STREAM ON ***
[  230.293323] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  230.293329] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  230.293335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293349] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293355] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  230.293361] *** STREAMING: Configuring CPM registers for VIC access ***
[  230.294237] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.294250] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.294257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.294263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.294268] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.314108] STREAMING: CPM clocks configured for VIC access
[  230.314121] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  230.314129] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  230.314135] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  230.314141] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  230.314148] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  230.314154] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  230.314160] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  230.314166] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  230.314175] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  230.314181] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  230.314189] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  230.314195] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  230.314201] *** VIC unlock: Commands written, checking VIC status register ***
[  230.314207] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  230.314213] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  230.314219] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  230.314225] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  230.314230] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  230.314236] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  230.314309] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  230.314317] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  230.314325] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  230.314332] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  230.314338] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  230.314346] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  230.314352] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  230.314358] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  230.314364] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  230.314370] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  230.314377] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  230.314383] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  230.314388] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  230.314395] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  230.314401] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  230.314407] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  230.314413] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  230.314419] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  230.314425] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  230.314432] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  230.314438] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  230.314446] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  230.314455] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  230.314461] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  230.314467] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  230.314475] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  230.314481] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  230.314487] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  230.314493] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  230.314498] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  230.314504] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  230.314510] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  230.314516] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  230.322594] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  230.345276] *** VIC IRQ: Got vic_dev=85f46000 ***
[  230.350125] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  230.373609] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 710.000 ms)
[  230.374210] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  230.384399] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  230.400604] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  230.407731] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  230.424093] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  230.440808] *** VIC IRQ: About to read reg 0x1e8 ***
[  230.450917] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  230.461009] *** VIC IRQ: About to read reg 0x1e0 ***
[  230.471129] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  230.481230] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  230.491353] *** VIC IRQ: Read v1_10 = 0x0 ***
[  230.501451] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  230.515641] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  230.532203] *** VIC IRQ: Register writes completed ***
[  230.537539] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  230.554101] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  230.564090] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  230.580806] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  230.601009] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  230.601021] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  230.601028] *** VIC FRAME DONE: Frame completion signaled ***
[  230.601035] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  230.601041] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  230.601048] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  230.601054] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601062] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601069] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  230.601075] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  230.601081] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  230.601087] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  230.601093] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  230.601101] ispvic_frame_channel_s_stream[2490]: streamon
[  230.601107] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  230.601113] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  230.601119] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  230.601125] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  230.601132] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  230.601138] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  230.601145] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  230.601151] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  230.601157] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  230.601163] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  230.601169] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  230.601176] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  230.601183] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  230.601191] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  230.601199] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  230.601207] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  230.601214] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  230.601220] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  230.601226] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  230.601232] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  230.601239] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  230.601245] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  230.601251] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601257] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601263] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  230.601274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  230.601282] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  230.601344] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  230.601355] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  230.601362] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  230.601371] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  230.601377] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  230.601383] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  230.601390] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  230.601396] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  230.602405] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  230.602410] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  230.602416] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  230.602421] tx_vic_enable_irq: VIC interrupts already enabled
[  230.602427] *** tx_vic_enable_irq: completed successfully ***
[  230.621189] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 250.000 ms)
[  230.621224] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 520.000 ms)
[  231.014631] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  231.014645] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  231.014652] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  231.014662] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  231.014669] vin_s_stream: VIN state = 3, enable = 1
[  231.014674] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  231.014684] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  231.014691] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  231.014697] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  231.014703] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  231.014711] gc2053: s_stream called with enable=1
[  231.014718] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.014724] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.014731] gc2053: About to write streaming registers for interface 1
[  231.014737] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.014747] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015068] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015076] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015084] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015396] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.015403] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.015410] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.015416] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.015422] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.015428] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
	[  231.015435] gc2053: s_stream called with enable=1
[  231.015442] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.015448] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.015454] gc2053: About to write streaming registers for interface 1
[  231.015460] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.015469] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015790] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015797] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015806] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.016118] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.016124] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.016131] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.016138] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.016144] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.016150] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  231.016384] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  231.016396] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  231.016404] Set control: cmd=0x980918 value=2
[  231.016542] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016552] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016558] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016766] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016938] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016944] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017063] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017073] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017078] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017234] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017243] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017249] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017369] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017378] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017384] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024160] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024612] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024622] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024628] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024759] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024768] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024774] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  229.314137] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  229.314143] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  229.314149] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  229.314155] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  229.314163] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  229.314170] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  229.314177] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  229.314183] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  229.314189] *** VIC unlock: Commands written, checking VIC status register ***
[  229.314195] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  229.314201] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  229.314207] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  229.314213] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  229.314219] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  229.314225] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  229.314299] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  229.314308] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  229.314315] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  229.314323] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  229.314330] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  229.314336] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  229.314343] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  229.314350] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  229.314356] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  229.314362] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  229.314368] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  229.314375] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  229.314381] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  229.314386] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  229.314393] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  229.314399] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  229.314405] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  229.314411] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  229.314417] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  229.314423] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  229.314430] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  229.314436] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  229.314444] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  229.314453] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  229.314460] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  229.314466] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  229.314473] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  229.314479] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  229.314485] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  229.314491] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  229.314497] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  229.314503] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  229.314509] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  229.314515] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  229.332787] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  229.353001] *** VIC IRQ: Got vic_dev=85f46000 ***
[  229.357894] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  229.374226] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  229.380310] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  229.390426] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  229.404072] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  229.419476] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419490] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5480.000 ms)
[  229.419501] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  229.419510] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5480.000 ms)
[  229.419524] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.419540] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5480.000 ms)
[  229.419550] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5480.000 ms)
[  229.419566] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422408] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422419] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  229.422428] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  229.422438] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  229.422447] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  229.422456] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422466] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  229.422475] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  229.422484] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  229.422493] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  229.422502] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  229.422512] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422521] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  229.422530] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  229.422539] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422548] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422558] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422567] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422576] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  229.422586] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  229.422595] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422604] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422613] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  229.422622] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  229.422632] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  229.422641] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  229.422650] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  229.422660] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  229.422672] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422682] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422691] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422700] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422710] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422719] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422728] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  229.422738] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422746] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.422756] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422765] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422774] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.422784] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.422793] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.422802] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.422812] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422820] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.422830] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.422840] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.422848] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.422858] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.422867] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.422876] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.422886] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.422895] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422905] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.422914] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.422924] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.422933] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.422942] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.422951] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.422960] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.422970] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.422979] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423058] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423069] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423078] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423088] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423097] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423106] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423116] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423125] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423134] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423144] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423153] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423162] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423172] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423181] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423190] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423200] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423209] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423218] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423228] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423237] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423246] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
warn: shm_init,53shm init already
[  229.423256] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423265] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423274] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423284] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423293] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423302] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423311] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423321] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423330] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423340] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423348] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423358] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423367] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423377] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423386] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423396] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423405] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423414] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423424] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423433] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423442] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  229.423452] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  229.423461] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  229.423470] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  229.423480] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  229.423489] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423498] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  229.423508] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423517] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  229.423526] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423535] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  229.423544] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  229.423554] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  229.423564] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  229.423572] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  229.423582] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423591] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  229.423600] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  229.423610] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423619] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  229.423628] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  229.423638] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  229.423647] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  229.423656] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  229.423666] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  229.423827] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5400.000 ms)
[  229.423836] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  229.423846] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5400.000 ms)
[  229.424015] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  229.447887] *** VIC IRQ: About to read reg 0x1e8 ***
[  229.453030] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  229.468686] *** VIC IRQ: About to read reg 0x1e0 ***
[  229.473814] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  229.488859] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  229.493798] *** VIC IRQ: Read v1_10 = 0x0 ***
[  229.509032] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  229.519120] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  229.534073] *** VIC IRQ: Register writes completed ***
[  229.544086] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  229.558678] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  229.574081] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  229.584079] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  229.602864] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  229.602874] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  229.602881] *** VIC FRAME DONE: Frame completion signaled ***
[  229.602888] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  229.602894] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  229.602902] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  229.602908] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.602916] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.602922] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  229.602929] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  229.602935] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  229.602942] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  229.602948] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  229.602955] ispvic_frame_channel_s_stream[2490]: streamon
[  229.602962] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  229.602968] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  229.602973] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  229.602979] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  229.602986] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  229.602992] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  229.603000] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  229.603006] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  229.603012] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  229.603018] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  229.603024] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  229.603030] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  229.603038] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  229.603046] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  229.603053] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  229.603061] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  229.603069] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  229.603075] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  229.603080] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  229.603086] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  229.603094] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  229.603100] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  229.603105] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.603112] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.603117] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  229.603128] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  229.603136] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  229.603198] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  229.603210] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  229.603216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  229.603226] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  229.603232] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  229.603238] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  229.603244] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  229.603250] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  229.604292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  229.604299] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  229.604305] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  229.604311] tx_vic_enable_irq: VIC interrupts already enabled
[  229.604316] *** tx_vic_enable_irq: completed successfully ***
[  229.660750] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 240.000 ms)
[  229.660897] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5640.000 ms)
[  230.012435] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  230.012449] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  230.012456] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  230.012462] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  230.012470] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  230.012478] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.012484] vin_s_stream: VIN state = 3, enable = 1
[  230.012490] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.012500] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.012506] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.012512] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.012518] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.012524] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  230.012531] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  230.012539] gc2053: s_stream called with enable=1
[  230.012546] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.012552] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.012559] gc2053: About to write streaming registers for interface 1
[  230.012565] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.012575] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.012905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.012913] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.012922] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.018912] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.018925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.018932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.018940] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.018946] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.018952] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.018958] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  230.018966] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  230.018972] gc2053: s_stream called with enable=1
[  230.018979] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.018985] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.018992] gc2053: About to write streaming registers for interface 1
[  230.018998] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.019008] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019326] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.019334] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.019342] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019660] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.019668] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.019674] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.019681] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.019687] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.019693] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.019699] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  230.019705] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  230.064791] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  230.064838] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.064846] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.064853] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  230.064859] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.064866] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.064872] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.064879] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.064887] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.064893] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.064900] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.064907] csi_video_s_stream: sd=8521b400, enable=1
[  230.064913] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064922] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064929] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064935] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.064942] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.064949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.064954] *** vic_core_s_stream: STREAM ON ***
[  230.064959] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  230.064967] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.064973] vin_s_stream: VIN state = 4, enable = 1
[  230.064979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064986] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064992] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064998] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.065004] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.065011] gc2053: s_stream called with enable=1
[  230.065018] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065025] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065031] gc2053: About to write streaming registers for interface 1
[  230.065037] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065047] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065368] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.065375] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.065384] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065695] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.065703] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.065709] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.065715] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.065722] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.065728] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.065735] gc2053: s_stream called with enable=1
[  230.065741] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065747] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065753] gc2053: About to write streaming registers for interface 1
[  230.065759] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065768] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066079] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.066087] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.066095] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066415] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.066423] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.066429] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.066436] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.066442] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.066448] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.102702] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 440.000 ms)
[  230.276307] ISP M0 device open called from pid 2939
[  230.276341] *** REFERENCE DRIVER IMPLEMENTATION ***
[  230.276349] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  230.276355] tisp_par_ioctl global variable set: 811b8000
[  230.276409] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  230.276417] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  230.276423] isp_core_tuning_init: Initializing tuning data structure
[  230.276442] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  230.276449] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  230.276455] *** SAFE: mode_flag properly initialized using struct member access ***
[  230.276461] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  230.276467] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  230.276473] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  230.276480] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.276487] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.276493] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.276499] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.276505] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.276527] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276535] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  230.276541] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  230.276550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276557] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  230.276563] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  230.276918] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.276931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.276939] Set control: cmd=0x980901 value=128
[  230.277003] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277017] Set control: cmd=0x98091b value=128
[  230.277075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.277089] Set control: cmd=0x980902 value=128
[  230.277095] tisp_bcsh_saturation: saturation=128
[  230.277101] tiziano_bcsh_update: Updating BCSH parameters
[  230.277108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.277114] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.277171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.277185] Set control: cmd=0x980900 value=128
[  230.277255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277263] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.277270] Set control: cmd=0x980901 value=128
[  230.277327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277335] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277341] Set control: cmd=0x98091b value=128
[  230.279773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279787] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.279794] Set control: cmd=0x980902 value=128
[  230.279801] tisp_bcsh_saturation: saturation=128
[  230.279806] tiziano_bcsh_update: Updating BCSH parameters
[  230.279814]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.279819] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.279976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279985] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.279992] Set control: cmd=0x980900 value=128
[  230.280122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280139] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280280] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280285] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280405] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280415] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  230.280421] Set control: cmd=0x980914 value=0
[  230.280532] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  230.280547] Set control: cmd=0x980915 value=0
[  230.280660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280669] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280675] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280803] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  230.280813] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  230.280821] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.280828] csi_video_s_stream: sd=8521b400, enable=0
[  230.280834] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280850] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280855] csi_video_s_stream: Stream OFF - CSI state set to 3
[  230.280863] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=0 ***
[  230.280869] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.280875] *** vic_core_s_stream: STREAM OFF ***
[  230.280880] vic_core_s_stream: Stream OFF - state 4 -> 3
[  230.280887] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=0 ***
[  230.280894] vin_s_stream: VIN state = 4, enable = 0
[  230.280899] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280913] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.280925] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  230.280933] gc2053: s_stream called with enable=0
[  230.280939] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.280946] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.280952] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.280962] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281320] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.281332] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.281341] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281655] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.281662] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.281669] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.281675] gc2053: Sensor hardware streaming stopped
[  230.281682] gc2053: s_stream called with enable=0
[  230.281689] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.281695] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.281701] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.281709] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.282675] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.282775] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.282788] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.293111] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.293125] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.293132] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.293139] gc2053: Sensor hardware streaming stopped
[  230.293154] ISP IOCTL: cmd=0x800456d1 arg=0x7fa52700
[  230.293161] tx_isp_video_link_destroy: Destroying links for config 0
[  230.293169] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  230.293179] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.293186] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  230.293193] Set control: cmd=0x8000164 value=1
[  230.293201] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.293207] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.293213] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  230.293219] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  230.293226] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.293233] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.293239] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.293246] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.293253] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.293260] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.293266] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.293273] csi_video_s_stream: sd=8521b400, enable=1
[  230.293279] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293287] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293293] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293299] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.293307] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.293313] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  230.293318] *** vic_core_s_stream: STREAM ON ***
[  230.293323] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  230.293329] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  230.293335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293349] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293355] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  230.293361] *** STREAMING: Configuring CPM registers for VIC access ***
[  230.294237] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.294250] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.294257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.294263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.294268] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.314108] STREAMING: CPM clocks configured for VIC access
[  230.314121] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  230.314129] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  230.314135] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  230.314141] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  230.314148] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  230.314154] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  230.314160] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  230.314166] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  230.314175] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  230.314181] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  230.314189] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  230.314195] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  230.314201] *** VIC unlock: Commands written, checking VIC status register ***
[  230.314207] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  230.314213] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  230.314219] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  230.314225] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  230.314230] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  230.314236] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  230.314309] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  230.314317] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  230.314325] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  230.314332] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  230.314338] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  230.314346] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  230.314352] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  230.314358] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  230.314364] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  230.314370] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  230.314377] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  230.314383] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  230.314388] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  230.314395] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  230.314401] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  230.314407] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  230.314413] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  230.314419] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  230.314425] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  230.314432] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  230.314438] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  230.314446] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  230.314455] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  230.314461] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  230.314467] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  230.314475] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  230.314481] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  230.314487] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  230.314493] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  230.314498] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  230.314504] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  230.314510] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  230.314516] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  230.322594] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  230.345276] *** VIC IRQ: Got vic_dev=85f46000 ***
[  230.350125] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  230.373609] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 710.000 ms)
[  230.374210] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  230.384399] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  230.400604] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  230.407731] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  230.424093] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  230.440808] *** VIC IRQ: About to read reg 0x1e8 ***
[  230.450917] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  230.461009] *** VIC IRQ: About to read reg 0x1e0 ***
[  230.471129] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  230.481230] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  230.491353] *** VIC IRQ: Read v1_10 = 0x0 ***
[  230.501451] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  230.515641] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  230.532203] *** VIC IRQ: Register writes completed ***
[  230.537539] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  230.554101] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  230.564090] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  230.580806] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  230.601009] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  230.601021] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  230.601028] *** VIC FRAME DONE: Frame completion signaled ***
[  230.601035] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  230.601041] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  230.601048] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  230.601054] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601062] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601069] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  230.601075] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  230.601081] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  230.601087] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  230.601093] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  230.601101] ispvic_frame_channel_s_stream[2490]: streamon
[  230.601107] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  230.601113] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  230.601119] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  230.601125] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  230.601132] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  230.601138] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  230.601145] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  230.601151] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  230.601157] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  230.601163] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  230.601169] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  230.601176] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  230.601183] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  230.601191] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  230.601199] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  230.601207] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  230.601214] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  230.601220] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  230.601226] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  230.601232] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  230.601239] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  230.601245] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  230.601251] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601257] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601263] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  230.601274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  230.601282] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  230.601344] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  230.601355] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  230.601362] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  230.601371] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  230.601377] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  230.601383] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  230.601390] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  230.601396] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  230.602405] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  230.602410] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  230.602416] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  230.602421] tx_vic_enable_irq: VIC interrupts already enabled
[  230.602427] *** tx_vic_enable_irq: completed successfully ***
[  230.621189] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 250.000 ms)
[  230.621224] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 520.000 ms)
[  231.014631] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  231.014645] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  231.014652] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  231.014662] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  231.014669] vin_s_stream: VIN state = 3, enable = 1
[  231.014674] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  231.014684] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  231.014691] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  231.014697] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  231.014703] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  231.014711] gc2053: s_stream called with enable=1
[  231.014718] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.014724] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.014731] gc2053: About to write streaming registers for interface 1
[  231.014737] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.014747] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015068] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015076] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015084] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015396] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.015403] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.015410] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.015416] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.015422] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.015428] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  231.015435] gc2053: s_stream called with enable=1
[  231.015442] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.015448] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.015454] gc2053: About to write streaming registers for interface 1
[  231.015460] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.015469] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015790] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015797] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015806] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.016118] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.016124] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.016131] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.016138] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.016144] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.016150] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  231.016384] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  231.016396] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[  231.016404] Set control: cmd=0x980918 value=2
[  231.016542] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016552] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016558] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016766] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016938] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016944] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017063] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017073] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017078] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017234] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017243] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017249] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017369] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017378] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017384] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024160] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024612] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024622] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024628] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024759] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024768] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024774] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.294629] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.294642] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  231.294649] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  231.294655] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  231.294660] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  231.340066] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  231.340078] codec_codec_ctl: set sample rate...
[  231.340234] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  229.603053] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  229.603061] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  229.603069] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  229.603075] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  229.603080] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  229.603086] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  229.603094] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  229.603100] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  229.603105] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  229.603112] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  229.603117] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  229.603128] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  229.603136] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  229.603198] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  229.603210] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  229.603216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  229.603226] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  229.603232] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  229.603238] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  229.603244] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  229.603250] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  229.604292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  229.604299] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  229.604305] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  229.604311] tx_vic_enable_irq: VIC interrupts already enabled
[  229.604316] *** tx_vic_enable_irq: completed successfully ***
[  229.660750] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 240.000 ms)
[  229.660897] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5640.000 ms)
[  230.012435] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  230.012449] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  230.012456] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  230.012462] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  230.012470] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  230.012478] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.012484] vin_s_stream: VIN state = 3, enable = 1
[  230.012490] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.012500] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.012506] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.012512] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.012518] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.012524] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  230.012531] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  230.012539] gc2053: s_stream called with enable=1
[  230.012546] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.012552] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.012559] gc2053: About to write streaming registers for interface 1
[  230.012565] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.012575] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.012905] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.012913] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.012922] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.018912] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.018925] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.018932] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.018940] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.018946] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.018952] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.018958] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  230.018966] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  230.018972] gc2053: s_stream called with enable=1
[  230.018979] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.018985] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.018992] gc2053: About to write streaming registers for interface 1
[  230.018998] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.019008] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019326] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.019334] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.019342] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.019660] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.019668] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.019674] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.019681] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.019687] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.019693] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.019699] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  230.019705] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  230.064791] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  230.064838] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.064846] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.064853] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  230.064859] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.064866] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.064872] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.064879] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.064887] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.064893] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.064900] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.064907] csi_video_s_stream: sd=8521b400, enable=1
[  230.064913] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064922] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064929] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064935] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.064942] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.064949] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.064954] *** vic_core_s_stream: STREAM ON ***
[  230.064959] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  230.064967] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  230.064973] vin_s_stream: VIN state = 4, enable = 1
[  230.064979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.064986] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.064992] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.064998] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.065004] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  230.065011] gc2053: s_stream called with enable=1
[  230.065018] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065025] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065031] gc2053: About to write streaming registers for interface 1
[  230.065037] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065047] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065368] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.065375] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.065384] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.065695] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.065703] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.065709] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.065715] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.065722] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.065728] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.065735] gc2053: s_stream called with enable=1
[  230.065741] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.065747] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  230.065753] gc2053: About to write streaming registers for interface 1
[  230.065759] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  230.065768] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066079] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.066087] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.066095] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  230.066415] sensor_write: reg=0x3e val=0x91 SUCCESS
[  230.066423] sensor_write_array: reg[2] 0x3e=0x91 OK
[  230.066429] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.066436] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  230.066442] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  230.066448] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  230.102702] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 440.000 ms)
[  230.276307] ISP M0 device open called from pid 2939
[  230.276341] *** REFERENCE DRIVER IMPLEMENTATION ***
[  230.276349] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  230.276355] tisp_par_ioctl global variable set: 811b8000
[  230.276409] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  230.276417] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  230.276423] isp_core_tuning_init: Initializing tuning data structure
[  230.276442] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  230.276449] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  230.276455] *** SAFE: mode_flag properly initialized using struct member access ***
[  230.276461] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  230.276467] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  230.276473] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  230.276480] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.276487] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.276493] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.276499] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.276505] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.276527] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276535] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  230.276541] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  230.276550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  230.276557] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  230.276563] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  230.276918] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.276931] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.276939] Set control: cmd=0x980901 value=128
[  230.277003] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277017] Set control: cmd=0x98091b value=128
[  230.277075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.277089] Set control: cmd=0x980902 value=128
[  230.277095] tisp_bcsh_saturation: saturation=128
[  230.277101] tiziano_bcsh_update: Updating BCSH parameters
[  230.277108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.277114] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.277171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277179] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.277185] Set control: cmd=0x980900 value=128
[  230.277255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277263] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  230.277270] Set control: cmd=0x980901 value=128
[  230.277327] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.277335] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  230.277341] Set control: cmd=0x98091b value=128
[  230.279773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279787] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  230.279794] Set control: cmd=0x980902 value=128
[  230.279801] tisp_bcsh_saturation: saturation=128
[  230.279806] tiziano_bcsh_update: Updating BCSH parameters
[  230.279814]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  230.279819] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  230.279976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.279985] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  230.279992] Set control: cmd=0x980900 value=128
[  230.280122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280139] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280280] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280285] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280405] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280415] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  230.280421] Set control: cmd=0x980914 value=0
[  230.280532] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.280541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  230.280547] Set control: cmd=0x980915 value=0
[  230.280660] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.280669] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  230.280675] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  230.280803] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  230.280813] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  230.280821] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.280828] csi_video_s_stream: sd=8521b400, enable=0
[  230.280834] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280850] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280855] csi_video_s_stream: Stream OFF - CSI state set to 3
[  230.280863] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=0 ***
[  230.280869] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  230.280875] *** vic_core_s_stream: STREAM OFF ***
[  230.280880] vic_core_s_stream: Stream OFF - state 4 -> 3
[  230.280887] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=0 ***
[  230.280894] vin_s_stream: VIN state = 4, enable = 0
[  230.280899] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.280907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.280913] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.280919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  230.280925] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  230.280933] gc2053: s_stream called with enable=0
[  230.280939] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.280946] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.280952] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.280962] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281320] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.281332] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.281341] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.281655] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.281662] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.281669] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.281675] gc2053: Sensor hardware streaming stopped
[  230.281682] gc2053: s_stream called with enable=0
[  230.281689] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  230.281695] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  230.281701] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  230.281709] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.282675] sensor_write: reg=0xfe val=0x00 SUCCESS
[  230.282775] sensor_write_array: reg[1] 0xfe=0x00 OK
[  230.282788] sensor_write: reg=0x3e val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  230.293111] sensor_write: reg=0x3e val=0x00 SUCCESS
[  230.293125] sensor_write_array: reg[2] 0x3e=0x00 OK
[  230.293132] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  230.293139] gc2053: Sensor hardware streaming stopped
[  230.293154] ISP IOCTL: cmd=0x800456d1 arg=0x7fa52700
[  230.293161] tx_isp_video_link_destroy: Destroying links for config 0
[  230.293169] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  230.293179] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  230.293186] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  230.293193] Set control: cmd=0x8000164 value=1
[  230.293201] ISP IOCTL: cmd=0x800456d0 arg=0x7fa52700
[  230.293207] TX_ISP_VIDEO_LINK_SETUP: config=0
[  230.293213] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  230.293219] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  230.293226] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  230.293233] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  230.293239] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  230.293246] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  230.293253] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  230.293260] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  230.293266] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  230.293273] csi_video_s_stream: sd=8521b400, enable=1
[  230.293279] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293287] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293293] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293299] csi_video_s_stream: Stream ON - CSI state set to 4
[  230.293307] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f46000, enable=1 ***
[  230.293313] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  230.293318] *** vic_core_s_stream: STREAM ON ***
[  230.293323] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  230.293329] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  230.293335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  230.293343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  230.293349] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  230.293355] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  230.293361] *** STREAMING: Configuring CPM registers for VIC access ***
[  230.294237] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  230.294250] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  230.294257] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  230.294263] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  230.294268] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  230.314108] STREAMING: CPM clocks configured for VIC access
[  230.314121] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  230.314129] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  230.314135] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  230.314141] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  230.314148] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  230.314154] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  230.314160] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  230.314166] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  230.314175] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  230.314181] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  230.314189] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  230.314195] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  230.314201] *** VIC unlock: Commands written, checking VIC status register ***
[  230.314207] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  230.314213] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  230.314219] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  230.314225] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  230.314230] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  230.314236] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  230.314309] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  230.314317] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  230.314325] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  230.314332] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  230.314338] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  230.314346] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  230.314352] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  230.314358] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  230.314364] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  230.314370] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  230.314377] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  230.314383] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  230.314388] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  230.314395] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  230.314401] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  230.314407] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  230.314413] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  230.314419] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  230.314425] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  230.314432] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  230.314438] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  230.314446] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  230.314455] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  230.314461] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  230.314467] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  230.314475] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  230.314481] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  230.314487] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  230.314493] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  230.314498] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  230.314504] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  230.314510] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  230.314516] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  230.322594] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  230.345276] *** VIC IRQ: Got vic_dev=85f46000 ***
[  230.350125] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f46000 ***
[  230.373609] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 710.000 ms)
[  230.374210] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  230.384399] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  230.400604] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  230.407731] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  230.424093] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  230.440808] *** VIC IRQ: About to read reg 0x1e8 ***
[  230.450917] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  230.461009] *** VIC IRQ: About to read reg 0x1e0 ***
[  230.471129] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  230.481230] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  230.491353] *** VIC IRQ: Read v1_10 = 0x0 ***
[  230.501451] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  230.515641] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  230.532203] *** VIC IRQ: Register writes completed ***
[  230.537539] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  230.554101] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  230.564090] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  230.580806] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  230.601009] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  230.601021] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  230.601028] *** VIC FRAME DONE: Frame completion signaled ***
[  230.601035] *** VIC TEST 2: Manual frame done function returned -1066703540 ***
[  230.601041] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  230.601048] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  230.601054] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601062] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601069] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  230.601075] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  230.601081] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  230.601087] ispvic_frame_channel_s_stream: arg1=85f46000, arg2=1
[  230.601093] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f46000
[  230.601101] ispvic_frame_channel_s_stream[2490]: streamon
[  230.601107] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  230.601113] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  230.601119] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  230.601125] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  230.601132] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  230.601138] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  230.601145] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  230.601151] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  230.601157] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  230.601163] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  230.601169] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  230.601176] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  230.601183] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  230.601191] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  230.601199] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  230.601207] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  230.601214] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  230.601220] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  230.601226] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  230.601232] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  230.601239] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  230.601245] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  230.601251] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  230.601257] ispvic_frame_channel_qbuf: arg1=85f46000, arg2=  (null)
[  230.601263] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  230.601274] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[  230.601282] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[  230.601344] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  230.601355] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  230.601362] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  230.601371] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  230.601377] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  230.601383] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  230.601390] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  230.601396] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  230.602405] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  230.602410] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  230.602416] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  230.602421] tx_vic_enable_irq: VIC interrupts already enabled
[  230.602427] *** tx_vic_enable_irq: completed successfully ***
[  230.621189] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 250.000 ms)
[  230.621224] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 520.000 ms)
[  231.014631] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  231.014645] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[  231.014652] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  231.014662] *** vin_s_stream: SAFE implementation - sd=84cde000, enable=1 ***
[  231.014669] vin_s_stream: VIN state = 3, enable = 1
[  231.014674] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  231.014684] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  231.014691] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  231.014697] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  231.014703] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  231.014711] gc2053: s_stream called with enable=1
[  231.014718] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.014724] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.014731] gc2053: About to write streaming registers for interface 1
[  231.014737] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.014747] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015068] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015076] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015084] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015396] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.015403] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.015410] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.015416] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.015422] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.015428] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  231.015435] gc2053: s_stream called with enable=1
[  231.015442] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  231.015448] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  231.015454] gc2053: About to write streaming registers for interface 1
[  231.015460] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  231.015469] sensor_write: reg=0xfe val=0x00, client=855d2e00, adapter=i2c0, addr=0x37
[  231.015790] sensor_write: reg=0xfe val=0x00 SUCCESS
[  231.015797] sensor_write_array: reg[1] 0xfe=0x00 OK
[  231.015806] sensor_write: reg=0x3e val=0x91, client=855d2e00, adapter=i2c0, addr=0x37
[  231.016118] sensor_write: reg=0x3e val=0x91 SUCCESS
[  231.016124] sensor_write_array: reg[2] 0x3e=0x91 OK
[  231.016131] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  231.016138] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  231.016144] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  231.016150] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  231.016384] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  231.016396] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  231.016404] Set control: cmd=0x980918 value=2
[  231.016542] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016552] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016558] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016766] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.016928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.016938] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.016944] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017063] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017073] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017078] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017234] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017243] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017249] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.017369] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.017378] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.017384] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024160] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024390] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024396] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024612] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024622] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024628] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.024759] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.024768] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  231.024774] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  231.294629] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  231.294642] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  231.294649] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  231.294655] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  231.294660] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  231.340066] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  231.340078] codec_codec_ctl: set sample rate...
[  231.340234] codec_codec_ctl: set device...
[  231.794119] codec_set_device: set device: MIC...
[  232.176248] *** FRAME CHANNEL OPEN: minor=54 ***
[  232.176260] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  232.176266] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  232.176273] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  232.176279] *** SAFE: Frame channel device stored in file->private_data ***
[  232.176285] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  232.176293] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  232.176312] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  232.176319] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  232.176327] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  232.176924] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  232.176936] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  232.176943] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  232.176950] Channel 0: Request 4 buffers, type=1 memory=2
[  232.176956] Channel 0: USERPTR mode - client will provide buffers
[  232.176962] Channel 0: USERPTR mode - 4 user buffers expected
[  232.176972] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 811cff80 ***
[  232.176980] *** Channel 0: VIC active_buffer_count set to 4 ***
[  232.176985] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  232.176992] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  232.177015] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.177023] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.177029] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.177036] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  232.177043] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  232.177050] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  232.177058] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.177064] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  232.177071] *** Channel 0: QBUF - Queue buffer index=0 ***
[  232.177077] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  232.177085] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  232.177092] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  232.177098] *** Channel 0: QBUF EVENT - No VIC callback ***
[  232.177106] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  232.177114] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  232.177122] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  232.177130] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811cff80, vbm_buffer_count=1 ***
[  232.177136] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  232.177143] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  232.177150] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  232.177161] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.177168] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.177174] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.177180] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  232.177188] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  232.177195] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  232.177202] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.177209] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  232.177216] *** Channel 0: QBUF - Queue buffer index=1 ***
[  232.177221] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  232.177228] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  232.177234] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  232.177240] *** Channel 0: QBUF EVENT - No VIC callback ***
[  232.177247] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  232.177255] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  232.177263] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  232.177271] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811cff80, vbm_buffer_count=2 ***
[  232.177278] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  232.177284] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  232.177291] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  232.177299] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.177306] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.177312] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.177318] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  232.177326] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  232.177333] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  232.177340] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.177347] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  232.177353] *** Channel 0: QBUF - Queue buffer index=2 ***
[  232.177359] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  232.177366] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  232.177372] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  232.177378] *** Channel 0: QBUF EVENT - No VIC callback ***
[  232.177385] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  232.177393] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  232.177401] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  232.177408] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811cff80, vbm_buffer_count=3 ***
[  232.177415] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  232.177422] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  232.177428] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  232.177436] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.177444] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.177450] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.177456] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  232.177463] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  232.177470] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  232.177478] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.177484] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  232.177491] *** Channel 0: QBUF - Queue buffer index=3 ***
[  232.177497] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  232.177504] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  232.177510] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  232.177516] *** Channel 0: QBUF EVENT - No VIC callback ***
[  232.177523] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  232.177531] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  232.177539] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  232.177546] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811cff80, vbm_buffer_count=4 ***
[  232.177553] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  232.177560] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  232.177566] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  232.177658] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  232.177667] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  232.177674] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  232.177680] Channel 0: STREAMON - Enqueuing buffers in driver
[  232.177686] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  232.179461] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.179474] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.179480] *** Channel 0: Frame completion wait ***
[  232.179486] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.179493] *** Channel 0: Frame wait returned 10 ***
[  232.179499] *** Channel 0: Frame was ready, consuming it ***
[  232.179603] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  232.179611] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  232.179618] *** Channel 0: DQBUF - dequeue buffer request ***
[  232.179624] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  232.179634] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  232.179640] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  232.179647] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  232.179852] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.179863] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.179870] *** Channel 0: Frame completion wait ***
[  232.179876] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.240430] *** FRAME CHANNEL OPEN: minor=53 ***
[  232.240442] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  232.240449] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  232.240456] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  232.240462] *** SAFE: Frame channel device stored in file->private_data ***
[  232.240468] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  232.240476] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  232.240493] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  232.240501] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  232.240509] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  232.241354] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  232.241364] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  232.241371] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  232.241378] Channel 1: Request 2 buffers, type=1 memory=2
[  232.241384] Channel 1: USERPTR mode - client will provide buffers
[  232.241390] Channel 1: USERPTR mode - 2 user buffers expected
[  232.241400] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 811cf600 ***
[  232.241408] *** Channel 1: VIC active_buffer_count set to 2 ***
[  232.241413] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  232.241420] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  232.241434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.241441] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.241448] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.241454] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  232.241461] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  232.241469] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  232.241476] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.241483] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  232.241489] *** Channel 1: QBUF - Queue buffer index=0 ***
[  232.241495] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  232.241503] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  232.241510] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  232.241518] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  232.241526] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  232.241534] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811cf600, vbm_buffer_count=1 ***
[  232.241540] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  232.241548] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  232.241554] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  232.241564] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.241571] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.241577] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.241583] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  232.241590] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  232.241598] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  232.241605] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.241612] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  232.241618] *** Channel 1: QBUF - Queue buffer index=1 ***
[  232.241624] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  232.241632] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  232.241638] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  232.241646] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  232.241654] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  232.241662] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811cf600, vbm_buffer_count=2 ***
[  232.241668] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  232.241675] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  232.241682] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  232.241774] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  232.241784] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  232.241792] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  232.241798] Channel 1: STREAMON - Enqueuing buffers in driver
[  232.241804] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  232.253746] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.253760] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.253766] *** Channel 1: Frame completion wait ***
[  232.253772] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  232.253778] *** Channel 1: Frame wait returned 10 ***
[  232.253784] *** Channel 1: Frame was ready, consuming it ***
[  232.253846] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  232.253854] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  232.253860] *** Channel 1: DQBUF - dequeue buffer request ***
[  232.253866] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  232.253876] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  232.253883] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  232.253890] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  232.254152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.254163] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.254169] *** Channel 1: Frame completion wait ***
[  232.254175] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  232.274144] *** Channel 0: Frame wait returned 0 ***
[  232.274156] *** Channel 0: Frame wait timeout/error, generating frame ***
[  232.274178] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.274185] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.274191] *** Channel 0: Frame completion wait ***
[  232.274197] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.274203] *** Channel 0: Frame wait returned 10 ***
[  232.274209] *** Channel 0: Frame was ready, consuming it ***
[  232.274217] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.274224] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.274229] *** Channel 0: Frame completion wait ***
[  232.274235] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.354137] *** Channel 1: Frame wait returned 0 ***
[  232.354149] *** Channel 1: Frame wait timeout/error, generating frame ***
[  232.354172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.354180] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.354186] *** Channel 1: Frame completion wait ***
[  232.354192] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  232.354198] *** Channel 1: Frame wait returned 10 ***
[  232.354204] *** Channel 1: Frame was ready, consuming it ***
[  232.354211] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.354218] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.354224] *** Channel 1: Frame completion wait ***
[  232.354230] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  232.357818] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  232.357831] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  232.357838] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  232.357844] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  232.357849] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  232.374152] *** Channel 0: DQBUF wait returned 0 ***
[  232.374163] *** Channel 0: DQBUF timeout, generating frame ***
[  232.374172] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  232.374212] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  232.374220] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  232.374227] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  232.374233] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  232.374238] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  232.374357] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  232.374367] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  232.374374] *** Channel 0: DQBUF - dequeue buffer request ***
[  232.374380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  232.374390] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19400 (name=gc2053) ***
[  232.374397] *** tx_isp_get_sensor: Found real sensor: 85f19400 ***
[  232.374404] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  232.374421] *** Channel 0: Frame wait returned 0 ***
[  232.374428] *** Channel 0: Frame wait timeout/error, generating frame ***
[  232.374440] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.374448] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.374454] *** Channel 0: Frame completion wait ***
[  232.374460] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.374466] *** Channel 0: Frame wait returned 10 ***
[  232.374472] *** Channel 0: Frame was ready, consuming it ***
[  232.374480] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.374486] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.374492] *** Channel 0: Frame completion wait ***
[  232.374498] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  232.384231] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  232.384244] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  232.384251] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  232.384258] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  232.384265] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  232.384272] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  232.384280] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  232.384286] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  232.384293] *** Channel 0: QBUF - Queue buffer index=0 ***
[  232.384299] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  232.384307] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  232.384314] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  232.384321] *** Channel 0: QBUF EVENT - No VIC callback ***
[  232.384328] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  232.384336] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  232.384344] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  232.384352] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811cff80, vbm_buffer_count=4 ***
[  232.384359] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  232.384366] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  232.384378] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  232.384460] *** Channel 0: Frame wait returned 9 ***
[  232.384468] *** Channel 0: Frame was ready, consuming it ***
[  232.384497] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  232.384504] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  232.384511] *** Channel 0: Frame completion wait ***
[  232.384517] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      43029   jz-intc  jz-timerost
 14:        112   jz-intc  ipu
 15:      71950   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      15687   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         35   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
