design_1_uart_loopback_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_loopback_0_0/design_1_uart_loopback_0_0_sim_netlist.v,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_uart_loopback_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_loopback_0_0/design_1_uart_loopback_0_0_sim_netlist.vhdl,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_uart_loopback_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_loopback_0_0/sim/design_1_uart_loopback_0_0.v,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../test_uart_loopback_9600.srcs/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
