# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {top.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+." top.svo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:20:35 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:35 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src/../tb" C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv 
# ** Error: C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv(1): Error in the specified time literal value of 20.  Expected value of 1, 10, or 100.
# -- Compiling package time_pkg
# ** Error: C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv(3): (vlog-13006) Could not find the package (time_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 12:20:35 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_gate_systemverilog.do line 10
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}"
do top_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {top.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:02 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+." top.svo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:21:03 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:03 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src/../tb" C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv 
# ** Error: C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv(1): Error in the specified time literal value of 20.  Expected value of 1, 10, or 100.
# -- Compiling package time_pkg
# ** Error: C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv(3): (vlog-13006) Could not find the package (time_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 12:21:03 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_gate_systemverilog.do line 10
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}"
do top_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {top.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:34 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+." top.svo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:22:35 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:35 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src/../tb" C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:22:35 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb 
# Start time: 12:22:35 on Sep 29,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.main
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11523 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-8890) Attempt to schedule an event at time that exceeds the maximum simulation timestep - 9223380000000000000.
#    Time: 9223360 sec  Iteration: 0  Process: /tb/#ALWAYS#70 File: C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv
# Fatal error in Module tb at C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv line 71
# 
# HDL call sequence:
# Stopped at C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv 71 Module tb
# 
do top_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {top.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+." top.svo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:24:35 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src/../tb {C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:35 on Sep 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src/../tb" C:/intelFPGA/17.1/top/timer/src/../tb/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:24:35 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb
# End time: 12:24:37 on Sep 29,2023, Elapsed time: 0:02:02
# Errors: 2, Warnings: 1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb 
# Start time: 12:24:37 on Sep 29,2023
# Loading sv_std.std
# Loading work.tb
# Loading work.main
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11523 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 12:27:05 on Sep 29,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 1
