<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\CoreAPBLSRAM.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\core\lsram_1024to70656x16.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="2"><name>rtl\vlog\core\lsram_2048to141312x8.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="3"><name>rtl\vlog\core\lsram_512to35328x32.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\core\usram_64to2304x32.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\core\usram_64to4608x16.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl\vlog\core\usram_128to9216x8.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>