{
	"acmid": 802287,
	"author": ["Tohru Sasaki", "Akihiko Yamada", "Toshinori Aoyama", "Katsutoshi Hasegawa", "Shunichi Kato", "Shinichi Sato"],
	"booktitle": "DAC",
	"crossref": "conf/dac/1981",
	"dblpkey": "conf/dac/SasakiYAHKS81",
	"pages": "105-112",
	"publisher": "ACM/IEEE",
	"stemmed": ["hierarch", "design", "verif", "for", "larg", "digit", "system"],
	"tag": ["design", "scalability", "verification"],
	"title": "Hierarchical design verification for large digital systems",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1981
}