

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_NTT_PE_LOOP'
================================================================
* Date:           Mon Jan 13 00:09:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  54.207 ns|     2.16 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max     | min |     max    |   Type  |
    +---------+------------+----------+-------------+-----+------------+---------+
    |        2|  3221225471|  0.108 us|  174.613 sec|    2|  3221225471|       no|
    +---------+------------+----------+-------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |               |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |   Loop Name   |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +---------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- NTT_PE_LOOP  |        0|  3221225469|         3|          3|          1|  0 ~ 1073741823|       yes|
        +---------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    986|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|       0|     60|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     236|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|     236|   1148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_16ns_31_1_1_U80  |mul_15ns_16ns_31_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U71  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U72  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U73  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U74  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U75  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U76  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U77  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U78  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U79  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  10|  0|  60|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_16ns_15ns_32ns_33_1_1_U82  |mac_muladd_16ns_15ns_32ns_33_1_1  |  i0 * i1 + i2|
    |mac_muladd_16ns_16ns_32ns_33_1_1_U81  |mac_muladd_16ns_16ns_32ns_33_1_1  |  i0 + i1 * i2|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_258_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln112_fu_271_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln113_fu_281_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln114_fu_291_p2       |         +|   0|  0|  14|          13|          13|
    |add_ln30_5_fu_494_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln30_7_fu_488_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln40_fu_710_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln56_fu_747_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln74_fu_534_p2        |         +|   0|  0|  55|          48|          48|
    |res_mult_fu_405_p2        |         +|   0|  0|  71|          64|          64|
    |res_mult_shift_fu_528_p2  |         +|   0|  0|  71|          64|          64|
    |res_shift_fu_632_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln44_fu_721_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln53_fu_735_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln85_fu_638_p2        |         -|   0|  0|  64|          64|          64|
    |sub_ln89_fu_644_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln90_fu_660_p2        |         -|   0|  0|  71|          64|          64|
    |icmp_ln110_fu_253_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln43_fu_716_p2       |      icmp|   0|  0|  39|          32|          32|
    |DataTemp_d0               |    select|   0|  0|  32|           1|          32|
    |DataTemp_d1               |    select|   0|  0|  32|           1|          32|
    |select_ln92_fu_694_p3     |    select|   0|  0|  32|           1|          32|
    |v_fu_702_p3               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 986|         762|         857|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataTemp_address0            |  14|          3|   12|         36|
    |DataTemp_address1            |  14|          3|   12|         36|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |j_fu_118                     |   9|          2|   31|         62|
    |phi_mul_fu_114               |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 102|         22|   73|        172|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |input2_high_5_reg_866        |   4|   0|    4|          0|
    |j_fu_118                     |  31|   0|   31|          0|
    |phi_mul_fu_114               |  13|   0|   13|          0|
    |res_1_reg_856                |  12|   0|   12|          0|
    |res_reg_851                  |  12|   0|   12|          0|
    |u_reg_871                    |  32|   0|   32|          0|
    |v_reg_876                    |  32|   0|   32|          0|
    |zext_ln19_5_cast_reg_842     |  16|   0|   32|         16|
    |zext_ln19_6_cast_reg_836     |  16|   0|   32|         16|
    |zext_ln64_cast_reg_824       |  31|   0|   32|          1|
    |zext_ln89_cast_reg_831       |  31|   0|   64|         33|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 236|   0|  302|         66|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_NTT_PE_LOOP|  return value|
|hf                    |   in|   32|     ap_none|                           hf|        scalar|
|trunc_ln108_2         |   in|   12|     ap_none|                trunc_ln108_2|        scalar|
|DataTemp_address0     |  out|   12|   ap_memory|                     DataTemp|         array|
|DataTemp_ce0          |  out|    1|   ap_memory|                     DataTemp|         array|
|DataTemp_we0          |  out|    1|   ap_memory|                     DataTemp|         array|
|DataTemp_d0           |  out|   32|   ap_memory|                     DataTemp|         array|
|DataTemp_q0           |   in|   32|   ap_memory|                     DataTemp|         array|
|DataTemp_address1     |  out|   12|   ap_memory|                     DataTemp|         array|
|DataTemp_ce1          |  out|    1|   ap_memory|                     DataTemp|         array|
|DataTemp_we1          |  out|    1|   ap_memory|                     DataTemp|         array|
|DataTemp_d1           |  out|   32|   ap_memory|                     DataTemp|         array|
|DataTemp_q1           |   in|   32|   ap_memory|                     DataTemp|         array|
|trunc_ln108_1         |   in|   12|     ap_none|                trunc_ln108_1|        scalar|
|trunc_ln8             |   in|   13|     ap_none|                    trunc_ln8|        scalar|
|m                     |   in|   20|     ap_none|                            m|        scalar|
|zext_ln19_5           |   in|   16|     ap_none|                  zext_ln19_5|        scalar|
|mod_r                 |   in|   31|     ap_none|                        mod_r|        scalar|
|zext_ln19_6           |   in|   16|     ap_none|                  zext_ln19_6|        scalar|
|zext_ln89             |   in|   31|     ap_none|                    zext_ln89|        scalar|
|zext_ln64             |   in|   31|     ap_none|                    zext_ln64|        scalar|
|twiddle_ram_address0  |  out|   13|   ap_memory|                  twiddle_ram|         array|
|twiddle_ram_ce0       |  out|    1|   ap_memory|                  twiddle_ram|         array|
|twiddle_ram_q0        |   in|   32|   ap_memory|                  twiddle_ram|         array|
+----------------------+-----+-----+------------+-----------------------------+--------------+

