#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 12 03:13:39 2016
# Process ID: 3037
# Log file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.log
# Journal file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.jou
#-----------------------------------------------------------
start_gui
open_project a.xpr
open_bd_design {/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_blk_mem_gen_0_0 design_1_clk_wiz_0_0 design_1_blk_mem_gen_1_0 design_1_fifo_generator_0_0 design_1_cameralink_to_axis_1_0 design_1_axi_bram_ctrl_0_0 design_1_homography_latest_0_0 design_1_proc_sys_reset_0_0 design_1_hls_threshold_1_0 design_1_util_reduced_logic_0_0 design_1_axi_gpio_0_0 design_1_rst_clk_wiz_1_100M_0 design_1_proc_sys_reset_1_0 design_1_axi_gpio_1_0 design_1_c_shift_ram_0_0 design_1_processing_system7_0_0 design_1_xlconstant_0_0 design_1_bram_mask_1_1 design_1_address_gen_param_0_0 design_1_c_shift_ram_1_0 design_1_axi_mem_intercon_0 design_1_line_buf_0_0 design_1_blk_mem_gen_0_1 design_1_xlconstant_1_1 design_1_axi_bram_ctrl_1_0 design_1_axis_dwidth_converter_0_0 design_1_bus_doubler_0_0 v_vid_in_axi4s_0 dw_conv_axis_dwidth_converter_0_0 dw_conv_xlconstant_0_0}]
report_ip_status -name ip_status 
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
create_run impl_4 -part xc7z030fbg676-1 -parent_run syn_no_flatten -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_4]
set_property part xc7z030fbg676-1 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_blk_mem_gen_0_0 design_1_clk_wiz_0_0 design_1_blk_mem_gen_1_0 design_1_fifo_generator_0_0 design_1_cameralink_to_axis_1_0 design_1_axi_bram_ctrl_0_0 design_1_homography_latest_0_0 design_1_proc_sys_reset_0_0 design_1_hls_threshold_1_0 design_1_util_reduced_logic_0_0 design_1_axi_gpio_0_0 design_1_rst_clk_wiz_1_100M_0 design_1_proc_sys_reset_1_0 design_1_axi_gpio_1_0 design_1_c_shift_ram_0_0 design_1_processing_system7_0_0 design_1_xlconstant_0_0 design_1_bram_mask_1_1 design_1_address_gen_param_0_0 design_1_c_shift_ram_1_0 design_1_axi_mem_intercon_0 design_1_line_buf_0_0 design_1_blk_mem_gen_0_1 design_1_xlconstant_1_1 design_1_axi_bram_ctrl_1_0 design_1_axis_dwidth_converter_0_0 design_1_bus_doubler_0_0}]
report_ip_status -name ip_status 
reset_run syn_no_flatten
launch_runs impl_4
wait_on_run impl_4
