vhdl work "C:\Users\Serefcan\Desktop\Seref\FPGA_Codes\ShiftRegister\ShiftReg.vhd"
