#
# Copyright 2018, Data61
# Commonwealth Scientific and Industrial Research Organisation (CSIRO)
# ABN 41 687 119 230.
#
# This software may be distributed and modified according to the terms of
# the GNU General Public License version 2. Note that NO WARRANTY is provided.
# See "LICENSE_GPLv2.txt" for details.
#
# @TAG(DATA61_GPL)
#

#
#
# Copyright 2016, 2017 Hesham Almatary, Data61/CSIRO <hesham.almatary@data61.csiro.au>
# Copyright 2015, 2016 Hesham Almatary <heshamelmatary@gmail.com>
#

config HAVE_ARCH_TIMER
    bool
    default y

config PT_LEVELS
    int "Number of page table levels"
    default 3
    help
        Number of page tables levels for RISC-V depends on the mode. For
        example there are: 2, 3 and 4 levels on Sv32, Sv39, Sv48 RISC-V paging
        modes respectively.

config RISCV_PAGETABLES_POOL
    int "Max number of page tables needed for mapping kernel memory"
    default 3
    help
        Max Number of page tables for kernel memory in RISC-V depends on the available memory size,
        alignments and the desired kernel mapping granularity.
