{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507600902629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507600902630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 23:01:42 2017 " "Processing started: Mon Oct  9 23:01:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507600902630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600902630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600902630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507600902829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507600902829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorFase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFase-divisaoGenerica " "Found design unit 1: divisorFase-divisaoGenerica" {  } { { "divisorFase.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/divisorFase.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911821 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFase " "Found entity 1: divisorFase" {  } { { "divisorFase.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/divisorFase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countador-divisaoSegundo " "Found design unit 1: countador-divisaoSegundo" {  } { { "countador.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/countador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911822 ""} { "Info" "ISGN_ENTITY_NAME" "1 countador " "Found entity 1: countador" {  } { { "countador.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/countador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CronoSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CronoSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CronoSM-BEHAVIOR " "Found design unit 1: CronoSM-BEHAVIOR" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911822 ""} { "Info" "ISGN_ENTITY_NAME" "1 CronoSM " "Found entity 1: CronoSM" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911823 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AlarmeSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AlarmeSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmeSM-BEHAVIOR " "Found design unit 1: AlarmeSM-BEHAVIOR" {  } { { "AlarmeSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AlarmeSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911823 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmeSM " "Found entity 1: AlarmeSM" {  } { { "AlarmeSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AlarmeSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModoSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ModoSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModoSM-BEHAVIOR " "Found design unit 1: ModoSM-BEHAVIOR" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911824 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModoSM " "Found entity 1: ModoSM" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AjusteSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AjusteSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AjusteSM-BEHAVIOR " "Found design unit 1: AjusteSM-BEHAVIOR" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911824 ""} { "Info" "ISGN_ENTITY_NAME" "1 AjusteSM " "Found entity 1: AjusteSM" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-comportamento " "Found design unit 1: relogio-comportamento" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911825 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo-behaviour " "Found design unit 1: fluxo-behaviour" {  } { { "fluxo.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/fluxo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911825 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo " "Found entity 1: fluxo" {  } { { "fluxo.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/fluxo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911826 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6-MUX_ARCH " "Found design unit 1: MUX6-MUX_ARCH" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911826 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6 " "Found entity 1: MUX6" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/SM1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911827 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/SM1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911828 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911828 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/bancoRegistradores.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911829 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507600911829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507600911874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 Relogio.vhd(16) " "VHDL Signal Declaration warning at Relogio.vhd(16): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507600911876 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 Relogio.vhd(16) " "VHDL Signal Declaration warning at Relogio.vhd(16): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507600911876 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxReset Relogio.vhd(27) " "Verilog HDL or VHDL warning at Relogio.vhd(27): object \"auxReset\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507600911877 "|Relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo fluxo:FD_rel " "Elaborating entity \"fluxo\" for hierarchy \"fluxo:FD_rel\"" {  } { { "Relogio.vhd" "FD_rel" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6 fluxo:FD_rel\|MUX6:MUX6 " "Elaborating entity \"MUX6\" for hierarchy \"fluxo:FD_rel\|MUX6:MUX6\"" {  } { { "fluxo.vhd" "MUX6" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/fluxo.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911896 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] MUX6.vhd(20) " "Inferred latch for \"SAIDA\[0\]\" at MUX6.vhd(20)" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911897 "|Relogio|fluxo:FD|MUX6:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] MUX6.vhd(20) " "Inferred latch for \"SAIDA\[1\]\" at MUX6.vhd(20)" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911897 "|Relogio|fluxo:FD|MUX6:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] MUX6.vhd(20) " "Inferred latch for \"SAIDA\[2\]\" at MUX6.vhd(20)" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911897 "|Relogio|fluxo:FD|MUX6:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] MUX6.vhd(20) " "Inferred latch for \"SAIDA\[3\]\" at MUX6.vhd(20)" {  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600911897 "|Relogio|fluxo:FD|MUX6:MUX6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxo:FD_rel\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxo:FD_rel\|ULA:ULA\"" {  } { { "fluxo.vhd" "ULA" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/fluxo.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxo:FD_rel\|registradorGenerico:REG_SEC_U " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxo:FD_rel\|registradorGenerico:REG_SEC_U\"" {  } { { "fluxo.vhd" "REG_SEC_U" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/fluxo.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "Relogio.vhd" "display0" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparador " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparador\"" {  } { { "Relogio.vhd" "comparador" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:relogio " "Elaborating entity \"SM1\" for hierarchy \"SM1:relogio\"" {  } { { "Relogio.vhd" "relogio" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CronoSM CronoSM:cronometro " "Elaborating entity \"CronoSM\" for hierarchy \"CronoSM:cronometro\"" {  } { { "Relogio.vhd" "cronometro" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AjusteSM AjusteSM:ajuste " "Elaborating entity \"AjusteSM\" for hierarchy \"AjusteSM:ajuste\"" {  } { { "Relogio.vhd" "ajuste" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModoSM ModoSM:ajuste_relogio " "Elaborating entity \"ModoSM\" for hierarchy \"ModoSM:ajuste_relogio\"" {  } { { "Relogio.vhd" "ajuste_relogio" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmeSM AlarmeSM:relogio_alarme " "Elaborating entity \"AlarmeSM\" for hierarchy \"AlarmeSM:relogio_alarme\"" {  } { { "Relogio.vhd" "relogio_alarme" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:freq A:divisaogenerica " "Elaborating entity \"divisorGenerico\" using architecture \"A:divisaogenerica\" for hierarchy \"divisorGenerico:freq\"" {  } { { "Relogio.vhd" "freq" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:freq2 A:divisaogenerica " "Elaborating entity \"divisorGenerico\" using architecture \"A:divisaogenerica\" for hierarchy \"divisorGenerico:freq2\"" {  } { { "Relogio.vhd" "freq2" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:freq3 A:divisaogenerica " "Elaborating entity \"divisorGenerico\" using architecture \"A:divisaogenerica\" for hierarchy \"divisorGenerico:freq3\"" {  } { { "Relogio.vhd" "freq3" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFase divisorFase:freq4 " "Elaborating entity \"divisorFase\" for hierarchy \"divisorFase:freq4\"" {  } { { "Relogio.vhd" "freq4" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600911927 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ModoSM:ajuste_relogio\|clockOut~0 " "Found clock multiplexer ModoSM:ajuste_relogio\|clockOut~0" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507600912072 "|relogio|ModoSM:ajuste_relogio|clockOut~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1507600912072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[0\] " "Latch fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ModoSM:ajuste_relogio\|fstate " "Ports D and ENA on the latch are fed by the same signal ModoSM:ajuste_relogio\|fstate" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[1\] " "Latch fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ModoSM:ajuste_relogio\|fstate " "Ports D and ENA on the latch are fed by the same signal ModoSM:ajuste_relogio\|fstate" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[2\] " "Latch fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ModoSM:ajuste_relogio\|fstate " "Ports D and ENA on the latch are fed by the same signal ModoSM:ajuste_relogio\|fstate" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[3\] " "Latch fluxo:FD_rel\|MUX6:MUX6\|SAIDA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ModoSM:ajuste_relogio\|fstate " "Ports D and ENA on the latch are fed by the same signal ModoSM:ajuste_relogio\|fstate" {  } { { "ModoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/ModoSM.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[0\] " "Latch fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AjusteSM:ajuste_alarme\|WideOr6 " "Ports D and ENA on the latch are fed by the same signal AjusteSM:ajuste_alarme\|WideOr6" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[2\] " "Latch fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AjusteSM:ajuste_alarme\|WideOr6 " "Ports D and ENA on the latch are fed by the same signal AjusteSM:ajuste_alarme\|WideOr6" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[1\] " "Latch fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AjusteSM:ajuste_alarme\|fstate.state5 " "Ports D and ENA on the latch are fed by the same signal AjusteSM:ajuste_alarme\|fstate.state5" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[3\] " "Latch fluxo:FD_alarme\|MUX6:MUX6\|SAIDA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AjusteSM:ajuste_alarme\|fstate.state5 " "Ports D and ENA on the latch are fed by the same signal AjusteSM:ajuste_alarme\|fstate.state5" {  } { { "AjusteSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/AjusteSM.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[0\] " "Latch fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CronoSM:cronometro\|WideOr6 " "Ports D and ENA on the latch are fed by the same signal CronoSM:cronometro\|WideOr6" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[1\] " "Latch fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CronoSM:cronometro\|fstate.state5 " "Ports D and ENA on the latch are fed by the same signal CronoSM:cronometro\|fstate.state5" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[3\] " "Latch fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CronoSM:cronometro\|fstate.state5 " "Ports D and ENA on the latch are fed by the same signal CronoSM:cronometro\|fstate.state5" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[2\] " "Latch fluxo:FD_cronometro\|MUX6:MUX6\|SAIDA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CronoSM:cronometro\|WideOr6 " "Ports D and ENA on the latch are fed by the same signal CronoSM:cronometro\|WideOr6" {  } { { "CronoSM.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/CronoSM.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507600912488 ""}  } { { "MUX6.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/MUX6.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507600912488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507600912636 "|relogio|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507600912636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507600912703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507600913440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507600913440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Relogio.vhd" "" { Text "/home/rmolines/Documents/GitHub/Rel-gio-VHDL/Relogio/Relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507600913508 "|relogio|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507600913508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507600913508 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507600913508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507600913508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507600913508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507600913516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 23:01:53 2017 " "Processing ended: Mon Oct  9 23:01:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507600913516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507600913516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507600913516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507600913516 ""}
