// Seed: 1583550676
module module_0;
  always #id_1 begin : LABEL_0
    id_2 = id_1;
  end
  assign id_1 = (id_1);
  supply1 id_3, id_4;
  wire id_5;
  assign id_1 = id_3;
  assign id_4 = -1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri0 id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_0 = id_2;
  assign id_0 = id_1 | 1;
  always disable id_6;
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
