// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new399.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new399::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new399::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new399::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new399::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new399::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new399::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new399::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new399::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new399::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_1 = "1";
const sc_lv<24> Conv1DMac_new399::ap_const_lv24_0 = "000000000000000000000000";
const sc_lv<14> Conv1DMac_new399::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new399::ap_const_lv6_0 = "000000";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_0 = "00000000";
const sc_lv<7> Conv1DMac_new399::ap_const_lv7_0 = "0000000";
const sc_lv<24> Conv1DMac_new399::ap_const_lv24_800000 = "100000000000000000000000";
const sc_lv<24> Conv1DMac_new399::ap_const_lv24_1 = "1";
const sc_lv<14> Conv1DMac_new399::ap_const_lv14_1000 = "1000000000000";
const sc_lv<12> Conv1DMac_new399::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new399::ap_const_lv5_0 = "00000";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_80 = "10000000";
const sc_lv<6> Conv1DMac_new399::ap_const_lv6_1 = "1";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_7F = "1111111";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_1 = "1";
const sc_lv<14> Conv1DMac_new399::ap_const_lv14_1 = "1";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_F = "1111";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_D2 = "11010010";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_D6 = "11010110";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_BE = "10111110";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_ED = "11101101";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_1A = "11010";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_43 = "1000011";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_B3 = "10110011";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_C6 = "11000110";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new399::ap_const_lv8_18 = "11000";
const sc_lv<32> Conv1DMac_new399::ap_const_lv32_2 = "10";

Conv1DMac_new399::Conv1DMac_new399(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights7_m_weights_V_U = new Conv1DMac_new399_Aem("weights7_m_weights_V_U");
    weights7_m_weights_V_U->clk(ap_clk);
    weights7_m_weights_V_U->reset(ap_rst);
    weights7_m_weights_V_U->address0(weights7_m_weights_V_address0);
    weights7_m_weights_V_U->ce0(weights7_m_weights_V_ce0);
    weights7_m_weights_V_U->q0(weights7_m_weights_V_q0);
    weights7_m_weights_V_1_U = new Conv1DMac_new399_Bew("weights7_m_weights_V_1_U");
    weights7_m_weights_V_1_U->clk(ap_clk);
    weights7_m_weights_V_1_U->reset(ap_rst);
    weights7_m_weights_V_1_U->address0(weights7_m_weights_V_1_address0);
    weights7_m_weights_V_1_U->ce0(weights7_m_weights_V_1_ce0);
    weights7_m_weights_V_1_U->q0(weights7_m_weights_V_1_q0);
    weights7_m_weights_V_2_U = new Conv1DMac_new399_CeG("weights7_m_weights_V_2_U");
    weights7_m_weights_V_2_U->clk(ap_clk);
    weights7_m_weights_V_2_U->reset(ap_rst);
    weights7_m_weights_V_2_U->address0(weights7_m_weights_V_2_address0);
    weights7_m_weights_V_2_U->ce0(weights7_m_weights_V_2_ce0);
    weights7_m_weights_V_2_U->q0(weights7_m_weights_V_2_q0);
    weights7_m_weights_V_3_U = new Conv1DMac_new399_DeQ("weights7_m_weights_V_3_U");
    weights7_m_weights_V_3_U->clk(ap_clk);
    weights7_m_weights_V_3_U->reset(ap_rst);
    weights7_m_weights_V_3_U->address0(weights7_m_weights_V_3_address0);
    weights7_m_weights_V_3_U->ce0(weights7_m_weights_V_3_ce0);
    weights7_m_weights_V_3_U->q0(weights7_m_weights_V_3_q0);
    computeS2_mux_325yd2_x_U49 = new computeS2_mux_325yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_U49");
    computeS2_mux_325yd2_x_U49->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_U49->din1(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din2(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din3(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din4(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din5(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din6(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din7(ap_var_for_const3);
    computeS2_mux_325yd2_x_U49->din8(ap_var_for_const3);
    computeS2_mux_325yd2_x_U49->din9(ap_var_for_const4);
    computeS2_mux_325yd2_x_U49->din10(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din11(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din12(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din13(ap_var_for_const5);
    computeS2_mux_325yd2_x_U49->din14(ap_var_for_const0);
    computeS2_mux_325yd2_x_U49->din15(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din16(ap_var_for_const6);
    computeS2_mux_325yd2_x_U49->din17(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din18(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din19(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din20(ap_var_for_const7);
    computeS2_mux_325yd2_x_U49->din21(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din22(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din23(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din24(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din25(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din26(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din27(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din28(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din29(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din30(ap_var_for_const1);
    computeS2_mux_325yd2_x_U49->din31(ap_var_for_const2);
    computeS2_mux_325yd2_x_U49->din32(nm_t_mid2_reg_1234_pp0_iter2_reg);
    computeS2_mux_325yd2_x_U49->dout(tmp_66_fu_888_p34);
    computeS2_mux_325yd2_x_U50 = new computeS2_mux_325yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_U50");
    computeS2_mux_325yd2_x_U50->din0(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din1(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din2(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din3(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din4(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din5(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din6(ap_var_for_const3);
    computeS2_mux_325yd2_x_U50->din7(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din8(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din9(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din10(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din11(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din12(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din13(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din14(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din15(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din16(ap_var_for_const8);
    computeS2_mux_325yd2_x_U50->din17(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din18(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din19(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din20(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din21(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din22(ap_var_for_const1);
    computeS2_mux_325yd2_x_U50->din23(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din24(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din25(ap_var_for_const7);
    computeS2_mux_325yd2_x_U50->din26(ap_var_for_const9);
    computeS2_mux_325yd2_x_U50->din27(ap_var_for_const7);
    computeS2_mux_325yd2_x_U50->din28(ap_var_for_const10);
    computeS2_mux_325yd2_x_U50->din29(ap_var_for_const11);
    computeS2_mux_325yd2_x_U50->din30(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din31(ap_var_for_const2);
    computeS2_mux_325yd2_x_U50->din32(nm_t_mid2_reg_1234_pp0_iter2_reg);
    computeS2_mux_325yd2_x_U50->dout(tmp_67_fu_963_p34);
    computeS2_mux_325yd2_x_U51 = new computeS2_mux_325yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_U51");
    computeS2_mux_325yd2_x_U51->din0(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din1(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din2(ap_var_for_const9);
    computeS2_mux_325yd2_x_U51->din3(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din4(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din5(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din6(ap_var_for_const12);
    computeS2_mux_325yd2_x_U51->din7(ap_var_for_const7);
    computeS2_mux_325yd2_x_U51->din8(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din9(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din10(ap_var_for_const13);
    computeS2_mux_325yd2_x_U51->din11(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din12(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din13(ap_var_for_const14);
    computeS2_mux_325yd2_x_U51->din14(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din15(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din16(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din17(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din18(ap_var_for_const15);
    computeS2_mux_325yd2_x_U51->din19(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din20(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din21(ap_var_for_const16);
    computeS2_mux_325yd2_x_U51->din22(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din23(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din24(ap_var_for_const1);
    computeS2_mux_325yd2_x_U51->din25(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din26(ap_var_for_const9);
    computeS2_mux_325yd2_x_U51->din27(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din28(ap_var_for_const17);
    computeS2_mux_325yd2_x_U51->din29(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din30(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din31(ap_var_for_const2);
    computeS2_mux_325yd2_x_U51->din32(nm_t_mid2_reg_1234_pp0_iter2_reg);
    computeS2_mux_325yd2_x_U51->dout(tmp_68_fu_1038_p34);
    computeS2_mux_325yd2_x_U52 = new computeS2_mux_325yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_U52");
    computeS2_mux_325yd2_x_U52->din0(ap_var_for_const18);
    computeS2_mux_325yd2_x_U52->din1(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din2(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din3(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din4(ap_var_for_const1);
    computeS2_mux_325yd2_x_U52->din5(ap_var_for_const4);
    computeS2_mux_325yd2_x_U52->din6(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din7(ap_var_for_const19);
    computeS2_mux_325yd2_x_U52->din8(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din9(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din10(ap_var_for_const20);
    computeS2_mux_325yd2_x_U52->din11(ap_var_for_const1);
    computeS2_mux_325yd2_x_U52->din12(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din13(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din14(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din15(ap_var_for_const9);
    computeS2_mux_325yd2_x_U52->din16(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din17(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din18(ap_var_for_const1);
    computeS2_mux_325yd2_x_U52->din19(ap_var_for_const3);
    computeS2_mux_325yd2_x_U52->din20(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din21(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din22(ap_var_for_const21);
    computeS2_mux_325yd2_x_U52->din23(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din24(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din25(ap_var_for_const9);
    computeS2_mux_325yd2_x_U52->din26(ap_var_for_const3);
    computeS2_mux_325yd2_x_U52->din27(ap_var_for_const22);
    computeS2_mux_325yd2_x_U52->din28(ap_var_for_const1);
    computeS2_mux_325yd2_x_U52->din29(ap_var_for_const23);
    computeS2_mux_325yd2_x_U52->din30(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din31(ap_var_for_const2);
    computeS2_mux_325yd2_x_U52->din32(nm_t_mid2_reg_1234_pp0_iter2_reg);
    computeS2_mux_325yd2_x_U52->dout(tmp_69_fu_1113_p34);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten4_fu_333_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten4_fu_333_p2);
    sensitive << ( indvar_flatten4_reg_257 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_345_p2);
    sensitive << ( indvar_flatten_reg_268 );
    sensitive << ( exitcond_flatten4_fu_333_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next4_fu_339_p2);
    sensitive << ( indvar_flatten4_reg_257 );

    SC_METHOD(thread_indvar_flatten_next_fu_477_p3);
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( indvar_flatten_op_fu_471_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_471_p2);
    sensitive << ( indvar_flatten_reg_268 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_806_p2);
    sensitive << ( tmp_s_reg_1286 );
    sensitive << ( tmp1_fu_800_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_825_p2);
    sensitive << ( p_Val2_75_1_reg_1301 );
    sensitive << ( tmp2_fu_819_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_844_p2);
    sensitive << ( tmp_65_reg_1316 );
    sensitive << ( tmp3_fu_838_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_863_p2);
    sensitive << ( p_Val2_75_3_reg_1331 );
    sensitive << ( tmp4_fu_857_p2 );

    SC_METHOD(thread_nm_1_fu_393_p2);
    sensitive << ( nm_mid_fu_351_p3 );

    SC_METHOD(thread_nm_mid2_fu_441_p3);
    sensitive << ( nm_mid_fu_351_p3 );
    sensitive << ( tmp_40_mid_fu_387_p2 );
    sensitive << ( nm_1_fu_393_p2 );

    SC_METHOD(thread_nm_mid_fu_351_p3);
    sensitive << ( nm_reg_279 );
    sensitive << ( exitcond_flatten_fu_345_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_433_p3);
    sensitive << ( tmp_40_mid_fu_387_p2 );
    sensitive << ( tmp_326_fu_413_p1 );
    sensitive << ( nm_t_mid_fu_367_p3 );

    SC_METHOD(thread_nm_t_mid_fu_367_p3);
    sensitive << ( tmp_fu_321_p1 );
    sensitive << ( exitcond_flatten_fu_345_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_375_p2);
    sensitive << ( exitcond_flatten_fu_345_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );
    sensitive << ( p_Val2_5_reg_1346 );
    sensitive << ( p_Val2_20_1_reg_1351 );
    sensitive << ( p_Val2_20_2_reg_1356 );
    sensitive << ( p_Val2_20_3_reg_1361 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_62_reg_1252_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_fu_496_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast_fu_496_p1);
    sensitive << ( p_08_cast_fu_496_p0 );

    SC_METHOD(thread_p_Val2_1_fu_574_p0);
    sensitive << ( weights7_m_weights_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_574_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_s_fu_492_p1 );

    SC_METHOD(thread_p_Val2_1_fu_574_p2);
    sensitive << ( p_Val2_1_fu_574_p0 );
    sensitive << ( p_Val2_1_fu_574_p1 );

    SC_METHOD(thread_p_Val2_20_1_fu_1032_p2);
    sensitive << ( macRegisters_1_V_fu_825_p2 );
    sensitive << ( tmp_67_fu_963_p34 );

    SC_METHOD(thread_p_Val2_20_2_fu_1107_p2);
    sensitive << ( macRegisters_2_V_fu_844_p2 );
    sensitive << ( tmp_68_fu_1038_p34 );

    SC_METHOD(thread_p_Val2_20_3_fu_1182_p2);
    sensitive << ( macRegisters_3_V_fu_863_p2 );
    sensitive << ( tmp_69_fu_1113_p34 );

    SC_METHOD(thread_p_Val2_2_fu_644_p0);
    sensitive << ( weights7_m_weights_V_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_644_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_496_p1 );

    SC_METHOD(thread_p_Val2_2_fu_644_p2);
    sensitive << ( p_Val2_2_fu_644_p0 );
    sensitive << ( p_Val2_2_fu_644_p1 );

    SC_METHOD(thread_p_Val2_3_fu_714_p0);
    sensitive << ( weights7_m_weights_V_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_714_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_s_fu_492_p1 );

    SC_METHOD(thread_p_Val2_3_fu_714_p2);
    sensitive << ( p_Val2_3_fu_714_p0 );
    sensitive << ( p_Val2_3_fu_714_p1 );

    SC_METHOD(thread_p_Val2_5_fu_957_p2);
    sensitive << ( macRegisters_0_V_fu_806_p2 );
    sensitive << ( tmp_66_fu_888_p34 );

    SC_METHOD(thread_p_Val2_s_fu_504_p0);
    sensitive << ( weights7_m_weights_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_504_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_496_p1 );

    SC_METHOD(thread_p_Val2_s_fu_504_p2);
    sensitive << ( p_Val2_s_fu_504_p0 );
    sensitive << ( p_Val2_s_fu_504_p1 );

    SC_METHOD(thread_p_s_fu_492_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_s_fu_492_p1);
    sensitive << ( p_s_fu_492_p0 );

    SC_METHOD(thread_qb_assign_1_1_fu_811_p2);
    sensitive << ( tmp_331_reg_1306 );
    sensitive << ( tmp_203_1_reg_1311 );

    SC_METHOD(thread_qb_assign_1_2_fu_830_p2);
    sensitive << ( tmp_334_reg_1321 );
    sensitive << ( tmp_203_2_reg_1326 );

    SC_METHOD(thread_qb_assign_1_3_fu_849_p2);
    sensitive << ( tmp_337_reg_1336 );
    sensitive << ( tmp_203_3_reg_1341 );

    SC_METHOD(thread_qb_assign_1_fu_792_p2);
    sensitive << ( tmp_328_reg_1291 );
    sensitive << ( tmp_48_reg_1296 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_465_p2);
    sensitive << ( sf_mid2_fu_405_p3 );

    SC_METHOD(thread_sf_cast1_fu_449_p1);
    sensitive << ( sf_mid2_fu_405_p3 );

    SC_METHOD(thread_sf_mid2_fu_405_p3);
    sensitive << ( sf_reg_290 );
    sensitive << ( tmp_272_fu_399_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_800_p2);
    sensitive << ( macRegisters_0_V_2_fu_176 );
    sensitive << ( tmp_49_fu_796_p1 );

    SC_METHOD(thread_tmp2_fu_819_p2);
    sensitive << ( macRegisters_1_V_2_fu_180 );
    sensitive << ( tmp_204_1_fu_815_p1 );

    SC_METHOD(thread_tmp3_fu_838_p2);
    sensitive << ( macRegisters_2_V_2_fu_184 );
    sensitive << ( tmp_204_2_fu_834_p1 );

    SC_METHOD(thread_tmp4_fu_857_p2);
    sensitive << ( macRegisters_3_V_2_fu_188 );
    sensitive << ( tmp_204_3_fu_853_p1 );

    SC_METHOD(thread_tmp_203_1_fu_634_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_53_fu_626_p3 );

    SC_METHOD(thread_tmp_203_2_fu_704_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_57_fu_696_p3 );

    SC_METHOD(thread_tmp_203_3_fu_774_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_61_fu_766_p3 );

    SC_METHOD(thread_tmp_204_1_fu_815_p1);
    sensitive << ( qb_assign_1_1_fu_811_p2 );

    SC_METHOD(thread_tmp_204_2_fu_834_p1);
    sensitive << ( qb_assign_1_2_fu_830_p2 );

    SC_METHOD(thread_tmp_204_3_fu_853_p1);
    sensitive << ( qb_assign_1_3_fu_849_p2 );

    SC_METHOD(thread_tmp_272_fu_399_p2);
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( tmp_40_mid_fu_387_p2 );

    SC_METHOD(thread_tmp_290_fu_381_p2);
    sensitive << ( sf_reg_290 );
    sensitive << ( exitcond_flatten4_fu_333_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_326_fu_413_p1);
    sensitive << ( nm_1_fu_393_p2 );

    SC_METHOD(thread_tmp_327_fu_510_p3);
    sensitive << ( p_Val2_s_fu_504_p2 );

    SC_METHOD(thread_tmp_329_fu_536_p1);
    sensitive << ( p_Val2_s_fu_504_p2 );

    SC_METHOD(thread_tmp_330_fu_580_p3);
    sensitive << ( p_Val2_1_fu_574_p2 );

    SC_METHOD(thread_tmp_332_fu_606_p1);
    sensitive << ( p_Val2_1_fu_574_p2 );

    SC_METHOD(thread_tmp_333_fu_650_p3);
    sensitive << ( p_Val2_2_fu_644_p2 );

    SC_METHOD(thread_tmp_335_fu_676_p1);
    sensitive << ( p_Val2_2_fu_644_p2 );

    SC_METHOD(thread_tmp_336_fu_720_p3);
    sensitive << ( p_Val2_3_fu_714_p2 );

    SC_METHOD(thread_tmp_338_fu_746_p1);
    sensitive << ( p_Val2_3_fu_714_p2 );

    SC_METHOD(thread_tmp_39_fu_325_p3);
    sensitive << ( tmp_fu_321_p1 );

    SC_METHOD(thread_tmp_39_mid1_fu_417_p3);
    sensitive << ( tmp_326_fu_413_p1 );

    SC_METHOD(thread_tmp_39_mid2_fu_425_p3);
    sensitive << ( tmp_40_mid_fu_387_p2 );
    sensitive << ( tmp_39_mid1_fu_417_p3 );
    sensitive << ( tmp_39_mid_fu_359_p3 );

    SC_METHOD(thread_tmp_39_mid_fu_359_p3);
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( tmp_39_fu_325_p3 );

    SC_METHOD(thread_tmp_40_mid_fu_387_p2);
    sensitive << ( tmp_290_fu_381_p2 );
    sensitive << ( not_exitcond_flatten_fu_375_p2 );

    SC_METHOD(thread_tmp_42_fu_453_p2);
    sensitive << ( sf_cast1_fu_449_p1 );
    sensitive << ( tmp_39_mid2_fu_425_p3 );

    SC_METHOD(thread_tmp_43_fu_485_p1);
    sensitive << ( tmp_42_reg_1247 );

    SC_METHOD(thread_tmp_45_fu_540_p2);
    sensitive << ( tmp_329_fu_536_p1 );
    sensitive << ( tmp_327_fu_510_p3 );

    SC_METHOD(thread_tmp_46_fu_546_p4);
    sensitive << ( p_Val2_s_fu_504_p2 );

    SC_METHOD(thread_tmp_47_fu_556_p3);
    sensitive << ( tmp_46_fu_546_p4 );
    sensitive << ( tmp_45_fu_540_p2 );

    SC_METHOD(thread_tmp_48_fu_564_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten4_reg_1225_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_47_fu_556_p3 );

    SC_METHOD(thread_tmp_49_fu_796_p1);
    sensitive << ( qb_assign_1_fu_792_p2 );

    SC_METHOD(thread_tmp_51_fu_610_p2);
    sensitive << ( tmp_332_fu_606_p1 );
    sensitive << ( tmp_330_fu_580_p3 );

    SC_METHOD(thread_tmp_52_fu_616_p4);
    sensitive << ( p_Val2_1_fu_574_p2 );

    SC_METHOD(thread_tmp_53_fu_626_p3);
    sensitive << ( tmp_52_fu_616_p4 );
    sensitive << ( tmp_51_fu_610_p2 );

    SC_METHOD(thread_tmp_55_fu_680_p2);
    sensitive << ( tmp_335_fu_676_p1 );
    sensitive << ( tmp_333_fu_650_p3 );

    SC_METHOD(thread_tmp_56_fu_686_p4);
    sensitive << ( p_Val2_2_fu_644_p2 );

    SC_METHOD(thread_tmp_57_fu_696_p3);
    sensitive << ( tmp_56_fu_686_p4 );
    sensitive << ( tmp_55_fu_680_p2 );

    SC_METHOD(thread_tmp_59_fu_750_p2);
    sensitive << ( tmp_338_fu_746_p1 );
    sensitive << ( tmp_336_fu_720_p3 );

    SC_METHOD(thread_tmp_60_fu_756_p4);
    sensitive << ( p_Val2_3_fu_714_p2 );

    SC_METHOD(thread_tmp_61_fu_766_p3);
    sensitive << ( tmp_60_fu_756_p4 );
    sensitive << ( tmp_59_fu_750_p2 );

    SC_METHOD(thread_tmp_62_fu_459_p2);
    sensitive << ( exitcond_flatten4_fu_333_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_405_p3 );

    SC_METHOD(thread_tmp_fu_321_p1);
    sensitive << ( nm_reg_279 );

    SC_METHOD(thread_weights7_m_weights_V_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_43_fu_485_p1 );

    SC_METHOD(thread_weights7_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights7_m_weights_V_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_43_fu_485_p1 );

    SC_METHOD(thread_weights7_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights7_m_weights_V_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_43_fu_485_p1 );

    SC_METHOD(thread_weights7_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights7_m_weights_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_43_fu_485_p1 );

    SC_METHOD(thread_weights7_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten4_fu_333_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new399_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights7_m_weights_V_address0, "weights7_m_weights_V_address0");
    sc_trace(mVcdFile, weights7_m_weights_V_ce0, "weights7_m_weights_V_ce0");
    sc_trace(mVcdFile, weights7_m_weights_V_q0, "weights7_m_weights_V_q0");
    sc_trace(mVcdFile, weights7_m_weights_V_1_address0, "weights7_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights7_m_weights_V_1_ce0, "weights7_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights7_m_weights_V_1_q0, "weights7_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights7_m_weights_V_2_address0, "weights7_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights7_m_weights_V_2_ce0, "weights7_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights7_m_weights_V_2_q0, "weights7_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights7_m_weights_V_3_address0, "weights7_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights7_m_weights_V_3_ce0, "weights7_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights7_m_weights_V_3_q0, "weights7_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten4_reg_1225, "exitcond_flatten4_reg_1225");
    sc_trace(mVcdFile, exitcond_flatten4_reg_1225_pp0_iter1_reg, "exitcond_flatten4_reg_1225_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_62_reg_1252, "tmp_62_reg_1252");
    sc_trace(mVcdFile, tmp_62_reg_1252_pp0_iter3_reg, "tmp_62_reg_1252_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten4_reg_257, "indvar_flatten4_reg_257");
    sc_trace(mVcdFile, indvar_flatten_reg_268, "indvar_flatten_reg_268");
    sc_trace(mVcdFile, nm_reg_279, "nm_reg_279");
    sc_trace(mVcdFile, sf_reg_290, "sf_reg_290");
    sc_trace(mVcdFile, exitcond_flatten4_fu_333_p2, "exitcond_flatten4_fu_333_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next4_fu_339_p2, "indvar_flatten_next4_fu_339_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_433_p3, "nm_t_mid2_fu_433_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1234, "nm_t_mid2_reg_1234");
    sc_trace(mVcdFile, nm_t_mid2_reg_1234_pp0_iter1_reg, "nm_t_mid2_reg_1234_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1234_pp0_iter2_reg, "nm_t_mid2_reg_1234_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_441_p3, "nm_mid2_fu_441_p3");
    sc_trace(mVcdFile, tmp_42_fu_453_p2, "tmp_42_fu_453_p2");
    sc_trace(mVcdFile, tmp_42_reg_1247, "tmp_42_reg_1247");
    sc_trace(mVcdFile, tmp_62_fu_459_p2, "tmp_62_fu_459_p2");
    sc_trace(mVcdFile, tmp_62_reg_1252_pp0_iter1_reg, "tmp_62_reg_1252_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_62_reg_1252_pp0_iter2_reg, "tmp_62_reg_1252_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_465_p2, "sf_1_fu_465_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_477_p3, "indvar_flatten_next_fu_477_p3");
    sc_trace(mVcdFile, tmp_s_reg_1286, "tmp_s_reg_1286");
    sc_trace(mVcdFile, tmp_328_reg_1291, "tmp_328_reg_1291");
    sc_trace(mVcdFile, tmp_48_fu_564_p2, "tmp_48_fu_564_p2");
    sc_trace(mVcdFile, tmp_48_reg_1296, "tmp_48_reg_1296");
    sc_trace(mVcdFile, p_Val2_75_1_reg_1301, "p_Val2_75_1_reg_1301");
    sc_trace(mVcdFile, tmp_331_reg_1306, "tmp_331_reg_1306");
    sc_trace(mVcdFile, tmp_203_1_fu_634_p2, "tmp_203_1_fu_634_p2");
    sc_trace(mVcdFile, tmp_203_1_reg_1311, "tmp_203_1_reg_1311");
    sc_trace(mVcdFile, tmp_65_reg_1316, "tmp_65_reg_1316");
    sc_trace(mVcdFile, tmp_334_reg_1321, "tmp_334_reg_1321");
    sc_trace(mVcdFile, tmp_203_2_fu_704_p2, "tmp_203_2_fu_704_p2");
    sc_trace(mVcdFile, tmp_203_2_reg_1326, "tmp_203_2_reg_1326");
    sc_trace(mVcdFile, p_Val2_75_3_reg_1331, "p_Val2_75_3_reg_1331");
    sc_trace(mVcdFile, tmp_337_reg_1336, "tmp_337_reg_1336");
    sc_trace(mVcdFile, tmp_203_3_fu_774_p2, "tmp_203_3_fu_774_p2");
    sc_trace(mVcdFile, tmp_203_3_reg_1341, "tmp_203_3_reg_1341");
    sc_trace(mVcdFile, p_Val2_5_fu_957_p2, "p_Val2_5_fu_957_p2");
    sc_trace(mVcdFile, p_Val2_5_reg_1346, "p_Val2_5_reg_1346");
    sc_trace(mVcdFile, p_Val2_20_1_fu_1032_p2, "p_Val2_20_1_fu_1032_p2");
    sc_trace(mVcdFile, p_Val2_20_1_reg_1351, "p_Val2_20_1_reg_1351");
    sc_trace(mVcdFile, p_Val2_20_2_fu_1107_p2, "p_Val2_20_2_fu_1107_p2");
    sc_trace(mVcdFile, p_Val2_20_2_reg_1356, "p_Val2_20_2_reg_1356");
    sc_trace(mVcdFile, p_Val2_20_3_fu_1182_p2, "p_Val2_20_3_fu_1182_p2");
    sc_trace(mVcdFile, p_Val2_20_3_reg_1361, "p_Val2_20_3_reg_1361");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_43_fu_485_p1, "tmp_43_fu_485_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_2_fu_176, "macRegisters_0_V_2_fu_176");
    sc_trace(mVcdFile, macRegisters_0_V_fu_806_p2, "macRegisters_0_V_fu_806_p2");
    sc_trace(mVcdFile, macRegisters_1_V_2_fu_180, "macRegisters_1_V_2_fu_180");
    sc_trace(mVcdFile, macRegisters_1_V_fu_825_p2, "macRegisters_1_V_fu_825_p2");
    sc_trace(mVcdFile, macRegisters_2_V_2_fu_184, "macRegisters_2_V_2_fu_184");
    sc_trace(mVcdFile, macRegisters_2_V_fu_844_p2, "macRegisters_2_V_fu_844_p2");
    sc_trace(mVcdFile, macRegisters_3_V_2_fu_188, "macRegisters_3_V_2_fu_188");
    sc_trace(mVcdFile, macRegisters_3_V_fu_863_p2, "macRegisters_3_V_fu_863_p2");
    sc_trace(mVcdFile, tmp_fu_321_p1, "tmp_fu_321_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_345_p2, "exitcond_flatten_fu_345_p2");
    sc_trace(mVcdFile, tmp_39_fu_325_p3, "tmp_39_fu_325_p3");
    sc_trace(mVcdFile, tmp_290_fu_381_p2, "tmp_290_fu_381_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_375_p2, "not_exitcond_flatten_fu_375_p2");
    sc_trace(mVcdFile, nm_mid_fu_351_p3, "nm_mid_fu_351_p3");
    sc_trace(mVcdFile, tmp_40_mid_fu_387_p2, "tmp_40_mid_fu_387_p2");
    sc_trace(mVcdFile, tmp_272_fu_399_p2, "tmp_272_fu_399_p2");
    sc_trace(mVcdFile, nm_1_fu_393_p2, "nm_1_fu_393_p2");
    sc_trace(mVcdFile, tmp_326_fu_413_p1, "tmp_326_fu_413_p1");
    sc_trace(mVcdFile, tmp_39_mid1_fu_417_p3, "tmp_39_mid1_fu_417_p3");
    sc_trace(mVcdFile, tmp_39_mid_fu_359_p3, "tmp_39_mid_fu_359_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_367_p3, "nm_t_mid_fu_367_p3");
    sc_trace(mVcdFile, sf_mid2_fu_405_p3, "sf_mid2_fu_405_p3");
    sc_trace(mVcdFile, sf_cast1_fu_449_p1, "sf_cast1_fu_449_p1");
    sc_trace(mVcdFile, tmp_39_mid2_fu_425_p3, "tmp_39_mid2_fu_425_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_471_p2, "indvar_flatten_op_fu_471_p2");
    sc_trace(mVcdFile, p_s_fu_492_p0, "p_s_fu_492_p0");
    sc_trace(mVcdFile, p_08_cast_fu_496_p0, "p_08_cast_fu_496_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_504_p0, "p_Val2_s_fu_504_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_504_p1, "p_Val2_s_fu_504_p1");
    sc_trace(mVcdFile, p_08_cast_fu_496_p1, "p_08_cast_fu_496_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_504_p2, "p_Val2_s_fu_504_p2");
    sc_trace(mVcdFile, tmp_329_fu_536_p1, "tmp_329_fu_536_p1");
    sc_trace(mVcdFile, tmp_327_fu_510_p3, "tmp_327_fu_510_p3");
    sc_trace(mVcdFile, tmp_46_fu_546_p4, "tmp_46_fu_546_p4");
    sc_trace(mVcdFile, tmp_45_fu_540_p2, "tmp_45_fu_540_p2");
    sc_trace(mVcdFile, tmp_47_fu_556_p3, "tmp_47_fu_556_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_574_p0, "p_Val2_1_fu_574_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_574_p1, "p_Val2_1_fu_574_p1");
    sc_trace(mVcdFile, p_s_fu_492_p1, "p_s_fu_492_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_574_p2, "p_Val2_1_fu_574_p2");
    sc_trace(mVcdFile, tmp_332_fu_606_p1, "tmp_332_fu_606_p1");
    sc_trace(mVcdFile, tmp_330_fu_580_p3, "tmp_330_fu_580_p3");
    sc_trace(mVcdFile, tmp_52_fu_616_p4, "tmp_52_fu_616_p4");
    sc_trace(mVcdFile, tmp_51_fu_610_p2, "tmp_51_fu_610_p2");
    sc_trace(mVcdFile, tmp_53_fu_626_p3, "tmp_53_fu_626_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_644_p0, "p_Val2_2_fu_644_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_644_p1, "p_Val2_2_fu_644_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_644_p2, "p_Val2_2_fu_644_p2");
    sc_trace(mVcdFile, tmp_335_fu_676_p1, "tmp_335_fu_676_p1");
    sc_trace(mVcdFile, tmp_333_fu_650_p3, "tmp_333_fu_650_p3");
    sc_trace(mVcdFile, tmp_56_fu_686_p4, "tmp_56_fu_686_p4");
    sc_trace(mVcdFile, tmp_55_fu_680_p2, "tmp_55_fu_680_p2");
    sc_trace(mVcdFile, tmp_57_fu_696_p3, "tmp_57_fu_696_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_714_p0, "p_Val2_3_fu_714_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_714_p1, "p_Val2_3_fu_714_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_714_p2, "p_Val2_3_fu_714_p2");
    sc_trace(mVcdFile, tmp_338_fu_746_p1, "tmp_338_fu_746_p1");
    sc_trace(mVcdFile, tmp_336_fu_720_p3, "tmp_336_fu_720_p3");
    sc_trace(mVcdFile, tmp_60_fu_756_p4, "tmp_60_fu_756_p4");
    sc_trace(mVcdFile, tmp_59_fu_750_p2, "tmp_59_fu_750_p2");
    sc_trace(mVcdFile, tmp_61_fu_766_p3, "tmp_61_fu_766_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_792_p2, "qb_assign_1_fu_792_p2");
    sc_trace(mVcdFile, tmp_49_fu_796_p1, "tmp_49_fu_796_p1");
    sc_trace(mVcdFile, tmp1_fu_800_p2, "tmp1_fu_800_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_811_p2, "qb_assign_1_1_fu_811_p2");
    sc_trace(mVcdFile, tmp_204_1_fu_815_p1, "tmp_204_1_fu_815_p1");
    sc_trace(mVcdFile, tmp2_fu_819_p2, "tmp2_fu_819_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_830_p2, "qb_assign_1_2_fu_830_p2");
    sc_trace(mVcdFile, tmp_204_2_fu_834_p1, "tmp_204_2_fu_834_p1");
    sc_trace(mVcdFile, tmp3_fu_838_p2, "tmp3_fu_838_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_849_p2, "qb_assign_1_3_fu_849_p2");
    sc_trace(mVcdFile, tmp_204_3_fu_853_p1, "tmp_204_3_fu_853_p1");
    sc_trace(mVcdFile, tmp4_fu_857_p2, "tmp4_fu_857_p2");
    sc_trace(mVcdFile, tmp_66_fu_888_p34, "tmp_66_fu_888_p34");
    sc_trace(mVcdFile, tmp_67_fu_963_p34, "tmp_67_fu_963_p34");
    sc_trace(mVcdFile, tmp_68_fu_1038_p34, "tmp_68_fu_1038_p34");
    sc_trace(mVcdFile, tmp_69_fu_1113_p34, "tmp_69_fu_1113_p34");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new399::~Conv1DMac_new399() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights7_m_weights_V_U;
    delete weights7_m_weights_V_1_U;
    delete weights7_m_weights_V_2_U;
    delete weights7_m_weights_V_3_U;
    delete computeS2_mux_325yd2_x_U49;
    delete computeS2_mux_325yd2_x_U50;
    delete computeS2_mux_325yd2_x_U51;
    delete computeS2_mux_325yd2_x_U52;
}

void Conv1DMac_new399::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_0;
}

void Conv1DMac_new399::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_1;
}

void Conv1DMac_new399::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_FA;
}

void Conv1DMac_new399::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_FF;
}

void Conv1DMac_new399::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_FE;
}

void Conv1DMac_new399::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_FC;
}

void Conv1DMac_new399::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_D2;
}

void Conv1DMac_new399::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_D6;
}

void Conv1DMac_new399::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_C;
}

void Conv1DMac_new399::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_FD;
}

void Conv1DMac_new399::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_BE;
}

void Conv1DMac_new399::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_F9;
}

void Conv1DMac_new399::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_22;
}

void Conv1DMac_new399::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_2;
}

void Conv1DMac_new399::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_ED;
}

void Conv1DMac_new399::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_4;
}

void Conv1DMac_new399::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_1A;
}

void Conv1DMac_new399::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_43;
}

void Conv1DMac_new399::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_B3;
}

void Conv1DMac_new399::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_C6;
}

void Conv1DMac_new399::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_F6;
}

void Conv1DMac_new399::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_12;
}

void Conv1DMac_new399::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_FB;
}

void Conv1DMac_new399::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_18;
}

void Conv1DMac_new399::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_333_p2.read()))) {
        indvar_flatten4_reg_257 = indvar_flatten_next4_fu_339_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten4_reg_257 = ap_const_lv24_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_333_p2.read()))) {
        indvar_flatten_reg_268 = indvar_flatten_next_fu_477_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_268 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_62_reg_1252_pp0_iter2_reg.read()))) {
        macRegisters_0_V_2_fu_176 = macRegisters_0_V_fu_806_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_62_reg_1252_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_2_fu_176 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_62_reg_1252_pp0_iter2_reg.read()))) {
        macRegisters_1_V_2_fu_180 = macRegisters_1_V_fu_825_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_62_reg_1252_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_2_fu_180 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_62_reg_1252_pp0_iter2_reg.read()))) {
        macRegisters_2_V_2_fu_184 = macRegisters_2_V_fu_844_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_62_reg_1252_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_2_fu_184 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_62_reg_1252_pp0_iter2_reg.read()))) {
        macRegisters_3_V_2_fu_188 = macRegisters_3_V_fu_863_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_62_reg_1252_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_2_fu_188 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_333_p2.read()))) {
        nm_reg_279 = nm_mid2_fu_441_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_279 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_333_p2.read()))) {
        sf_reg_290 = sf_1_fu_465_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_290 = ap_const_lv8_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten4_reg_1225 = exitcond_flatten4_fu_333_p2.read();
        exitcond_flatten4_reg_1225_pp0_iter1_reg = exitcond_flatten4_reg_1225.read();
        nm_t_mid2_reg_1234_pp0_iter1_reg = nm_t_mid2_reg_1234.read();
        tmp_62_reg_1252_pp0_iter1_reg = tmp_62_reg_1252.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten4_fu_333_p2.read()))) {
        nm_t_mid2_reg_1234 = nm_t_mid2_fu_433_p3.read();
        tmp_42_reg_1247 = tmp_42_fu_453_p2.read();
        tmp_62_reg_1252 = tmp_62_fu_459_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1234_pp0_iter2_reg = nm_t_mid2_reg_1234_pp0_iter1_reg.read();
        tmp_62_reg_1252_pp0_iter2_reg = tmp_62_reg_1252_pp0_iter1_reg.read();
        tmp_62_reg_1252_pp0_iter3_reg = tmp_62_reg_1252_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_62_reg_1252_pp0_iter2_reg.read()))) {
        p_Val2_20_1_reg_1351 = p_Val2_20_1_fu_1032_p2.read();
        p_Val2_20_2_reg_1356 = p_Val2_20_2_fu_1107_p2.read();
        p_Val2_20_3_reg_1361 = p_Val2_20_3_fu_1182_p2.read();
        p_Val2_5_reg_1346 = p_Val2_5_fu_957_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_Val2_75_1_reg_1301 = p_Val2_1_fu_574_p2.read().range(14, 7);
        p_Val2_75_3_reg_1331 = p_Val2_3_fu_714_p2.read().range(14, 7);
        tmp_203_1_reg_1311 = tmp_203_1_fu_634_p2.read();
        tmp_203_2_reg_1326 = tmp_203_2_fu_704_p2.read();
        tmp_203_3_reg_1341 = tmp_203_3_fu_774_p2.read();
        tmp_328_reg_1291 = p_Val2_s_fu_504_p2.read().range(6, 6);
        tmp_331_reg_1306 = p_Val2_1_fu_574_p2.read().range(6, 6);
        tmp_334_reg_1321 = p_Val2_2_fu_644_p2.read().range(6, 6);
        tmp_337_reg_1336 = p_Val2_3_fu_714_p2.read().range(6, 6);
        tmp_48_reg_1296 = tmp_48_fu_564_p2.read();
        tmp_65_reg_1316 = p_Val2_2_fu_644_p2.read().range(14, 7);
        tmp_s_reg_1286 = p_Val2_s_fu_504_p2.read().range(14, 7);
    }
}

void Conv1DMac_new399::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new399::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new399::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new399::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new399::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new399::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new399::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new399::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new399::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new399::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new399::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new399::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new399::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new399::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten4_fu_333_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new399::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new399::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new399::thread_exitcond_flatten4_fu_333_p2() {
    exitcond_flatten4_fu_333_p2 = (!indvar_flatten4_reg_257.read().is_01() || !ap_const_lv24_800000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten4_reg_257.read() == ap_const_lv24_800000);
}

void Conv1DMac_new399::thread_exitcond_flatten_fu_345_p2() {
    exitcond_flatten_fu_345_p2 = (!indvar_flatten_reg_268.read().is_01() || !ap_const_lv14_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_268.read() == ap_const_lv14_1000);
}

void Conv1DMac_new399::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new399::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten4_reg_1225_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_indvar_flatten_next4_fu_339_p2() {
    indvar_flatten_next4_fu_339_p2 = (!ap_const_lv24_1.is_01() || !indvar_flatten4_reg_257.read().is_01())? sc_lv<24>(): (sc_biguint<24>(ap_const_lv24_1) + sc_biguint<24>(indvar_flatten4_reg_257.read()));
}

void Conv1DMac_new399::thread_indvar_flatten_next_fu_477_p3() {
    indvar_flatten_next_fu_477_p3 = (!exitcond_flatten_fu_345_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_345_p2.read()[0].to_bool())? ap_const_lv14_1: indvar_flatten_op_fu_471_p2.read());
}

void Conv1DMac_new399::thread_indvar_flatten_op_fu_471_p2() {
    indvar_flatten_op_fu_471_p2 = (!indvar_flatten_reg_268.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten_reg_268.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void Conv1DMac_new399::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_macRegisters_0_V_fu_806_p2() {
    macRegisters_0_V_fu_806_p2 = (!tmp_s_reg_1286.read().is_01() || !tmp1_fu_800_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_s_reg_1286.read()) + sc_biguint<8>(tmp1_fu_800_p2.read()));
}

void Conv1DMac_new399::thread_macRegisters_1_V_fu_825_p2() {
    macRegisters_1_V_fu_825_p2 = (!p_Val2_75_1_reg_1301.read().is_01() || !tmp2_fu_819_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_75_1_reg_1301.read()) + sc_biguint<8>(tmp2_fu_819_p2.read()));
}

void Conv1DMac_new399::thread_macRegisters_2_V_fu_844_p2() {
    macRegisters_2_V_fu_844_p2 = (!tmp_65_reg_1316.read().is_01() || !tmp3_fu_838_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_65_reg_1316.read()) + sc_biguint<8>(tmp3_fu_838_p2.read()));
}

void Conv1DMac_new399::thread_macRegisters_3_V_fu_863_p2() {
    macRegisters_3_V_fu_863_p2 = (!p_Val2_75_3_reg_1331.read().is_01() || !tmp4_fu_857_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_75_3_reg_1331.read()) + sc_biguint<8>(tmp4_fu_857_p2.read()));
}

void Conv1DMac_new399::thread_nm_1_fu_393_p2() {
    nm_1_fu_393_p2 = (!ap_const_lv6_1.is_01() || !nm_mid_fu_351_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(nm_mid_fu_351_p3.read()));
}

void Conv1DMac_new399::thread_nm_mid2_fu_441_p3() {
    nm_mid2_fu_441_p3 = (!tmp_40_mid_fu_387_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_40_mid_fu_387_p2.read()[0].to_bool())? nm_1_fu_393_p2.read(): nm_mid_fu_351_p3.read());
}

void Conv1DMac_new399::thread_nm_mid_fu_351_p3() {
    nm_mid_fu_351_p3 = (!exitcond_flatten_fu_345_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_345_p2.read()[0].to_bool())? ap_const_lv6_0: nm_reg_279.read());
}

void Conv1DMac_new399::thread_nm_t_mid2_fu_433_p3() {
    nm_t_mid2_fu_433_p3 = (!tmp_40_mid_fu_387_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_40_mid_fu_387_p2.read()[0].to_bool())? tmp_326_fu_413_p1.read(): nm_t_mid_fu_367_p3.read());
}

void Conv1DMac_new399::thread_nm_t_mid_fu_367_p3() {
    nm_t_mid_fu_367_p3 = (!exitcond_flatten_fu_345_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_345_p2.read()[0].to_bool())? ap_const_lv5_0: tmp_fu_321_p1.read());
}

void Conv1DMac_new399::thread_not_exitcond_flatten_fu_375_p2() {
    not_exitcond_flatten_fu_375_p2 = (exitcond_flatten_fu_345_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new399::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new399::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_20_3_reg_1361.read(), p_Val2_20_2_reg_1356.read()), p_Val2_20_1_reg_1351.read()), p_Val2_5_reg_1346.read());
}

void Conv1DMac_new399::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_62_reg_1252_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_p_08_cast_fu_496_p0() {
    p_08_cast_fu_496_p0 = in_V_V_dout.read();
}

void Conv1DMac_new399::thread_p_08_cast_fu_496_p1() {
    p_08_cast_fu_496_p1 = esl_sext<15,8>(p_08_cast_fu_496_p0.read());
}

void Conv1DMac_new399::thread_p_Val2_1_fu_574_p0() {
    p_Val2_1_fu_574_p0 = weights7_m_weights_V_1_q0.read();
}

void Conv1DMac_new399::thread_p_Val2_1_fu_574_p1() {
    p_Val2_1_fu_574_p1 =  (sc_lv<8>) (p_s_fu_492_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_1_fu_574_p2() {
    p_Val2_1_fu_574_p2 = (!p_Val2_1_fu_574_p0.read().is_01() || !p_Val2_1_fu_574_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_1_fu_574_p0.read()) * sc_bigint<8>(p_Val2_1_fu_574_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_20_1_fu_1032_p2() {
    p_Val2_20_1_fu_1032_p2 = (!macRegisters_1_V_fu_825_p2.read().is_01() || !tmp_67_fu_963_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_825_p2.read()) + sc_biguint<8>(tmp_67_fu_963_p34.read()));
}

void Conv1DMac_new399::thread_p_Val2_20_2_fu_1107_p2() {
    p_Val2_20_2_fu_1107_p2 = (!macRegisters_2_V_fu_844_p2.read().is_01() || !tmp_68_fu_1038_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_844_p2.read()) + sc_biguint<8>(tmp_68_fu_1038_p34.read()));
}

void Conv1DMac_new399::thread_p_Val2_20_3_fu_1182_p2() {
    p_Val2_20_3_fu_1182_p2 = (!macRegisters_3_V_fu_863_p2.read().is_01() || !tmp_69_fu_1113_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_863_p2.read()) + sc_biguint<8>(tmp_69_fu_1113_p34.read()));
}

void Conv1DMac_new399::thread_p_Val2_2_fu_644_p0() {
    p_Val2_2_fu_644_p0 = weights7_m_weights_V_2_q0.read();
}

void Conv1DMac_new399::thread_p_Val2_2_fu_644_p1() {
    p_Val2_2_fu_644_p1 =  (sc_lv<8>) (p_08_cast_fu_496_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_2_fu_644_p2() {
    p_Val2_2_fu_644_p2 = (!p_Val2_2_fu_644_p0.read().is_01() || !p_Val2_2_fu_644_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_2_fu_644_p0.read()) * sc_bigint<8>(p_Val2_2_fu_644_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_3_fu_714_p0() {
    p_Val2_3_fu_714_p0 = weights7_m_weights_V_3_q0.read();
}

void Conv1DMac_new399::thread_p_Val2_3_fu_714_p1() {
    p_Val2_3_fu_714_p1 =  (sc_lv<8>) (p_s_fu_492_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_3_fu_714_p2() {
    p_Val2_3_fu_714_p2 = (!p_Val2_3_fu_714_p0.read().is_01() || !p_Val2_3_fu_714_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_3_fu_714_p0.read()) * sc_bigint<8>(p_Val2_3_fu_714_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_5_fu_957_p2() {
    p_Val2_5_fu_957_p2 = (!macRegisters_0_V_fu_806_p2.read().is_01() || !tmp_66_fu_888_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_806_p2.read()) + sc_biguint<8>(tmp_66_fu_888_p34.read()));
}

void Conv1DMac_new399::thread_p_Val2_s_fu_504_p0() {
    p_Val2_s_fu_504_p0 = weights7_m_weights_V_q0.read();
}

void Conv1DMac_new399::thread_p_Val2_s_fu_504_p1() {
    p_Val2_s_fu_504_p1 =  (sc_lv<8>) (p_08_cast_fu_496_p1.read());
}

void Conv1DMac_new399::thread_p_Val2_s_fu_504_p2() {
    p_Val2_s_fu_504_p2 = (!p_Val2_s_fu_504_p0.read().is_01() || !p_Val2_s_fu_504_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_fu_504_p0.read()) * sc_bigint<8>(p_Val2_s_fu_504_p1.read());
}

void Conv1DMac_new399::thread_p_s_fu_492_p0() {
    p_s_fu_492_p0 = in_V_V_dout.read();
}

void Conv1DMac_new399::thread_p_s_fu_492_p1() {
    p_s_fu_492_p1 = esl_sext<16,8>(p_s_fu_492_p0.read());
}

void Conv1DMac_new399::thread_qb_assign_1_1_fu_811_p2() {
    qb_assign_1_1_fu_811_p2 = (tmp_203_1_reg_1311.read() & tmp_331_reg_1306.read());
}

void Conv1DMac_new399::thread_qb_assign_1_2_fu_830_p2() {
    qb_assign_1_2_fu_830_p2 = (tmp_203_2_reg_1326.read() & tmp_334_reg_1321.read());
}

void Conv1DMac_new399::thread_qb_assign_1_3_fu_849_p2() {
    qb_assign_1_3_fu_849_p2 = (tmp_203_3_reg_1341.read() & tmp_337_reg_1336.read());
}

void Conv1DMac_new399::thread_qb_assign_1_fu_792_p2() {
    qb_assign_1_fu_792_p2 = (tmp_48_reg_1296.read() & tmp_328_reg_1291.read());
}

void Conv1DMac_new399::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new399::thread_sf_1_fu_465_p2() {
    sf_1_fu_465_p2 = (!sf_mid2_fu_405_p3.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(sf_mid2_fu_405_p3.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Conv1DMac_new399::thread_sf_cast1_fu_449_p1() {
    sf_cast1_fu_449_p1 = esl_zext<12,8>(sf_mid2_fu_405_p3.read());
}

void Conv1DMac_new399::thread_sf_mid2_fu_405_p3() {
    sf_mid2_fu_405_p3 = (!tmp_272_fu_399_p2.read()[0].is_01())? sc_lv<8>(): ((tmp_272_fu_399_p2.read()[0].to_bool())? ap_const_lv8_0: sf_reg_290.read());
}

void Conv1DMac_new399::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new399::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_tmp1_fu_800_p2() {
    tmp1_fu_800_p2 = (!tmp_49_fu_796_p1.read().is_01() || !macRegisters_0_V_2_fu_176.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_49_fu_796_p1.read()) + sc_biguint<8>(macRegisters_0_V_2_fu_176.read()));
}

void Conv1DMac_new399::thread_tmp2_fu_819_p2() {
    tmp2_fu_819_p2 = (!tmp_204_1_fu_815_p1.read().is_01() || !macRegisters_1_V_2_fu_180.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_1_fu_815_p1.read()) + sc_biguint<8>(macRegisters_1_V_2_fu_180.read()));
}

void Conv1DMac_new399::thread_tmp3_fu_838_p2() {
    tmp3_fu_838_p2 = (!tmp_204_2_fu_834_p1.read().is_01() || !macRegisters_2_V_2_fu_184.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_2_fu_834_p1.read()) + sc_biguint<8>(macRegisters_2_V_2_fu_184.read()));
}

void Conv1DMac_new399::thread_tmp4_fu_857_p2() {
    tmp4_fu_857_p2 = (!tmp_204_3_fu_853_p1.read().is_01() || !macRegisters_3_V_2_fu_188.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_3_fu_853_p1.read()) + sc_biguint<8>(macRegisters_3_V_2_fu_188.read()));
}

void Conv1DMac_new399::thread_tmp_203_1_fu_634_p2() {
    tmp_203_1_fu_634_p2 = (!tmp_53_fu_626_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_53_fu_626_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new399::thread_tmp_203_2_fu_704_p2() {
    tmp_203_2_fu_704_p2 = (!tmp_57_fu_696_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_57_fu_696_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new399::thread_tmp_203_3_fu_774_p2() {
    tmp_203_3_fu_774_p2 = (!tmp_61_fu_766_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_61_fu_766_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new399::thread_tmp_204_1_fu_815_p1() {
    tmp_204_1_fu_815_p1 = esl_zext<8,1>(qb_assign_1_1_fu_811_p2.read());
}

void Conv1DMac_new399::thread_tmp_204_2_fu_834_p1() {
    tmp_204_2_fu_834_p1 = esl_zext<8,1>(qb_assign_1_2_fu_830_p2.read());
}

void Conv1DMac_new399::thread_tmp_204_3_fu_853_p1() {
    tmp_204_3_fu_853_p1 = esl_zext<8,1>(qb_assign_1_3_fu_849_p2.read());
}

void Conv1DMac_new399::thread_tmp_272_fu_399_p2() {
    tmp_272_fu_399_p2 = (tmp_40_mid_fu_387_p2.read() | exitcond_flatten_fu_345_p2.read());
}

void Conv1DMac_new399::thread_tmp_290_fu_381_p2() {
    tmp_290_fu_381_p2 = (!sf_reg_290.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_290.read() == ap_const_lv8_80);
}

void Conv1DMac_new399::thread_tmp_326_fu_413_p1() {
    tmp_326_fu_413_p1 = nm_1_fu_393_p2.read().range(5-1, 0);
}

void Conv1DMac_new399::thread_tmp_327_fu_510_p3() {
    tmp_327_fu_510_p3 = p_Val2_s_fu_504_p2.read().range(14, 14);
}

void Conv1DMac_new399::thread_tmp_329_fu_536_p1() {
    tmp_329_fu_536_p1 = p_Val2_s_fu_504_p2.read().range(1-1, 0);
}

void Conv1DMac_new399::thread_tmp_330_fu_580_p3() {
    tmp_330_fu_580_p3 = p_Val2_1_fu_574_p2.read().range(15, 15);
}

void Conv1DMac_new399::thread_tmp_332_fu_606_p1() {
    tmp_332_fu_606_p1 = p_Val2_1_fu_574_p2.read().range(1-1, 0);
}

void Conv1DMac_new399::thread_tmp_333_fu_650_p3() {
    tmp_333_fu_650_p3 = p_Val2_2_fu_644_p2.read().range(14, 14);
}

void Conv1DMac_new399::thread_tmp_335_fu_676_p1() {
    tmp_335_fu_676_p1 = p_Val2_2_fu_644_p2.read().range(1-1, 0);
}

void Conv1DMac_new399::thread_tmp_336_fu_720_p3() {
    tmp_336_fu_720_p3 = p_Val2_3_fu_714_p2.read().range(15, 15);
}

void Conv1DMac_new399::thread_tmp_338_fu_746_p1() {
    tmp_338_fu_746_p1 = p_Val2_3_fu_714_p2.read().range(1-1, 0);
}

void Conv1DMac_new399::thread_tmp_39_fu_325_p3() {
    tmp_39_fu_325_p3 = esl_concat<5,7>(tmp_fu_321_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new399::thread_tmp_39_mid1_fu_417_p3() {
    tmp_39_mid1_fu_417_p3 = esl_concat<5,7>(tmp_326_fu_413_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new399::thread_tmp_39_mid2_fu_425_p3() {
    tmp_39_mid2_fu_425_p3 = (!tmp_40_mid_fu_387_p2.read()[0].is_01())? sc_lv<12>(): ((tmp_40_mid_fu_387_p2.read()[0].to_bool())? tmp_39_mid1_fu_417_p3.read(): tmp_39_mid_fu_359_p3.read());
}

void Conv1DMac_new399::thread_tmp_39_mid_fu_359_p3() {
    tmp_39_mid_fu_359_p3 = (!exitcond_flatten_fu_345_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_345_p2.read()[0].to_bool())? ap_const_lv12_0: tmp_39_fu_325_p3.read());
}

void Conv1DMac_new399::thread_tmp_40_mid_fu_387_p2() {
    tmp_40_mid_fu_387_p2 = (tmp_290_fu_381_p2.read() & not_exitcond_flatten_fu_375_p2.read());
}

void Conv1DMac_new399::thread_tmp_42_fu_453_p2() {
    tmp_42_fu_453_p2 = (!sf_cast1_fu_449_p1.read().is_01() || !tmp_39_mid2_fu_425_p3.read().is_01())? sc_lv<12>(): (sc_biguint<12>(sf_cast1_fu_449_p1.read()) + sc_biguint<12>(tmp_39_mid2_fu_425_p3.read()));
}

void Conv1DMac_new399::thread_tmp_43_fu_485_p1() {
    tmp_43_fu_485_p1 = esl_zext<64,12>(tmp_42_reg_1247.read());
}

void Conv1DMac_new399::thread_tmp_45_fu_540_p2() {
    tmp_45_fu_540_p2 = (tmp_329_fu_536_p1.read() | tmp_327_fu_510_p3.read());
}

void Conv1DMac_new399::thread_tmp_46_fu_546_p4() {
    tmp_46_fu_546_p4 = p_Val2_s_fu_504_p2.read().range(5, 1);
}

void Conv1DMac_new399::thread_tmp_47_fu_556_p3() {
    tmp_47_fu_556_p3 = esl_concat<5,1>(tmp_46_fu_546_p4.read(), tmp_45_fu_540_p2.read());
}

void Conv1DMac_new399::thread_tmp_48_fu_564_p2() {
    tmp_48_fu_564_p2 = (!tmp_47_fu_556_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_47_fu_556_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new399::thread_tmp_49_fu_796_p1() {
    tmp_49_fu_796_p1 = esl_zext<8,1>(qb_assign_1_fu_792_p2.read());
}

void Conv1DMac_new399::thread_tmp_51_fu_610_p2() {
    tmp_51_fu_610_p2 = (tmp_332_fu_606_p1.read() | tmp_330_fu_580_p3.read());
}

void Conv1DMac_new399::thread_tmp_52_fu_616_p4() {
    tmp_52_fu_616_p4 = p_Val2_1_fu_574_p2.read().range(5, 1);
}

void Conv1DMac_new399::thread_tmp_53_fu_626_p3() {
    tmp_53_fu_626_p3 = esl_concat<5,1>(tmp_52_fu_616_p4.read(), tmp_51_fu_610_p2.read());
}

void Conv1DMac_new399::thread_tmp_55_fu_680_p2() {
    tmp_55_fu_680_p2 = (tmp_335_fu_676_p1.read() | tmp_333_fu_650_p3.read());
}

void Conv1DMac_new399::thread_tmp_56_fu_686_p4() {
    tmp_56_fu_686_p4 = p_Val2_2_fu_644_p2.read().range(5, 1);
}

void Conv1DMac_new399::thread_tmp_57_fu_696_p3() {
    tmp_57_fu_696_p3 = esl_concat<5,1>(tmp_56_fu_686_p4.read(), tmp_55_fu_680_p2.read());
}

void Conv1DMac_new399::thread_tmp_59_fu_750_p2() {
    tmp_59_fu_750_p2 = (tmp_338_fu_746_p1.read() | tmp_336_fu_720_p3.read());
}

void Conv1DMac_new399::thread_tmp_60_fu_756_p4() {
    tmp_60_fu_756_p4 = p_Val2_3_fu_714_p2.read().range(5, 1);
}

void Conv1DMac_new399::thread_tmp_61_fu_766_p3() {
    tmp_61_fu_766_p3 = esl_concat<5,1>(tmp_60_fu_756_p4.read(), tmp_59_fu_750_p2.read());
}

void Conv1DMac_new399::thread_tmp_62_fu_459_p2() {
    tmp_62_fu_459_p2 = (!sf_mid2_fu_405_p3.read().is_01() || !ap_const_lv8_7F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_405_p3.read() == ap_const_lv8_7F);
}

void Conv1DMac_new399::thread_tmp_fu_321_p1() {
    tmp_fu_321_p1 = nm_reg_279.read().range(5-1, 0);
}

void Conv1DMac_new399::thread_weights7_m_weights_V_1_address0() {
    weights7_m_weights_V_1_address0 =  (sc_lv<12>) (tmp_43_fu_485_p1.read());
}

void Conv1DMac_new399::thread_weights7_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights7_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights7_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_weights7_m_weights_V_2_address0() {
    weights7_m_weights_V_2_address0 =  (sc_lv<12>) (tmp_43_fu_485_p1.read());
}

void Conv1DMac_new399::thread_weights7_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights7_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights7_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_weights7_m_weights_V_3_address0() {
    weights7_m_weights_V_3_address0 =  (sc_lv<12>) (tmp_43_fu_485_p1.read());
}

void Conv1DMac_new399::thread_weights7_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights7_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights7_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_weights7_m_weights_V_address0() {
    weights7_m_weights_V_address0 =  (sc_lv<12>) (tmp_43_fu_485_p1.read());
}

void Conv1DMac_new399::thread_weights7_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights7_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights7_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new399::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten4_fu_333_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten4_fu_333_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

