digraph manager_compiler_graph {
CpuStreamKernel[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="child_0" ROWSPAN="1" COLSPAN="1">child_0<BR/>clk=STREAM (100MHz)<BR/>width=32<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="child_1" ROWSPAN="1" COLSPAN="1">child_1<BR/>clk=STREAM (100MHz)<BR/>width=32<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="child_2" ROWSPAN="1" COLSPAN="1">child_2<BR/>clk=STREAM (100MHz)<BR/>width=32<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="child_3" ROWSPAN="1" COLSPAN="1">child_3<BR/>clk=STREAM (100MHz)<BR/>width=32<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : CpuStreamKernel</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="data_w" ROWSPAN="1" COLSPAN="1">data_w<BR/>clk=STREAM (100MHz)<BR/>width=32<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
CpuStreamKernel_assign -> data_w_assign[color=green headport="assignment_2" tailport="assignment_18"];
CpuStreamKernel_assign -> child_1_assign[color=green headport="assignment_5" tailport="assignment_18"];
CpuStreamKernel_assign -> child_2_assign[color=green headport="assignment_8" tailport="assignment_18"];
CpuStreamKernel_assign -> child_3_assign[color=green headport="assignment_11" tailport="assignment_18"];
CpuStreamKernel_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_18" ROWSPAN="1" COLSPAN="1">12928 : width_in_child_0=32 width_in_child_1=32 width_in_child_2=32 width_in_child_3=32 width_out_data_w=32 clk=STREAM </TD></TR></TABLE>>];
CpuStreamKernel_assign -> CpuStreamKernel[color=gray];
child_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host : child_0</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="child_0" ROWSPAN="1" COLSPAN="1">child_0<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
child_0_assign -> CpuStreamKernel_assign[color=green headport="assignment_18" tailport="assignment_21"];
child_0_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_21" ROWSPAN="1" COLSPAN="1">29056 : width=128 clk=PCIE </TD></TR></TABLE>>];
child_0_assign -> child_0[color=gray];
child_1[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host : child_1</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="child_1" ROWSPAN="1" COLSPAN="1">child_1<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
child_1_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_5" ROWSPAN="1" COLSPAN="1">0 : width=128 clk=PCIE </TD></TR></TABLE>>];
child_1_assign -> child_1[color=gray];
child_2[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host : child_2</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="child_2" ROWSPAN="1" COLSPAN="1">child_2<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
child_2_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_8" ROWSPAN="1" COLSPAN="1">0 : width=128 clk=PCIE </TD></TR></TABLE>>];
child_2_assign -> child_2[color=gray];
child_3[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host : child_3</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="child_3" ROWSPAN="1" COLSPAN="1">child_3<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
child_3_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_11" ROWSPAN="1" COLSPAN="1">0 : width=128 clk=PCIE </TD></TR></TABLE>>];
child_3_assign -> child_3[color=gray];
data_w[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="data_w" ROWSPAN="1" COLSPAN="1">data_w<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host : data_w</TD></TR></TABLE>>];
data_w_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_2" ROWSPAN="1" COLSPAN="1">0 : width=128 clk=PCIE </TD></TR></TABLE>>];
data_w_assign -> data_w[color=gray];
child_0 -> CpuStreamKernel [headport="child_0" tailport="child_0" label="{D{data:1}}"]
child_1 -> CpuStreamKernel [headport="child_1" tailport="child_1" label="{D{data:1}}"]
child_2 -> CpuStreamKernel [headport="child_2" tailport="child_2" label="{D{data:1}}"]
child_3 -> CpuStreamKernel [headport="child_3" tailport="child_3" label="{D{data:1}}"]
CpuStreamKernel -> data_w [headport="data_w" tailport="data_w" label="{D{data:1}}"]
}
