Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 03:45:28 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLOCK_r_REG503_S2
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLOCK_r_REG503_S2/CK (DFFR_X2)                          0.00       0.00 r
  CLOCK_r_REG503_S2/Q (DFFR_X2)                           0.15       0.15 r
  U20746/Z (MUX2_X1)                                      0.08       0.23 r
  U23993/Z (BUF_X2)                                       0.06       0.29 r
  U19283/ZN (NAND2_X1)                                    0.04       0.33 f
  U15690/ZN (OAI22_X1)                                    0.06       0.38 r
  U19372/ZN (XNOR2_X1)                                    0.07       0.45 r
  U14015/ZN (XNOR2_X1)                                    0.07       0.51 r
  U14014/ZN (XNOR2_X1)                                    0.07       0.58 r
  U19376/ZN (NAND2_X1)                                    0.04       0.62 f
  U24003/ZN (AND2_X2)                                     0.05       0.67 f
  U19420/S (FA_X1)                                        0.13       0.81 r
  U19464/S (FA_X1)                                        0.11       0.92 f
  U24157/Z (XOR2_X1)                                      0.07       0.99 f
  U24156/ZN (XNOR2_X1)                                    0.06       1.05 f
  DP/MULT_cr1sw1/add_3726/B[11] (iir_filter_DW01_add_4)
                                                          0.00       1.05 f
  DP/MULT_cr1sw1/add_3726/U512/ZN (NAND2_X1)              0.04       1.09 r
  DP/MULT_cr1sw1/add_3726/U522/ZN (OAI21_X1)              0.03       1.13 f
  DP/MULT_cr1sw1/add_3726/U601/ZN (AOI21_X1)              0.05       1.18 r
  DP/MULT_cr1sw1/add_3726/U545/ZN (OAI21_X1)              0.04       1.22 f
  DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D (DFFR_X1)
                                                          0.01       1.23 f
  data arrival time                                                  1.23

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


1
