// Seed: 3345280683
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wor id_5,
    input wor id_6
);
  logic id_8;
  ;
  supply1 id_9;
  assign id_9 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input tri id_8,
    output tri id_9,
    output wire id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_5,
      id_0,
      id_7,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
