// Seed: 3578789471
module module_0 ();
  wire id_1;
  wire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  module_0();
  assign id_5 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    output tri  id_3
);
  assign id_0 = id_1;
  module_0();
  assign id_0 = id_1;
  tri  id_5;
  wire id_6;
  wire id_7, id_8 = +id_5, id_9 = id_7;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
