module pipeline_halt_control(
	input [11..0] decoded_flags,
	input [4..0] decoded_rs1,
	input [4..0] decoded_rs2,
	input [4..0] decoded_rd,
	input [11:0] reg_access_flags,
	input [4..0] reg_access_rs1,
	input [4..0] reg_access_rs2,
	input [4..0] reg_access_rd,
	input [11:0] alu_flags,
	input [4..0] alu_rd,
	input [11:0] post_alu_flags,
	input [4..0] post_alu_rd,
	
	output reg decoded_latch_en,
	output reg reg_access_latch_en,
	output reg alu_latch_en,
	
);

endmodule