Analysis & Synthesis report for skeleton
Thu Dec 05 21:48:58 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated
 19. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated
 20. Source assignments for my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated
 21. Source assignments for my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |skeleton
 23. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 25. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 26. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: my_vga_controller:vga_ins
 30. Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|video_sync_generator:LTM_ins
 31. Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div1
 36. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div3
 38. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div2
 39. Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div5
 40. Parameter Settings for Inferred Entity Instance: convertNum:myconvert|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: ps2my:ps|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 43. altpll Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 46. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 47. Port Connectivity Checks: "lcd:mylcd"
 48. Port Connectivity Checks: "processor:my_processor|alu_N:plusn"
 49. Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_sub_overflow"
 50. Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_addi_overflow"
 51. Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_add_overflow"
 52. Port Connectivity Checks: "processor:my_processor|Mux_32bit:alusrc"
 53. Port Connectivity Checks: "processor:my_processor|Mux_5bit:rd_mux2"
 54. Port Connectivity Checks: "processor:my_processor|Mux_5bit:rd_mux1"
 55. Port Connectivity Checks: "processor:my_processor|Mux_5bit:s2_mux2"
 56. Port Connectivity Checks: "processor:my_processor|Mux_5bit:s1_mux2"
 57. Port Connectivity Checks: "processor:my_processor|alu_4:plus1"
 58. Port Connectivity Checks: "processor:my_processor|PC:pc_0"
 59. Port Connectivity Checks: "ps2_helper:myps2Helper"
 60. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 61. Port Connectivity Checks: "PS2_Interface:myps2"
 62. Port Connectivity Checks: "pll:div"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 05 21:48:57 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 20,733                                      ;
;     Total combinational functions  ; 19,643                                      ;
;     Dedicated logic registers      ; 2,014                                       ;
; Total registers                    ; 2014                                        ;
; Total pins                         ; 158                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,725,888                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; processor/sign_extension.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/sign_extension.v     ;         ;
; processor/regfile.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v            ;         ;
; processor/processor.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v          ;         ;
; processor/PC.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/PC.v                 ;         ;
; processor/Mux_32bit.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_32bit.v          ;         ;
; processor/Mux_5bit.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_5bit.v           ;         ;
; processor/Mux.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux.v                ;         ;
; processor/imem.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v               ;         ;
; processor/ex27_32.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/ex27_32.v            ;         ;
; processor/dmem.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v               ;         ;
; processor/divider_2.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/divider_2.v          ;         ;
; processor/dffe_ref.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dffe_ref.v           ;         ;
; processor/control_bit.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/control_bit.v        ;         ;
; processor/alu_N.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_N.v              ;         ;
; processor/alu_4.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_4.v              ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/dmem.mif                       ;         ;
; processor/alu.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu.v                ;         ;
; board_idx.mif                    ; yes             ; User Memory Initialization File        ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/board_idx.mif                  ;         ;
; board.mif                        ; yes             ; User Memory Initialization File        ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/board.mif                      ;         ;
; my_vga_controller.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v            ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v               ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v                          ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/lcd.sv                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Hexadecimal_To_Seven_Segment.v ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Command_Out.v    ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v                     ;         ;
; behav_counter.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v                ;         ;
; output_files/ps2_helper.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/ps2_helper.v      ;         ;
; convertNum.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v                   ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/pll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_bs91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_bs91.tdf         ;         ;
; imem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/imem.mif                       ;         ;
; db/altsyncram_m4i1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_m4i1.tdf         ;         ;
; db/altsyncram_rsb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_c5c1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_c5c1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_3bm.tdf          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_olh.tdf     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_ikm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_8af.tdf           ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_1jm.tdf          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_plh.tdf     ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_67f.tdf           ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_0jm.tdf          ;         ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_4jm.tdf          ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_slh.tdf     ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_c7f.tdf           ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_uim.tdf          ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_mlh.tdf     ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_07f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 20,733        ;
;                                             ;               ;
; Total combinational functions               ; 19643         ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 13216         ;
;     -- 3 input functions                    ; 4216          ;
;     -- <=2 input functions                  ; 2211          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 17897         ;
;     -- arithmetic mode                      ; 1746          ;
;                                             ;               ;
; Total registers                             ; 2014          ;
;     -- Dedicated logic registers            ; 2014          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 158           ;
; Total memory bits                           ; 2725888       ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; regfile_clock ;
; Maximum fan-out                             ; 1024          ;
; Total fan-out                               ; 81426         ;
; Average fan-out                             ; 3.64          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                    ; 19643 (12963)     ; 2014 (418)   ; 2725888     ; 0            ; 0       ; 0         ; 158  ; 0            ; |skeleton                                                                                                                                          ; skeleton                     ; work         ;
;    |ClkDividerNew:comb_4|                    ; 86 (86)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ClkDividerNew:comb_4                                                                                                                     ; ClkDividerNew                ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex3|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex3                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex4|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex4                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex5|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex5                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex6|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex6                                                                                                        ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                     ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                      ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                   ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                                   ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In| ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                 ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                           ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                         ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                 ; altpll                       ; work         ;
;    |convertNum:myconvert|                    ; 400 (32)          ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|convertNum:myconvert                                                                                                                     ; convertNum                   ; work         ;
;       |lpm_divide:Div0|                      ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|convertNum:myconvert|lpm_divide:Div0                                                                                                     ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|convertNum:myconvert|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                       ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 368 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|convertNum:myconvert|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                           ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 368 (368)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|convertNum:myconvert|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                     ; alt_u_div_47f                ; work         ;
;    |divider_2:div2|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|divider_2:div2                                                                                                                           ; divider_2                    ; work         ;
;    |divider_2:div4|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|divider_2:div4                                                                                                                           ; divider_2                    ; work         ;
;    |dmem:my_dmem|                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem                                                                                                                             ; dmem                         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component                                                                                             ; altsyncram                   ; work         ;
;          |altsyncram_m4i1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated                                                              ; altsyncram_m4i1              ; work         ;
;    |imem:my_imem|                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                                                                             ; imem                         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                                                                             ; altsyncram                   ; work         ;
;          |altsyncram_bs91:auto_generated|    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated                                                              ; altsyncram_bs91              ; work         ;
;    |lcd:mylcd|                               ; 394 (394)         ; 278 (278)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                                ; lcd                          ; work         ;
;    |lpm_divide:Div0|                         ; 194 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0                                                                                                                          ; lpm_divide                   ; work         ;
;       |lpm_divide_uim:auto_generated|        ; 194 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                                                            ; lpm_divide_uim               ; work         ;
;          |sign_div_unsign_mlh:divider|       ; 194 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                ; sign_div_unsign_mlh          ; work         ;
;             |alt_u_div_07f:divider|          ; 194 (194)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                          ; alt_u_div_07f                ; work         ;
;    |lpm_divide:Mod0|                         ; 372 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0                                                                                                                          ; lpm_divide                   ; work         ;
;       |lpm_divide_3bm:auto_generated|        ; 372 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                                            ; lpm_divide_3bm               ; work         ;
;          |sign_div_unsign_olh:divider|       ; 372 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                ; sign_div_unsign_olh          ; work         ;
;             |alt_u_div_47f:divider|          ; 372 (372)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                          ; alt_u_div_47f                ; work         ;
;    |my_vga_controller:vga_ins|               ; 2333 (683)        ; 79 (49)      ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins                                                                                                                ; my_vga_controller            ; work         ;
;       |addr2xy:myaddr|                       ; 176 (22)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|addr2xy:myaddr                                                                                                 ; addr2xy                      ; work         ;
;          |lpm_divide:Div0|                   ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0                                                                                 ; lpm_divide                   ; work         ;
;             |lpm_divide_ikm:auto_generated|  ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm               ; work         ;
;                |sign_div_unsign_anh:divider| ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh          ; work         ;
;                   |alt_u_div_8af:divider|    ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af                ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_data:img_data_inst                                                                                         ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                         ; altsyncram                   ; work         ;
;             |altsyncram_rsb1:auto_generated| ; 278 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated                          ; altsyncram_rsb1              ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated|decode_aaa:rden_decode   ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated|mux_1pb:mux2             ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_index:img_index_inst                                                                                       ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_c5c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated                        ; altsyncram_c5c1              ; work         ;
;       |lpm_divide:Div0|                      ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div0                                                                                                ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                  ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 277 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                      ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 277 (277)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div1|                      ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div1                                                                                                ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                                  ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                      ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div2|                      ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div2                                                                                                ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_0jm:auto_generated                                                                  ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                      ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 215 (215)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Div3|                      ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div3                                                                                                ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_0jm:auto_generated                                                                  ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                      ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 213 (213)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Div5|                      ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div5                                                                                                ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div5|lpm_divide_0jm:auto_generated                                                                  ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div5|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                      ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 213 (213)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|lpm_divide:Div5|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                ; alt_u_div_47f                ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|my_vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                   ; video_sync_generator         ; work         ;
;    |processor:my_processor|                  ; 855 (12)          ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                                                                                   ; processor                    ; work         ;
;       |Mux_32bit:alusrc|                     ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc                                                                                                  ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[0].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[10].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[10].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[11].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[11].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[12].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[12].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[13].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[13].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[14].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[14].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[15].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[15].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[16].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[16].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[17].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[17].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[18].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[18].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[19].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[19].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[1].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[20].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[20].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[21].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[21].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[22].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[22].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[23].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[23].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[24].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[24].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[25].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[25].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[26].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[26].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[27].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[27].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[28].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[28].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[29].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[29].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[2].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[30].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[30].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[31].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[31].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[3].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[4].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[5].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[5].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[6].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[6].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[7].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[7].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[8].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[8].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[9].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:alusrc|Mux:generate_mux[9].muxgate                                                                      ; Mux                          ; work         ;
;       |Mux_32bit:mux_JP|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP                                                                                                  ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[27].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP|Mux:generate_mux[27].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[28].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP|Mux:generate_mux[28].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[29].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP|Mux:generate_mux[29].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[30].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP|Mux:generate_mux[30].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[31].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JP|Mux:generate_mux[31].muxgate                                                                     ; Mux                          ; work         ;
;       |Mux_32bit:mux_JR|                     ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR                                                                                                  ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[0].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[10].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[10].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[11].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[11].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[12].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[12].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[13].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[13].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[14].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[14].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[15].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[15].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[16].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[16].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[17].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[17].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[18].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[18].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[19].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[19].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[1].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[20].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[20].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[21].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[21].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[22].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[22].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[23].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[23].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[24].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[24].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[25].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[25].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[26].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[26].muxgate                                                                     ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[2].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[3].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[4].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[5].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[5].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[6].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[6].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[7].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[7].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[8].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[8].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[9].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_JR|Mux:generate_mux[9].muxgate                                                                      ; Mux                          ; work         ;
;       |Mux_32bit:mux_jal|                    ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_jal                                                                                                 ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[27].muxgate|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_jal|Mux:generate_mux[27].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[28].muxgate|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_jal|Mux:generate_mux[28].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[29].muxgate|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_jal|Mux:generate_mux[29].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[30].muxgate|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_jal|Mux:generate_mux[30].muxgate                                                                    ; Mux                          ; work         ;
;       |Mux_32bit:mux_setx|                   ; 133 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx                                                                                                ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[0].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[10].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[10].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[11].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[11].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[12].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[12].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[13].muxgate|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[13].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[14].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[14].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[15].muxgate|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[15].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[16].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[16].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[17].muxgate|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[17].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[18].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[18].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[19].muxgate|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[19].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[1].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[20].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[20].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[21].muxgate|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[21].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[22].muxgate|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[22].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[23].muxgate|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[23].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[24].muxgate|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[24].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[25].muxgate|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[25].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[26].muxgate|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[26].muxgate                                                                   ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[2].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[3].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[4].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[5].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[5].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[6].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[6].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[7].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[7].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[8].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[8].muxgate                                                                    ; Mux                          ; work         ;
;          |Mux:generate_mux[9].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[9].muxgate                                                                    ; Mux                          ; work         ;
;       |Mux_32bit:mux_sub_overflow|           ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow                                                                                        ; Mux_32bit                    ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[0].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[10].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[10].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[11].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[11].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[12].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[12].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[13].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[13].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[14].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[14].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[15].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[15].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[16].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[16].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[17].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[17].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[18].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[18].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[19].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[19].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[1].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[20].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[20].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[21].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[21].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[22].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[22].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[23].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[23].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[24].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[24].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[25].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[25].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[26].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[26].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[27].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[27].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[28].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[28].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[29].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[29].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[2].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[30].muxgate|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[30].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[31].muxgate|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[31].muxgate                                                           ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[3].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[4].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[5].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[5].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[6].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[6].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[7].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[7].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[8].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[8].muxgate                                                            ; Mux                          ; work         ;
;          |Mux:generate_mux[9].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_32bit:mux_sub_overflow|Mux:generate_mux[9].muxgate                                                            ; Mux                          ; work         ;
;       |Mux_5bit:rd_mux2|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2                                                                                                  ; Mux_5bit                     ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2|Mux:generate_mux[0].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2|Mux:generate_mux[1].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2|Mux:generate_mux[2].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2|Mux:generate_mux[3].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:rd_mux2|Mux:generate_mux[4].muxgate                                                                      ; Mux                          ; work         ;
;       |Mux_5bit:s1_mux2|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2                                                                                                  ; Mux_5bit                     ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2|Mux:generate_mux[0].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2|Mux:generate_mux[1].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2|Mux:generate_mux[2].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2|Mux:generate_mux[3].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s1_mux2|Mux:generate_mux[4].muxgate                                                                      ; Mux                          ; work         ;
;       |Mux_5bit:s2_mux3|                     ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3                                                                                                  ; Mux_5bit                     ; work         ;
;          |Mux:generate_mux[0].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3|Mux:generate_mux[0].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[1].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3|Mux:generate_mux[1].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[2].muxgate|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3|Mux:generate_mux[2].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[3].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3|Mux:generate_mux[3].muxgate                                                                      ; Mux                          ; work         ;
;          |Mux:generate_mux[4].muxgate|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|Mux_5bit:s2_mux3|Mux:generate_mux[4].muxgate                                                                      ; Mux                          ; work         ;
;       |PC:pc_0|                              ; 8 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0                                                                                                           ; PC                           ; work         ;
;          |dffe_ref:generate_out[0].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[0].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[10].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[10].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[11].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[11].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[12].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[12].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[13].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[13].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[14].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[14].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[15].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[15].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[16].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[16].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[17].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[17].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[18].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[18].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[19].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[19].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[1].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[1].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[20].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[20].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[21].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[21].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[22].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[22].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[23].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[23].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[24].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[24].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[25].dffe0|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[25].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[26].dffe0|   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[26].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[27].dffe0|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[27].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[28].dffe0|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[28].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[29].dffe0|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[29].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[2].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[2].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[30].dffe0|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[30].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[31].dffe0|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[31].dffe0                                                                           ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[3].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[3].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[4].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[4].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[5].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[5].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[6].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[6].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[7].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[7].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[8].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[8].dffe0                                                                            ; dffe_ref                     ; work         ;
;          |dffe_ref:generate_out[9].dffe0|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[9].dffe0                                                                            ; dffe_ref                     ; work         ;
;       |alu:ALU_0|                            ; 434 (434)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:ALU_0                                                                                                         ; alu                          ; work         ;
;       |alu_4:plus1|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu_4:plus1                                                                                                       ; alu_4                        ; work         ;
;       |alu_N:plusn|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu_N:plusn                                                                                                       ; alu_N                        ; work         ;
;       |control_bit:all_cb|                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|control_bit:all_cb                                                                                                ; control_bit                  ; work         ;
;    |ps2my:ps|                                ; 480 (125)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2my:ps                                                                                                                                 ; ps2my                        ; work         ;
;       |lpm_divide:Div0|                      ; 355 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2my:ps|lpm_divide:Div0                                                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_4jm:auto_generated|     ; 355 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2my:ps|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                   ; lpm_divide_4jm               ; work         ;
;             |sign_div_unsign_slh:divider|    ; 355 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2my:ps|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                       ; sign_div_unsign_slh          ; work         ;
;                |alt_u_div_c7f:divider|       ; 355 (355)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2my:ps|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                 ; alt_u_div_c7f                ; work         ;
;    |regfile:my_regfile|                      ; 1453 (1453)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                                                                                       ; regfile                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------+
; Name                                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF           ;
+------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif      ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM                                       ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif      ;
; my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM         ; 307200       ; 8            ; --           ; --           ; 2457600 ; board.mif     ;
; my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; board_idx.mif ;
+------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div      ; pll.v            ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; processor/dmem.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; processor/imem.v ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; speedup[2..4]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                 ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                            ;
; regfile:my_regfile|terTypeChange[31]                                                                                                  ; Merged with regfile:my_regfile|registers[4][31]                                                             ;
; regfile:my_regfile|terTypeChange[30]                                                                                                  ; Merged with regfile:my_regfile|registers[4][30]                                                             ;
; regfile:my_regfile|terTypeChange[29]                                                                                                  ; Merged with regfile:my_regfile|registers[4][29]                                                             ;
; regfile:my_regfile|terTypeChange[28]                                                                                                  ; Merged with regfile:my_regfile|registers[4][28]                                                             ;
; regfile:my_regfile|terTypeChange[27]                                                                                                  ; Merged with regfile:my_regfile|registers[4][27]                                                             ;
; regfile:my_regfile|terTypeChange[26]                                                                                                  ; Merged with regfile:my_regfile|registers[4][26]                                                             ;
; regfile:my_regfile|terTypeChange[25]                                                                                                  ; Merged with regfile:my_regfile|registers[4][25]                                                             ;
; regfile:my_regfile|terTypeChange[24]                                                                                                  ; Merged with regfile:my_regfile|registers[4][24]                                                             ;
; regfile:my_regfile|terTypeChange[23]                                                                                                  ; Merged with regfile:my_regfile|registers[4][23]                                                             ;
; regfile:my_regfile|terTypeChange[22]                                                                                                  ; Merged with regfile:my_regfile|registers[4][22]                                                             ;
; regfile:my_regfile|terTypeChange[21]                                                                                                  ; Merged with regfile:my_regfile|registers[4][21]                                                             ;
; regfile:my_regfile|terTypeChange[20]                                                                                                  ; Merged with regfile:my_regfile|registers[4][20]                                                             ;
; regfile:my_regfile|terTypeChange[19]                                                                                                  ; Merged with regfile:my_regfile|registers[4][19]                                                             ;
; regfile:my_regfile|terTypeChange[18]                                                                                                  ; Merged with regfile:my_regfile|registers[4][18]                                                             ;
; regfile:my_regfile|terTypeChange[17]                                                                                                  ; Merged with regfile:my_regfile|registers[4][17]                                                             ;
; regfile:my_regfile|terTypeChange[16]                                                                                                  ; Merged with regfile:my_regfile|registers[4][16]                                                             ;
; regfile:my_regfile|terTypeChange[15]                                                                                                  ; Merged with regfile:my_regfile|registers[4][15]                                                             ;
; regfile:my_regfile|terTypeChange[14]                                                                                                  ; Merged with regfile:my_regfile|registers[4][14]                                                             ;
; regfile:my_regfile|terTypeChange[13]                                                                                                  ; Merged with regfile:my_regfile|registers[4][13]                                                             ;
; regfile:my_regfile|terTypeChange[12]                                                                                                  ; Merged with regfile:my_regfile|registers[4][12]                                                             ;
; regfile:my_regfile|terTypeChange[11]                                                                                                  ; Merged with regfile:my_regfile|registers[4][11]                                                             ;
; regfile:my_regfile|terTypeChange[10]                                                                                                  ; Merged with regfile:my_regfile|registers[4][10]                                                             ;
; regfile:my_regfile|terTypeChange[9]                                                                                                   ; Merged with regfile:my_regfile|registers[4][9]                                                              ;
; regfile:my_regfile|terTypeChange[8]                                                                                                   ; Merged with regfile:my_regfile|registers[4][8]                                                              ;
; regfile:my_regfile|terTypeChange[7]                                                                                                   ; Merged with regfile:my_regfile|registers[4][7]                                                              ;
; regfile:my_regfile|terTypeChange[6]                                                                                                   ; Merged with regfile:my_regfile|registers[4][6]                                                              ;
; regfile:my_regfile|terTypeChange[5]                                                                                                   ; Merged with regfile:my_regfile|registers[4][5]                                                              ;
; regfile:my_regfile|terTypeChange[4]                                                                                                   ; Merged with regfile:my_regfile|registers[4][4]                                                              ;
; regfile:my_regfile|terTypeChange[3]                                                                                                   ; Merged with regfile:my_regfile|registers[4][3]                                                              ;
; regfile:my_regfile|terTypeChange[2]                                                                                                   ; Merged with regfile:my_regfile|registers[4][2]                                                              ;
; regfile:my_regfile|terTypeChange[1]                                                                                                   ; Merged with regfile:my_regfile|registers[4][1]                                                              ;
; regfile:my_regfile|terTypeChange[0]                                                                                                   ; Merged with regfile:my_regfile|registers[4][0]                                                              ;
; regfile:my_regfile|scoreadd[31]                                                                                                       ; Merged with regfile:my_regfile|registers[2][31]                                                             ;
; regfile:my_regfile|scoreadd[30]                                                                                                       ; Merged with regfile:my_regfile|registers[2][30]                                                             ;
; regfile:my_regfile|scoreadd[29]                                                                                                       ; Merged with regfile:my_regfile|registers[2][29]                                                             ;
; regfile:my_regfile|scoreadd[28]                                                                                                       ; Merged with regfile:my_regfile|registers[2][28]                                                             ;
; regfile:my_regfile|scoreadd[27]                                                                                                       ; Merged with regfile:my_regfile|registers[2][27]                                                             ;
; regfile:my_regfile|scoreadd[26]                                                                                                       ; Merged with regfile:my_regfile|registers[2][26]                                                             ;
; regfile:my_regfile|scoreadd[25]                                                                                                       ; Merged with regfile:my_regfile|registers[2][25]                                                             ;
; regfile:my_regfile|scoreadd[24]                                                                                                       ; Merged with regfile:my_regfile|registers[2][24]                                                             ;
; regfile:my_regfile|scoreadd[23]                                                                                                       ; Merged with regfile:my_regfile|registers[2][23]                                                             ;
; regfile:my_regfile|scoreadd[22]                                                                                                       ; Merged with regfile:my_regfile|registers[2][22]                                                             ;
; regfile:my_regfile|scoreadd[21]                                                                                                       ; Merged with regfile:my_regfile|registers[2][21]                                                             ;
; regfile:my_regfile|scoreadd[20]                                                                                                       ; Merged with regfile:my_regfile|registers[2][20]                                                             ;
; regfile:my_regfile|scoreadd[19]                                                                                                       ; Merged with regfile:my_regfile|registers[2][19]                                                             ;
; regfile:my_regfile|scoreadd[18]                                                                                                       ; Merged with regfile:my_regfile|registers[2][18]                                                             ;
; regfile:my_regfile|scoreadd[17]                                                                                                       ; Merged with regfile:my_regfile|registers[2][17]                                                             ;
; regfile:my_regfile|scoreadd[16]                                                                                                       ; Merged with regfile:my_regfile|registers[2][16]                                                             ;
; regfile:my_regfile|scoreadd[15]                                                                                                       ; Merged with regfile:my_regfile|registers[2][15]                                                             ;
; regfile:my_regfile|scoreadd[14]                                                                                                       ; Merged with regfile:my_regfile|registers[2][14]                                                             ;
; regfile:my_regfile|scoreadd[13]                                                                                                       ; Merged with regfile:my_regfile|registers[2][13]                                                             ;
; regfile:my_regfile|scoreadd[12]                                                                                                       ; Merged with regfile:my_regfile|registers[2][12]                                                             ;
; regfile:my_regfile|scoreadd[11]                                                                                                       ; Merged with regfile:my_regfile|registers[2][11]                                                             ;
; regfile:my_regfile|scoreadd[10]                                                                                                       ; Merged with regfile:my_regfile|registers[2][10]                                                             ;
; regfile:my_regfile|scoreadd[9]                                                                                                        ; Merged with regfile:my_regfile|registers[2][9]                                                              ;
; regfile:my_regfile|scoreadd[8]                                                                                                        ; Merged with regfile:my_regfile|registers[2][8]                                                              ;
; regfile:my_regfile|scoreadd[7]                                                                                                        ; Merged with regfile:my_regfile|registers[2][7]                                                              ;
; regfile:my_regfile|scoreadd[6]                                                                                                        ; Merged with regfile:my_regfile|registers[2][6]                                                              ;
; regfile:my_regfile|scoreadd[5]                                                                                                        ; Merged with regfile:my_regfile|registers[2][5]                                                              ;
; regfile:my_regfile|scoreadd[4]                                                                                                        ; Merged with regfile:my_regfile|registers[2][4]                                                              ;
; regfile:my_regfile|scoreadd[3]                                                                                                        ; Merged with regfile:my_regfile|registers[2][3]                                                              ;
; regfile:my_regfile|scoreadd[2]                                                                                                        ; Merged with regfile:my_regfile|registers[2][2]                                                              ;
; regfile:my_regfile|scoreadd[1]                                                                                                        ; Merged with regfile:my_regfile|registers[2][1]                                                              ;
; regfile:my_regfile|scoreadd[0]                                                                                                        ; Merged with regfile:my_regfile|registers[2][0]                                                              ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                            ;
; convertNum:myconvert|out1[3][1]                                                                                                       ; Merged with convertNum:myconvert|out1[1][1]                                                                 ;
; convertNum:myconvert|out1[2][2]                                                                                                       ; Merged with convertNum:myconvert|out1[0][0]                                                                 ;
; convertNum:myconvert|out2[3][1]                                                                                                       ; Merged with convertNum:myconvert|out2[1][1]                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; convertNum:myconvert|out2[2][2]                                                                                                       ; Merged with convertNum:myconvert|out2[0][0]                                                                 ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                 ;
; convertNum:myconvert|out1[4][2]                                                                                                       ; Merged with convertNum:myconvert|out1[0][0]                                                                 ;
; convertNum:myconvert|out2[4][2]                                                                                                       ; Merged with convertNum:myconvert|out2[0][0]                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                 ;
; d[30,31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 259                                                                                               ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2],                                       ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2014  ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 318   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1621  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; d[7]                                    ; 1       ;
; d[9]                                    ; 1       ;
; d[10]                                   ; 1       ;
; d[12]                                   ; 1       ;
; d[15]                                   ; 1       ;
; d[19]                                   ; 1       ;
; d[20]                                   ; 1       ;
; d[23]                                   ; 1       ;
; speedup[0]                              ; 64      ;
; Total number of inverted registers = 41 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[7]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][4]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][6]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][4]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][4]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][3]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][1]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][1]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][3]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][0]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][6]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][0]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][7]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][0]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][7]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][0]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[0]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[0]                                                                                           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |skeleton|processor:my_processor|PC:pc_0|dffe_ref:generate_out[26].dffe0|q                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |skeleton|convertNum:myconvert|out1[4][2]                                                                              ;
; 32:1               ; 13 bits   ; 273 LEs       ; 78 LEs               ; 195 LEs                ; Yes        ; |skeleton|convertNum:myconvert|out2[0][1]                                                                              ;
; 32:1               ; 11 bits   ; 231 LEs       ; 66 LEs               ; 165 LEs                ; Yes        ; |skeleton|convertNum:myconvert|out1[3][2]                                                                              ;
; 17:1               ; 28 bits   ; 308 LEs       ; 28 LEs               ; 280 LEs                ; Yes        ; |skeleton|terType[16]                                                                                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |skeleton|terType[3]                                                                                                   ;
; 23:1               ; 3 bits    ; 45 LEs        ; 12 LEs               ; 33 LEs                 ; Yes        ; |skeleton|y1[4]                                                                                                        ;
; 23:1               ; 3 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |skeleton|x0[4]                                                                                                        ;
; 24:1               ; 3 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |skeleton|y2[4]                                                                                                        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |skeleton|x1[2]                                                                                                        ;
; 24:1               ; 3 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |skeleton|x2[3]                                                                                                        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |skeleton|y0[1]                                                                                                        ;
; 37:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; Yes        ; |skeleton|y1[1]                                                                                                        ;
; 37:1               ; 2 bits    ; 48 LEs        ; 22 LEs               ; 26 LEs                 ; Yes        ; |skeleton|x0[0]                                                                                                        ;
; 26:1               ; 3 bits    ; 51 LEs        ; 18 LEs               ; 33 LEs                 ; Yes        ; |skeleton|x3[4]                                                                                                        ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[6]                                                                                        ;
; 38:1               ; 2 bits    ; 50 LEs        ; 22 LEs               ; 28 LEs                 ; Yes        ; |skeleton|y2[0]                                                                                                        ;
; 38:1               ; 3 bits    ; 75 LEs        ; 36 LEs               ; 39 LEs                 ; Yes        ; |skeleton|y3[1]                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[4].muxgate|first_or                               ;
; 10:1               ; 20 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |skeleton|Mux136                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |skeleton|Mux141                                                                                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux34                                                                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux13                                                                                     ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |skeleton|Mux98                                                                                                        ;
; 35:1               ; 4 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:ALU_0|Selector21                                                                  ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:ALU_0|Selector26                                                                  ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:ALU_0|Selector28                                                                  ;
; 38:1               ; 4 bits    ; 100 LEs       ; 28 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[15].muxgate|first_or                              ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:ALU_0|Selector30                                                                  ;
; 38:1               ; 8 bits    ; 200 LEs       ; 64 LEs               ; 136 LEs                ; No         ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[17].muxgate|first_or                              ;
; 39:1               ; 3 bits    ; 78 LEs        ; 24 LEs               ; 54 LEs                 ; No         ; |skeleton|processor:my_processor|Mux_32bit:mux_setx|Mux:generate_mux[26].muxgate|first_or                              ;
; 39:1               ; 2 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|Mux_32bit:mux_jal|Mux:generate_mux[28].muxgate|first_or                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |skeleton ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 10    ; Signed Integer                                  ;
; height         ; 20    ; Signed Integer                                  ;
; block          ; 20    ; Signed Integer                                  ;
; width_score    ; 3     ; Signed Integer                                  ;
; height_score   ; 5     ; Signed Integer                                  ;
; Snew           ; 0000  ; Unsigned Binary                                 ;
; ScheckFall     ; 0001  ; Unsigned Binary                                 ;
; Sfall          ; 0010  ; Unsigned Binary                                 ;
; ScheckKey      ; 0011  ; Unsigned Binary                                 ;
; Sleft          ; 0100  ; Unsigned Binary                                 ;
; Sright         ; 0101  ; Unsigned Binary                                 ;
; Sdelete        ; 0111  ; Unsigned Binary                                 ;
; Srot           ; 1000  ; Unsigned Binary                                 ;
; ScheckOver     ; 1110  ; Unsigned Binary                                 ;
; Sover          ; 1111  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; imem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bs91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; dmem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_m4i1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_vga_controller:vga_ins ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; sq             ; 50       ; Signed Integer                             ;
; step           ; 5        ; Signed Integer                             ;
; sq_r           ; 11111111 ; Unsigned Binary                            ;
; sq_g           ; 00000000 ; Unsigned Binary                            ;
; sq_b           ; 00000000 ; Unsigned Binary                            ;
; offset_x       ; 40       ; Signed Integer                             ;
; offset_y       ; 100      ; Signed Integer                             ;
; block          ; 20       ; Signed Integer                             ;
; width          ; 10       ; Signed Integer                             ;
; height         ; 20       ; Signed Integer                             ;
; score_width    ; 3        ; Signed Integer                             ;
; score_height   ; 5        ; Signed Integer                             ;
; score_offsetx  ; 40       ; Signed Integer                             ;
; score_offsety  ; 330      ; Signed Integer                             ;
; score_offsetx2 ; 40       ; Signed Integer                             ;
; score_offsety2 ; 370      ; Signed Integer                             ;
; score_block    ; 10       ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                             ;
; hori_back      ; 144   ; Signed Integer                                                             ;
; hori_front     ; 16    ; Signed Integer                                                             ;
; vert_line      ; 525   ; Signed Integer                                                             ;
; vert_back      ; 34    ; Signed Integer                                                             ;
; vert_front     ; 11    ; Signed Integer                                                             ;
; H_sync_cycle   ; 96    ; Signed Integer                                                             ;
; V_sync_cycle   ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; board.mif            ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rsb1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; board_idx.mif        ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_c5c1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_vga_controller:vga_ins|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: convertNum:myconvert|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2my:ps|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                         ;
; LPM_WIDTHD             ; 5              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 2              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                  ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 307200                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"                                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_number ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu_N:plusn"                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt  ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_sub_overflow" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; B[1..0]  ; Input ; Info     ; Stuck at VCC                                    ;
; B[31..2] ; Input ; Info     ; Stuck at GND                                    ;
+----------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_addi_overflow" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; B[31..2] ; Input ; Info     ; Stuck at GND                                     ;
; B[1]     ; Input ; Info     ; Stuck at VCC                                     ;
; B[0]     ; Input ; Info     ; Stuck at GND                                     ;
+----------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_32bit:mux_add_overflow" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; B[31..1] ; Input ; Info     ; Stuck at GND                                    ;
; B[0]     ; Input ; Info     ; Stuck at VCC                                    ;
+----------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_32bit:alusrc"                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_5bit:rd_mux2" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; B[4..1] ; Input ; Info     ; Stuck at VCC                           ;
; B[0]    ; Input ; Info     ; Stuck at GND                           ;
+---------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_5bit:rd_mux1" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_5bit:s2_mux2" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|Mux_5bit:s1_mux2" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; B[4..1] ; Input ; Info     ; Stuck at VCC                           ;
; B[0]    ; Input ; Info     ; Stuck at GND                           ;
+---------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu_4:plus1"                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ctrl_ALUopcode       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|PC:pc_0" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_helper:myps2Helper"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; outReg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 158                         ;
; cycloneiii_ff         ; 2014                        ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 1347                        ;
;     ENA CLR           ; 236                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 37                          ;
;     SLD               ; 9                           ;
;     plain             ; 283                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 19651                       ;
;     arith             ; 1746                        ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 509                         ;
;         3 data inputs ; 1221                        ;
;     normal            ; 17905                       ;
;         0 data inputs ; 223                         ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 1400                        ;
;         3 data inputs ; 2995                        ;
;         4 data inputs ; 13216                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 79.70                       ;
; Average LUT depth     ; 26.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 05 21:47:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processor/sign_extension.v
    Info (12023): Found entity 1: sign_extension File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/sign_extension.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/shift_2_bit.v
    Info (12023): Found entity 1: shift_2_bit File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/shift_2_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file processor/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux_32bit.v
    Info (12023): Found entity 1: Mux_32bit File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux_5bit.v
    Info (12023): Found entity 1: Mux_5bit File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_5bit.v Line: 1
Warning (12090): Entity "Mux" obtained from "processor/Mux.v" instead of from Quartus Prime megafunction library File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux.v
    Info (12023): Found entity 1: Mux File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/ex27_32.v
    Info (12023): Found entity 1: ex27_32 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/ex27_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/divider_2.v
    Info (12023): Found entity 1: divider_2 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/divider_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dffe_ref.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/control_bit.v
    Info (12023): Found entity 1: control_bit File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/control_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu_n.v
    Info (12023): Found entity 1: alu_N File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_N.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu_4.v
    Info (12023): Found entity 1: alu_4 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file my_vga_controller.v
    Info (12023): Found entity 1: my_vga_controller File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 1
    Info (12023): Found entity 2: addr2xy File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 210
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Reset_Delay.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at skeleton.v(1215): ignored dangling comma in List of Port Connections File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1215
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file behav_counter.v
    Info (12023): Found entity 1: behav_counter File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v Line: 1
    Info (12023): Found entity 2: ClkDivider File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v Line: 23
    Info (12023): Found entity 3: ClkDividerNew File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/behav_counter.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ps2_helper.v
    Info (12023): Found entity 1: ps2_helper File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/ps2_helper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ps_read.v
    Info (12023): Found entity 1: ps_read File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/ps_read.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file convertnum.v
    Info (12023): Found entity 1: convertNum File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: ps2my File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(56): created implicit net for "inclock" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1140): created implicit net for "reset" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1142): created implicit net for "processor_clock" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1142
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1143): created implicit net for "imem_clock" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1143
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1144): created implicit net for "dmem_clock" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1144
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1145): created implicit net for "regfile_clock" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1145
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1244): created implicit net for "DLY_RST" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1244
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1245): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1245
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(1245): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1245
Critical Warning (10846): Verilog HDL Instantiation warning at skeleton.v(129): instance has no name File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 129
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(154): object "tsignal" assigned a value but never read File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 154
Warning (10230): Verilog HDL assignment warning at skeleton.v(186): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 186
Warning (10230): Verilog HDL assignment warning at skeleton.v(187): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 187
Warning (10230): Verilog HDL assignment warning at skeleton.v(188): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 188
Warning (10230): Verilog HDL assignment warning at skeleton.v(189): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 189
Warning (10230): Verilog HDL assignment warning at skeleton.v(200): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 200
Warning (10230): Verilog HDL assignment warning at skeleton.v(201): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 201
Warning (10230): Verilog HDL assignment warning at skeleton.v(202): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 202
Warning (10230): Verilog HDL assignment warning at skeleton.v(203): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 203
Warning (10230): Verilog HDL assignment warning at skeleton.v(214): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 214
Warning (10230): Verilog HDL assignment warning at skeleton.v(215): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 215
Warning (10230): Verilog HDL assignment warning at skeleton.v(216): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 216
Warning (10230): Verilog HDL assignment warning at skeleton.v(217): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 217
Warning (10230): Verilog HDL assignment warning at skeleton.v(228): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 228
Warning (10230): Verilog HDL assignment warning at skeleton.v(229): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 229
Warning (10230): Verilog HDL assignment warning at skeleton.v(230): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 230
Warning (10230): Verilog HDL assignment warning at skeleton.v(231): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 231
Warning (10230): Verilog HDL assignment warning at skeleton.v(242): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 242
Warning (10230): Verilog HDL assignment warning at skeleton.v(243): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 243
Warning (10230): Verilog HDL assignment warning at skeleton.v(244): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 244
Warning (10230): Verilog HDL assignment warning at skeleton.v(245): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 245
Warning (10230): Verilog HDL assignment warning at skeleton.v(256): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 256
Warning (10230): Verilog HDL assignment warning at skeleton.v(257): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 257
Warning (10230): Verilog HDL assignment warning at skeleton.v(258): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 258
Warning (10230): Verilog HDL assignment warning at skeleton.v(259): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 259
Warning (10230): Verilog HDL assignment warning at skeleton.v(270): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 270
Warning (10230): Verilog HDL assignment warning at skeleton.v(271): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 271
Warning (10230): Verilog HDL assignment warning at skeleton.v(272): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 272
Warning (10230): Verilog HDL assignment warning at skeleton.v(273): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 273
Warning (10230): Verilog HDL assignment warning at skeleton.v(284): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 284
Warning (10230): Verilog HDL assignment warning at skeleton.v(285): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 285
Warning (10230): Verilog HDL assignment warning at skeleton.v(286): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 286
Warning (10230): Verilog HDL assignment warning at skeleton.v(287): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 287
Warning (10230): Verilog HDL assignment warning at skeleton.v(298): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 298
Warning (10230): Verilog HDL assignment warning at skeleton.v(299): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 299
Warning (10230): Verilog HDL assignment warning at skeleton.v(300): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 300
Warning (10230): Verilog HDL assignment warning at skeleton.v(301): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 301
Warning (10230): Verilog HDL assignment warning at skeleton.v(312): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 312
Warning (10230): Verilog HDL assignment warning at skeleton.v(313): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 313
Warning (10230): Verilog HDL assignment warning at skeleton.v(314): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 314
Warning (10230): Verilog HDL assignment warning at skeleton.v(315): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 315
Warning (10230): Verilog HDL assignment warning at skeleton.v(326): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 326
Warning (10230): Verilog HDL assignment warning at skeleton.v(327): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 327
Warning (10230): Verilog HDL assignment warning at skeleton.v(328): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 328
Warning (10230): Verilog HDL assignment warning at skeleton.v(329): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 329
Warning (10230): Verilog HDL assignment warning at skeleton.v(340): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 340
Warning (10230): Verilog HDL assignment warning at skeleton.v(341): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 341
Warning (10230): Verilog HDL assignment warning at skeleton.v(342): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 342
Warning (10230): Verilog HDL assignment warning at skeleton.v(343): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 343
Warning (10230): Verilog HDL assignment warning at skeleton.v(354): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 354
Warning (10230): Verilog HDL assignment warning at skeleton.v(355): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 355
Warning (10230): Verilog HDL assignment warning at skeleton.v(356): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 356
Warning (10230): Verilog HDL assignment warning at skeleton.v(357): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 357
Warning (10762): Verilog HDL Case Statement warning at skeleton.v(367): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 367
Warning (10762): Verilog HDL Case Statement warning at skeleton.v(473): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 473
Warning (10762): Verilog HDL Case Statement warning at skeleton.v(582): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 582
Warning (10762): Verilog HDL Case Statement warning at skeleton.v(702): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 702
Warning (10230): Verilog HDL assignment warning at skeleton.v(816): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 816
Warning (10230): Verilog HDL assignment warning at skeleton.v(817): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 817
Warning (10230): Verilog HDL assignment warning at skeleton.v(818): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 818
Warning (10230): Verilog HDL assignment warning at skeleton.v(819): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 819
Warning (10230): Verilog HDL assignment warning at skeleton.v(832): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 832
Warning (10230): Verilog HDL assignment warning at skeleton.v(833): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 833
Warning (10230): Verilog HDL assignment warning at skeleton.v(834): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 834
Warning (10230): Verilog HDL assignment warning at skeleton.v(835): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 835
Warning (10230): Verilog HDL assignment warning at skeleton.v(848): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 848
Warning (10230): Verilog HDL assignment warning at skeleton.v(849): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 849
Warning (10230): Verilog HDL assignment warning at skeleton.v(850): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 850
Warning (10230): Verilog HDL assignment warning at skeleton.v(851): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 851
Warning (10230): Verilog HDL assignment warning at skeleton.v(860): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 860
Warning (10230): Verilog HDL assignment warning at skeleton.v(862): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 862
Warning (10230): Verilog HDL assignment warning at skeleton.v(866): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 866
Warning (10230): Verilog HDL assignment warning at skeleton.v(872): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 872
Warning (10230): Verilog HDL assignment warning at skeleton.v(874): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 874
Warning (10230): Verilog HDL assignment warning at skeleton.v(885): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 885
Warning (10230): Verilog HDL assignment warning at skeleton.v(896): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 896
Warning (10230): Verilog HDL assignment warning at skeleton.v(895): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 895
Warning (10230): Verilog HDL assignment warning at skeleton.v(912): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 912
Warning (10230): Verilog HDL assignment warning at skeleton.v(914): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 914
Warning (10230): Verilog HDL assignment warning at skeleton.v(915): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 915
Warning (10230): Verilog HDL assignment warning at skeleton.v(916): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 916
Warning (10230): Verilog HDL assignment warning at skeleton.v(930): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 930
Warning (10230): Verilog HDL assignment warning at skeleton.v(931): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 931
Warning (10230): Verilog HDL assignment warning at skeleton.v(932): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 932
Warning (10230): Verilog HDL assignment warning at skeleton.v(933): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 933
Warning (10230): Verilog HDL assignment warning at skeleton.v(934): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 934
Warning (10230): Verilog HDL assignment warning at skeleton.v(946): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 946
Warning (10230): Verilog HDL assignment warning at skeleton.v(947): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 947
Warning (10230): Verilog HDL assignment warning at skeleton.v(948): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 948
Warning (10230): Verilog HDL assignment warning at skeleton.v(966): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 966
Warning (10230): Verilog HDL assignment warning at skeleton.v(967): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 967
Warning (10230): Verilog HDL assignment warning at skeleton.v(968): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 968
Warning (10230): Verilog HDL assignment warning at skeleton.v(981): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 981
Warning (10230): Verilog HDL assignment warning at skeleton.v(983): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 983
Warning (10230): Verilog HDL assignment warning at skeleton.v(984): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 984
Warning (10230): Verilog HDL assignment warning at skeleton.v(985): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 985
Warning (10230): Verilog HDL assignment warning at skeleton.v(1005): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1005
Warning (10230): Verilog HDL assignment warning at skeleton.v(1006): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1006
Warning (10230): Verilog HDL assignment warning at skeleton.v(1007): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1007
Warning (10230): Verilog HDL assignment warning at skeleton.v(1025): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1025
Warning (10230): Verilog HDL assignment warning at skeleton.v(1026): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1026
Warning (10230): Verilog HDL assignment warning at skeleton.v(1027): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1027
Warning (10230): Verilog HDL assignment warning at skeleton.v(1045): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1045
Warning (10230): Verilog HDL assignment warning at skeleton.v(1049): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1049
Warning (10230): Verilog HDL assignment warning at skeleton.v(1050): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1050
Warning (10230): Verilog HDL assignment warning at skeleton.v(1066): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1066
Warning (10230): Verilog HDL assignment warning at skeleton.v(1067): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1067
Warning (10230): Verilog HDL assignment warning at skeleton.v(1069): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1069
Warning (10230): Verilog HDL assignment warning at skeleton.v(1083): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1083
Warning (10230): Verilog HDL assignment warning at skeleton.v(1096): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1096
Warning (10230): Verilog HDL assignment warning at skeleton.v(1098): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1098
Warning (10230): Verilog HDL assignment warning at skeleton.v(1100): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1100
Warning (10230): Verilog HDL assignment warning at skeleton.v(1113): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1113
Warning (10762): Verilog HDL Case Statement warning at skeleton.v(907): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 907
Warning (10034): Output port "debug_data_in" at skeleton.v(40) has no driver File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
Warning (10034): Output port "debug_addr" at skeleton.v(41) has no driver File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
Warning (10034): Output port "seg7" at skeleton.v(39) has no driver File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
Warning (10034): Output port "seg8" at skeleton.v(39) has no driver File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
Warning (10034): Output port "VGA_SYNC" at skeleton.v(26) has no driver File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 26
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 56
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 109
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "ps2_helper" for hierarchy "ps2_helper:myps2Helper" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 110
Info (12128): Elaborating entity "convertNum" for hierarchy "convertNum:myconvert" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 116
Warning (10230): Verilog HDL assignment warning at convertNum.v(12): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 12
Warning (10230): Verilog HDL assignment warning at convertNum.v(85): truncated value with size 32 to match size of target (5) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 85
Info (12128): Elaborating entity "ClkDividerNew" for hierarchy "ClkDividerNew:comb_4" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 129
Info (12128): Elaborating entity "ps2my" for hierarchy "ps2my:ps" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 133
Warning (10230): Verilog HDL assignment warning at debounce.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 15
Warning (10230): Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (4) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 18
Info (12128): Elaborating entity "divider_2" for hierarchy "divider_2:div2" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1153
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf
    Info (12023): Found entity 1: altsyncram_bs91 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_bs91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bs91" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1165
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf
    Info (12023): Found entity 1: altsyncram_m4i1 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_m4i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4i1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1188
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1215
Info (12128): Elaborating entity "PC" for hierarchy "processor:my_processor|PC:pc_0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 107
Info (12128): Elaborating entity "dffe_ref" for hierarchy "processor:my_processor|PC:pc_0|dffe_ref:generate_out[0].dffe0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/PC.v Line: 10
Info (12128): Elaborating entity "alu_4" for hierarchy "processor:my_processor|alu_4:plus1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 109
Warning (10270): Verilog HDL Case Statement warning at alu_4.v(25): incomplete case statement has no default case item File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_4.v Line: 25
Info (12128): Elaborating entity "control_bit" for hierarchy "processor:my_processor|control_bit:all_cb" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 114
Info (12128): Elaborating entity "Mux_5bit" for hierarchy "processor:my_processor|Mux_5bit:s1_mux1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 115
Info (12128): Elaborating entity "Mux" for hierarchy "processor:my_processor|Mux_5bit:s1_mux1|Mux:generate_mux[0].muxgate" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/Mux_5bit.v Line: 8
Info (12128): Elaborating entity "sign_extension" for hierarchy "processor:my_processor|sign_extension:sx" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 130
Info (12128): Elaborating entity "Mux_32bit" for hierarchy "processor:my_processor|Mux_32bit:alusrc" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 132
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:ALU_0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 134
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu.v Line: 25
Info (12128): Elaborating entity "ex27_32" for hierarchy "processor:my_processor|ex27_32:t32" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 141
Info (12128): Elaborating entity "alu_N" for hierarchy "processor:my_processor|alu_N:plusn" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/processor.v Line: 152
Warning (10270): Verilog HDL Case Statement warning at alu_N.v(25): incomplete case statement has no default case item File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/alu_N.v Line: 25
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1225
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1228
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1244
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1245
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "my_vga_controller" for hierarchy "my_vga_controller:vga_ins" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1256
Warning (10036): Verilog HDL or VHDL warning at my_vga_controller.v(50): object "x" assigned a value but never read File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at my_vga_controller.v(50): object "y" assigned a value but never read File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 50
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(73): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 73
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(118): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 118
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(119): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 119
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(121): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 121
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(122): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 122
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(144): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 144
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(145): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 145
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(147): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 147
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(148): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 148
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(170): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 170
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(171): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 171
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(173): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 173
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(174): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 174
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "my_vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 63
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "my_vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v Line: 81
Info (12133): Instantiated megafunction "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "board.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rsb1.tdf
    Info (12023): Found entity 1: altsyncram_rsb1 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_rsb1" for hierarchy "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "my_vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_rsb1:auto_generated|mux_1pb:mux2" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_rsb1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "my_vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v Line: 82
Info (12133): Instantiated megafunction "my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "board_idx.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf
    Info (12023): Found entity 1: altsyncram_c5c1 File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/altsyncram_c5c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c5c1" for hierarchy "my_vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "addr2xy" for hierarchy "my_vga_controller:vga_ins|addr2xy:myaddr" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 109
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(214): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 214
Warning (10230): Verilog HDL assignment warning at my_vga_controller.v(215): truncated value with size 32 to match size of target (19) File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 215
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 1140
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/pll_altpll.v Line: 78
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[31]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[30]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[29]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[28]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[27]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[26]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[25]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[24]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[23]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[22]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[21]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[20]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[19]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[18]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[17]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[16]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[15]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[14]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[13]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[12]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[11]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[10]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[9]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[8]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[7]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[6]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[5]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[4]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[3]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[2]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[1]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegA[0]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[31]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[30]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[29]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[28]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[27]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[26]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[25]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[24]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[23]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[22]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[21]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[20]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[19]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[18]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[17]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[16]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[15]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[14]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[13]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[12]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[11]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[10]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[9]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[8]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[7]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[6]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[5]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[4]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[3]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[2]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[1]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[0]" feeding internal logic into a wire File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/processor/regfile.v Line: 17
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 174
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|addr2xy:myaddr|Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|Div1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 119
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|Div3" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|Div2" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "my_vga_controller:vga_ins|Div5" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "convertNum:myconvert|Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ps2my:ps|Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 139
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 174
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 174
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 214
Info (12133): Instantiated megafunction "my_vga_controller:vga_ins|addr2xy:myaddr|lpm_divide:Div0" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 214
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_ikm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_8af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "my_vga_controller:vga_ins|lpm_divide:Div1" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 119
Info (12133): Instantiated megafunction "my_vga_controller:vga_ins|lpm_divide:Div1" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 119
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_1jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_67f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "my_vga_controller:vga_ins|lpm_divide:Div3" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 145
Info (12133): Instantiated megafunction "my_vga_controller:vga_ins|lpm_divide:Div3" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/my_vga_controller.v Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_0jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "convertNum:myconvert|lpm_divide:Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 12
Info (12133): Instantiated megafunction "convertNum:myconvert|lpm_divide:Div0" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/convertNum.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ps2my:ps|lpm_divide:Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 19
Info (12133): Instantiated megafunction "ps2my:ps|lpm_divide:Div0" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/debounce.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_4jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_c7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 139
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 139
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_07f.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 41
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 37
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 37
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 37
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg7[6]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "seg8[6]" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 39
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "my_vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_29_result_int[0]~10" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_67f.tdf Line: 137
    Info (17048): Logic cell "my_vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf Line: 137
    Info (17048): Logic cell "my_vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/db/alt_u_div_47f.tdf Line: 147
Info (144001): Generated suppressed messages file C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rot" File: C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/skeleton.v Line: 45
Info (21057): Implemented 21406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 151 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 20855 logic cells
    Info (21064): Implemented 392 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 309 warnings
    Info: Peak virtual memory: 5199 megabytes
    Info: Processing ended: Thu Dec 05 21:48:58 2019
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Haimeng Zhang/Desktop/xuanzhuanluanshi/myTer/myTer/output_files/skeleton.map.smsg.


