;redcode
;assert 1
	SPL 9427, @9094
	MOV 9427, <-93
	SPL 1, <3020
	SPL 1, @3020
	MOV 9327, <-94
	SPL 1, @3020
	ADD 9427, <-193
	MOV 9427, <9094
	SPL 1, @3020
	MOV 9427, <-93
	ADD 9427, <-193
	SPL 1, @3020
	ADD -9428, <-193
	ADD 9427, <-193
	MOV 9327, <-94
	ADD 9427, <-193
	SPL 9427, @9094
	SPL 1, <3020
	SPL 1, @3020
	ADD 9427, <-193
	JMZ 1, @3020
	SPL 1, @3020
	ADD -9428, <-193
	ADD 9427, <-193
	ADD -9428, <-193
	MOV 9427, <-93
	SPL 1, @3020
	ADD -9428, <-193
	ADD 9427, <-193
	JMZ 1, @3020
	SPL 1, @3020
	MOV 9447, <-93
	ADD -9422, @-8483
	MOV 9427, <-93
	SPL -1, <3020
	ADD 9422, @-1083
	SPL 1, @3020
	SPL 9427, @9094
	MOV 9427, <-93
	SPL 1, <3020
	SPL 1, @3020
	MOV 9427, <-93
	SPL 1, <3020
	SPL 1, @3020
	ADD -9428, <-193
	SPL -1, <3020
	ADD 9427, <-193
	JMZ 1, @3020
	ADD 9422, @-1083
	SPL 1, @3020
	ADD -9428, <-193
	DJN -1, <-3036
