<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Power-Plan on Physical Design Interview Guide</title>
    <link>http://localhost:1313/categories/power-plan/</link>
    <description>Recent content in Power-Plan on Physical Design Interview Guide</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 22 Aug 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/categories/power-plan/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>What is a via pillar? What is need of it?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-via-pillar-what-is-need-of-it/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-via-pillar-what-is-need-of-it/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Via&#xA;Pillar:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A structure used in advanced process nodes (like FinFET nodes) to&#xA;create a lower-resistance vertical connection between metal layers compared to&#xA;traditional single vias or via arrays. It typically consists of:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Difference between Static and Dynamic power. How can dynamic power be fixed/reduced?</title>
      <link>http://localhost:1313/posts/2025-08-20-difference-between-static-and-dynamic/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-difference-between-static-and-dynamic/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Static&#xA;Power:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Power consumed when the circuit is powered ON but &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;not&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;actively switching. It&#39;s primarily due to leakage currents flowing through&#xA;transistors that are supposed to be OFF.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do we do power recovery (other than VT swapping)?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-we-do-power-recovery-other-than/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-we-do-power-recovery-other-than/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list -17.7pt 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Cell&#xA;Sizing / (Downsizing):&lt;/b&gt; Replace cells on non-critical timing paths with&#xA;smaller drive-strength variants (e.g., X4 -&amp;gt; X2 -&amp;gt; X1).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list -17.7pt 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Removing&#xA;unnecessary buf/inverters:&lt;/b&gt; If added on short nets, may not be really&#xA;required and can be deleted.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you create a voltage area in floorplan? What is the difference between a voltage domain and a power domain?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-create-voltage-area-in/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-create-voltage-area-in/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Creating&#xA;a Voltage Area (Physical Implementation):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A voltage area is a &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;physical&#xA;region&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; on the chip floorplan designated to contain logic operating at a&#xA;specific voltage level different from other regions, or logic that can be&#xA;power-gated:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you do power planning? Which power plan strategies do you follow? Command used for power plan?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-do-power-planning/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-do-power-planning/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Requirement Analysis:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Understand the&#xA;power consumption estimate of the design (static and dynamic), voltage levels&#xA;required, number of power domains, IR drop targets, and EM limits.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to decide power domain area?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-decide-power-domain-area/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-decide-power-domain-area/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Logical Grouping (UPF &lt;/b&gt;create_power_domain&#xA;-elements&lt;b&gt;):&lt;/b&gt; All instances specified as elements of a power domain&#xA;ideally need to be placed together physically.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Area Estimation:&lt;/b&gt; Estimate the total area&#xA;required for all the standard cells and macros belonging to the power domain. Add&#xA;margin for internal routing, CTS buffers, and special cells (power switches,&#xA;isolation cells often placed at the boundary).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Up to what layer do you drop vias to macros and why? Why might via dropping be restricted differently for different macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-up-to-what-layer-do-you-drop-vias-to/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-up-to-what-layer-do-you-drop-vias-to/</guid>
      <description>&lt;p&gt;Based on, on which layer macros&#xA;has pins, we can drop via on top of that layer or do direct connection on pin&#xA;layer. Different macros may have different internal structure and hence pins at&#xA;different layers.&lt;/p&gt;</description>
    </item>
    <item>
      <title>What challenges in power planning for 7nm and advanced nodes?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-challenges-in-power-planning-for/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-challenges-in-power-planning-for/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Increased Resistance:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Interconnect wires&#xA;become thinner and taller (to try and mitigate R increase, but R still&#xA;dominates over C). Via resistance also increases dramatically. This makes the&#xA;power grid inherently more resistive, leading to higher IR drop (V=I×R).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which type of switches are used in low power domains?</title>
      <link>http://localhost:1313/posts/2025-08-20-which-type-of-switches-are-used-in-low/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-which-type-of-switches-are-used-in-low/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Header Switches:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Use &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;PMOS&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;transistors placed between the main VDD grid (always-on supply) and the&#xA;switchable VDD rail of the power domain (VDD_SW). The PMOS gate is controlled&#xA;by the sleep/enable signal. When OFF (sleep signal asserted), they disconnect&#xA;the domain from VDD.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why build voltage islands? What are the requirements for low power design?</title>
      <link>http://localhost:1313/posts/2025-08-20-why-build-voltage-islands-what-are/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-why-build-voltage-islands-what-are/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Voltage islands (or power domains operating at&#xA;different voltage levels) are created primarily to reduce overall power&#xA;consumption (both dynamic and static).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 39.8pt; mso-list: l2 level2 lfo1; tab-stops: list 39.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Dynamic&#xA;Power Reduction:&lt;/b&gt; Pdynamic​&lt;span style=&#34;font-family: &amp;quot;Cambria Math&amp;quot;,serif; mso-bidi-font-family: &amp;quot;Cambria Math&amp;quot;;&#34;&gt;∝&lt;/span&gt;Vdd2​. By operating&#xA;non-performance-critical blocks (islands) at a lower supply voltage (e.g.,&#xA;0.7V) compared to performance-critical blocks (e.g., 0.9V), the dynamic power&#xA;consumption of the low-voltage blocks is significantly reduced.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why do we use isolation cells?</title>
      <link>http://localhost:1313/posts/2025-08-20-why-do-we-use-isolation-cells/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-why-do-we-use-isolation-cells/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Primary Purpose:&lt;/b&gt; To prevent &lt;b&gt;signal&#xA;corruption&lt;/b&gt; from propagating from an inactive domain to an active domain.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Isolation &amp;amp; Level Shifters: &lt;a href=&#34;https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/&#34; target=&#34;_blank&#34;&gt;https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/&lt;/a&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
