{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669588638908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669588638920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:37:18 2022 " "Processing started: Sun Nov 27 22:37:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669588638920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588638920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588638920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669588639268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669588639268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/xors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/xors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORs-arq_XORs " "Found design unit 1: XORs-arq_XORs" {  } { { "../../lab4/XORs.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/XORs.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646892 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORs " "Found entity 1: XORs" {  } { { "../../lab4/XORs.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/XORs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/unidaritmet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/unidaritmet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidAritmet-arq_UnidAritmet " "Found design unit 1: UnidAritmet-arq_UnidAritmet" {  } { { "../../lab4/UnidAritmet.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646894 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidAritmet " "Found entity 1: UnidAritmet" {  } { { "../../lab4/UnidAritmet.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/semi_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/semi_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semi_Adder-arq_semi_Adder " "Found design unit 1: semi_Adder-arq_semi_Adder" {  } { { "../../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646898 ""} { "Info" "ISGN_ENTITY_NAME" "1 semi_Adder " "Found entity 1: semi_Adder" {  } { { "../../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arq_Full_Adder " "Found design unit 1: Full_Adder-arq_Full_Adder" {  } { { "../../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-arq_Flags " "Found design unit 1: Flags-arq_Flags" {  } { { "../../lab4/Flags.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Flags.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../../lab4/Flags.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Subtractor-arq_Adder_Subtractor " "Found design unit 1: Adder_Subtractor-arq_Adder_Subtractor" {  } { { "../../lab4/Adder_Subtractor.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646905 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "../../lab4/Adder_Subtractor.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Module-arq_Logic_Module " "Found design unit 1: Logic_Module-arq_Logic_Module" {  } { { "Logic_Module.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Logic_Module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Module " "Found entity 1: Logic_Module" {  } { { "Logic_Module.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Logic_Module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_XNOR-arq_Porta_XNOR " "Found design unit 1: Porta_XNOR-arq_Porta_XNOR" {  } { { "Porta_XNOR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_XNOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_XNOR " "Found entity 1: Porta_XNOR" {  } { { "Porta_XNOR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_XNOR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-arq_Porta_OR " "Found design unit 1: Porta_OR-arq_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_OR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_OR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_LSR-arq_Porta_LSR " "Found design unit 1: Porta_LSR-arq_Porta_LSR" {  } { { "Porta_LSR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_LSR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_LSR " "Found entity 1: Porta_LSR" {  } { { "Porta_LSR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_LSR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_ASR-arq_Porta_ASR " "Found design unit 1: Porta_ASR-arq_Porta_ASR" {  } { { "Porta_ASR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_ASR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_ASR " "Found entity 1: Porta_ASR" {  } { { "Porta_ASR.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Porta_ASR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab3/mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab3/mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-arq_MUX4_1 " "Found design unit 1: MUX4_1-arq_MUX4_1" {  } { { "../../lab3/Mux4_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab3/Mux4_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "../../lab3/Mux4_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab3/Mux4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags2-arq_Flags2 " "Found design unit 1: Flags2-arq_Flags2" {  } { { "Flags2.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Flags2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags2 " "Found entity 1: Flags2" {  } { { "Flags2.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Flags2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Final-arq_MUX_Final " "Found design unit 1: MUX_Final-arq_MUX_Final" {  } { { "MUX_Final.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/MUX_Final.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Final " "Found entity 1: MUX_Final" {  } { { "MUX_Final.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/MUX_Final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arq_ALU " "Found design unit 1: ALU-arq_ALU" {  } { { "ALU.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669588646918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588646918 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "MUXFinal Logic_Module.vhd(145) " "VHDL error at Logic_Module.vhd(145): object \"MUXFinal\" is used but not declared" {  } { { "Logic_Module.vhd" "" { Text "C:/Leonel/isel/lsd/TLab2/ALU/Logic_Module.vhd" 145 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1669588646926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669588647039 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 22:37:27 2022 " "Processing ended: Sun Nov 27 22:37:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669588647039 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669588647039 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669588647039 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588647039 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669588647648 ""}
