Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov  4 16:55:34 2025
| Host         : TinuPC04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   28          
TIMING-20  Warning   Non-clocked latch               21          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execution/aluRez1_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ife/q_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ife/q_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ife/q_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ife/q_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ife/q_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.337        0.000                      0                  107        0.254        0.000                      0                  107        3.750        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.337        0.000                      0                  107        0.254        0.000                      0                  107        3.750        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.686ns  (logic 2.308ns (62.620%)  route 1.378ns (37.380%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.806 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.806    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.025 r  ife/q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.652    13.676    ife/mux1[29]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.323    13.999 r  ife/q[29]_i_1/O
                         net (fo=1, routed)           0.000    13.999    ife/d[29]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599    15.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[29]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.075    15.336    ife/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.625ns  (logic 2.395ns (66.071%)  route 1.230ns (33.929%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.806 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.806    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.129 r  ife/q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.504    13.633    ife/mux1[30]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.306    13.939 r  ife/q[30]_i_1/O
                         net (fo=1, routed)           0.000    13.939    ife/d[30]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599    15.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[30]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031    15.292    ife/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.574ns  (logic 2.271ns (63.543%)  route 1.303ns (36.457%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.004 r  ife/q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.577    13.581    ife/mux1[28]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.307    13.888 r  ife/q[28]_i_1/O
                         net (fo=1, routed)           0.000    13.888    ife/d[28]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599    15.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[28]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031    15.292    ife/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.463ns  (logic 2.154ns (62.201%)  route 1.309ns (37.799%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.887 r  ife/q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.583    13.470    ife/mux1[24]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.307    13.777 r  ife/q[24]_i_1/O
                         net (fo=1, routed)           0.000    13.777    ife/d[24]
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    ife/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[24]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.032    15.291    ife/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/extImm_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.608ns (19.223%)  route 2.555ns (80.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.708     5.311    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          1.704     7.470    ife/CONV_INTEGER[1]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.152     7.622 r  ife/extImm[7]_i_1/O
                         net (fo=8, routed)           0.851     8.474    dec/D[6]
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.593    10.016    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.291    
                         clock uncertainty           -0.035    10.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)       -0.264     9.991    dec/extImm_reg[7]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.389ns  (logic 2.037ns (60.110%)  route 1.352ns (39.890%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.770 r  ife/q_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.626    13.395    ife/mux1[20]
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.307    13.702 r  ife/q[20]_i_1/O
                         net (fo=1, routed)           0.000    13.702    ife/d[20]
    SLICE_X3Y81          FDCE                                         r  ife/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595    15.018    ife/clk_IBUF_BUFG
    SLICE_X3Y81          FDCE                                         r  ife/q_reg[20]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.032    15.289    ife/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.436ns  (logic 2.302ns (67.002%)  route 1.134ns (32.998%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.806 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.806    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 r  ife/q_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.408    13.452    ife/mux1[31]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.297    13.749 r  ife/q[31]_i_2/O
                         net (fo=1, routed)           0.000    13.749    ife/d[31]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599    15.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[31]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.075    15.336    ife/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.364ns  (logic 2.046ns (60.825%)  route 1.318ns (39.175%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.791 r  ife/q_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.592    13.382    ife/mux1[21]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.295    13.677 r  ife/q[21]_i_1/O
                         net (fo=1, routed)           0.000    13.677    ife/d[21]
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597    15.020    ife/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[21]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.029    15.288    ife/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.322ns  (logic 2.189ns (65.900%)  route 1.133ns (34.100%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.928 r  ife/q_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.407    13.334    ife/mux1[27]
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.301    13.635 r  ife/q[27]_i_1/O
                         net (fo=1, routed)           0.000    13.635    ife/q[27]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598    15.021    ife/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[27]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.032    15.292    ife/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.299ns  (logic 2.278ns (69.045%)  route 1.021ns (30.955%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 10.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.726    11.564    execution/aluRez1_reg[12]_0[6]
    SLICE_X2Y78          LUT3 (Prop_lut3_I0_O)        0.124    11.688 r  execution/q[8]_i_5/O
                         net (fo=1, routed)           0.000    11.688    ife/q_reg[8]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.221 r  ife/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.221    ife/q_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.338 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.338    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.455 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.455    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.572    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.689 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.689    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.012 r  ife/q_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.295    13.307    ife/mux1[26]
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.306    13.613 r  ife/q[26]_i_1/O
                         net (fo=1, routed)           0.000    13.613    ife/d[26]
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598    15.021    ife/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)        0.031    15.291    ife/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  1.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.862%)  route 0.159ns (46.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[6]/Q
                         net (fo=62, routed)          0.159     1.814    ife/CONV_INTEGER[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  ife/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    ife/d[5]
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     2.030    ife/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.604    ife/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    mpg10/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpg10/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.117     1.779    mpg10/cnt_int_reg[11]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  mpg10/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    mpg10/cnt_int_reg[8]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.873     2.038    mpg10/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    mpg10/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.602     1.521    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpg10/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.117     1.780    mpg10/cnt_int_reg[15]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpg10/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    mpg10/cnt_int_reg[12]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.875     2.040    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    mpg10/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    mpg10/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg10/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.119     1.780    mpg10/cnt_int_reg[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpg10/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    mpg10/cnt_int_reg[0]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    mpg10/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg10/cnt_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    mpg10/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg10/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.119     1.780    mpg10/cnt_int_reg[7]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpg10/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    mpg10/cnt_int_reg[4]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    mpg10/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg10/cnt_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    mpg10/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpg10/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.120     1.782    mpg10/cnt_int_reg[10]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  mpg10/cnt_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    mpg10/cnt_int_reg[8]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.873     2.038    mpg10/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  mpg10/cnt_int_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    mpg10/cnt_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.602     1.521    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpg10/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.120     1.783    mpg10/cnt_int_reg[14]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  mpg10/cnt_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    mpg10/cnt_int_reg[12]_i_1_n_5
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.875     2.040    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    mpg10/cnt_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    mpg10/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg10/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.120     1.781    mpg10/cnt_int_reg[2]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  mpg10/cnt_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    mpg10/cnt_int_reg[0]_i_1_n_5
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    mpg10/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  mpg10/cnt_int_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg10/cnt_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    mpg10/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg10/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.120     1.781    mpg10/cnt_int_reg[6]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  mpg10/cnt_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    mpg10/cnt_int_reg[4]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    mpg10/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  mpg10/cnt_int_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    mpg10/cnt_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.602     1.521    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpg10/cnt_int_reg[12]/Q
                         net (fo=2, routed)           0.117     1.780    mpg10/cnt_int_reg[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  mpg10/cnt_int_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    mpg10/cnt_int_reg[12]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.875     2.040    mpg10/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  mpg10/cnt_int_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    mpg10/cnt_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y77     dec/extImm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y80     dec/extImm_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y80     dec/extImm_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y77     dec/extImm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y77     dec/extImm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y78     dec/extImm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y77     dec/extImm_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y77     dec/extImm_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y78     dec/extImm_reg[7]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y76     memorie/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y76     memorie/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     memorie/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y76     memorie/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y76     memorie/mem_reg_0_63_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.485ns  (logic 6.144ns (42.416%)  route 8.341ns (57.584%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          2.836     4.314    ife/sw_IBUF[0]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.438 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816     5.254    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     5.378    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     5.590 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997     6.587    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.886 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.055     7.941    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.154     8.095 r  ife/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.636    10.732    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.485 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.485    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.379ns  (logic 5.916ns (41.142%)  route 8.463ns (58.858%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          2.836     4.314    ife/sw_IBUF[0]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.438 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816     5.254    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     5.378    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     5.590 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997     6.587    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.886 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.055     7.941    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.065 r  ife/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.759    10.824    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.379 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.379    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.841ns  (logic 5.854ns (42.292%)  route 7.987ns (57.708%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          2.836     4.314    ife/sw_IBUF[0]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.438 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816     5.254    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     5.378    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     5.590 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997     6.587    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.886 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.050     7.936    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.060 r  ife/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.288    10.348    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.841 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.841    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 6.132ns (44.583%)  route 7.622ns (55.417%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          2.836     4.314    ife/sw_IBUF[0]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.438 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816     5.254    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     5.378    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     5.590 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997     6.587    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.886 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.050     7.936    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.150     8.086 r  ife/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923    10.009    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    13.754 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.754    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.704ns  (logic 5.938ns (43.328%)  route 7.766ns (56.672%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          2.836     4.314    ife/sw_IBUF[0]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.438 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816     5.254    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124     5.378 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     5.378    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     5.590 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997     6.587    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.886 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.420     7.306    ife/sel0[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     7.430 r  ife/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.697    10.127    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.704 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.704    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.511ns  (logic 6.149ns (45.512%)  route 7.362ns (54.488%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          3.002     4.480    ife/sw_IBUF[0]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.604 r  ife/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.724     5.328    ife/cat_OBUF[6]_inst_i_60_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  ife/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000     5.452    ife/digits[3]
    SLICE_X0Y78          MUXF7 (Prop_muxf7_I0_O)      0.212     5.664 r  ife/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.584     6.248    ife/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.547 r  ife/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.742     7.289    ife/sel0[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.150     7.439 r  ife/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.309     9.749    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.511 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.511    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.792ns  (logic 5.894ns (46.076%)  route 6.898ns (53.924%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=49, routed)          3.002     4.480    ife/sw_IBUF[0]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.124     4.604 f  ife/cat_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.724     5.328    ife/cat_OBUF[6]_inst_i_60_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     5.452 f  ife/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000     5.452    ife/digits[3]
    SLICE_X0Y78          MUXF7 (Prop_muxf7_I0_O)      0.212     5.664 f  ife/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.584     6.248    ife/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.299     6.547 f  ife/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.602     7.150    ife/sel0[3]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  ife/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.985     9.259    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.792 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.792    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluRez1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            execution/zero_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.218ns  (logic 0.807ns (25.076%)  route 2.411ns (74.924%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          LDCE                         0.000     0.000 r  execution/aluRez1_reg[5]/G
    SLICE_X4Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  execution/aluRez1_reg[5]/Q
                         net (fo=7, routed)           1.594     2.153    execution/aluRez1_reg[19]_i_2_0[5]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124     2.277 r  execution/zero_reg_i_4/O
                         net (fo=1, routed)           0.817     3.094    execution/zero_reg_i_4_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I3_O)        0.124     3.218 r  execution/zero_reg_i_1/O
                         net (fo=2, routed)           0.000     3.218    execution/zero_reg_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  execution/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.539ns  (logic 0.683ns (26.898%)  route 1.856ns (73.102%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          1.208     1.767    execution/Q[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     1.891 r  execution/aluRez1_reg[12]_i_1/O
                         net (fo=1, routed)           0.648     2.539    execution/aluRez1_reg[12]_i_1_n_0
    SLICE_X5Y78          LDCE                                         r  execution/aluRez1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.518ns  (logic 0.683ns (27.120%)  route 1.835ns (72.880%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          1.358     1.917    execution/Q[0]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     2.041 r  execution/aluRez1_reg[14]_i_1/O
                         net (fo=1, routed)           0.478     2.518    execution/aluRez1_reg[14]_i_1_n_0
    SLICE_X5Y79          LDCE                                         r  execution/aluRez1_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execution/aluRez1_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            execution/zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.223ns (49.836%)  route 0.224ns (50.164%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          LDCE                         0.000     0.000 r  execution/aluRez1_reg[19]/G
    SLICE_X6Y79          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  execution/aluRez1_reg[19]/Q
                         net (fo=5, routed)           0.224     0.402    execution/aluRez1_reg[19]_i_2_0[16]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  execution/zero_reg_i_1/O
                         net (fo=2, routed)           0.000     0.447    execution/zero_reg_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  execution/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.203ns (37.034%)  route 0.345ns (62.966%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          0.153     0.311    execution/Q[0]
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045     0.356 r  execution/aluRez1_reg[3]_i_1/O
                         net (fo=1, routed)           0.193     0.548    execution/aluRez1_reg[3]_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  execution/aluRez1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.203ns (36.765%)  route 0.349ns (63.235%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          0.250     0.408    execution/Q[0]
    SLICE_X6Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.453 r  execution/aluRez1_reg[1]_i_1/O
                         net (fo=1, routed)           0.100     0.552    execution/aluRez1_reg[1]_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  execution/aluRez1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.203ns (32.835%)  route 0.415ns (67.165%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          0.239     0.397    execution/Q[0]
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045     0.442 r  execution/aluRez1_reg[4]_i_1/O
                         net (fo=1, routed)           0.177     0.618    execution/aluRez1_reg[4]_i_1_n_0
    SLICE_X5Y76          LDCE                                         r  execution/aluRez1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.203ns (32.634%)  route 0.419ns (67.366%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          0.303     0.461    ife/aluRez1_reg[0][0]
    SLICE_X5Y77          LUT3 (Prop_lut3_I1_O)        0.045     0.506 r  ife/aluRez1_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.622    execution/D[0]
    SLICE_X5Y77          LDCE                                         r  execution/aluRez1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.223ns (35.140%)  route 0.412ns (64.860%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluCtrl_reg[0]/Q
                         net (fo=17, routed)          0.296     0.474    execution/aluCtrl[0]
    SLICE_X6Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.519 r  execution/aluRez1_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.635    execution/aluRez1_reg[6]_i_1_n_0
    SLICE_X6Y77          LDCE                                         r  execution/aluRez1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.223ns (35.032%)  route 0.414ns (64.968%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluCtrl_reg[0]/Q
                         net (fo=17, routed)          0.298     0.476    execution/aluCtrl[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.521 r  execution/aluRez1_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     0.637    execution/aluRez1_reg[11]_i_1_n_0
    SLICE_X6Y78          LDCE                                         r  execution/aluRez1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.223ns (34.650%)  route 0.421ns (65.350%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluCtrl_reg[0]/Q
                         net (fo=17, routed)          0.309     0.487    execution/aluCtrl[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.532 r  execution/aluRez1_reg[9]_i_1/O
                         net (fo=1, routed)           0.112     0.644    execution/aluRez1_reg[9]_i_1_n_0
    SLICE_X6Y78          LDCE                                         r  execution/aluRez1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.203ns (31.203%)  route 0.448ns (68.797%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X3Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=18, routed)          0.332     0.490    execution/Q[0]
    SLICE_X6Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.535 r  execution/aluRez1_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     0.651    execution/aluRez1_reg[7]_i_1_n_0
    SLICE_X6Y77          LDCE                                         r  execution/aluRez1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.223ns (33.464%)  route 0.443ns (66.536%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluCtrl_reg[0]/Q
                         net (fo=17, routed)          0.255     0.433    execution/aluCtrl[0]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.478 r  execution/aluRez1_reg[5]_i_1/O
                         net (fo=1, routed)           0.188     0.666    execution/aluRez1_reg[5]_i_1_n_0
    SLICE_X4Y76          LDCE                                         r  execution/aluRez1_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec/extImm_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.477ns  (logic 5.125ns (44.656%)  route 6.352ns (55.344%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  dec/extImm_reg[1]/Q
                         net (fo=4, routed)           0.847    11.616    ife/Q[1]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816    12.556    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    12.680 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    12.680    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    12.892 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997    13.889    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    14.188 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.055    15.243    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.154    15.397 r  ife/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.636    18.034    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    21.787 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.787    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.897ns (43.067%)  route 6.474ns (56.933%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  dec/extImm_reg[1]/Q
                         net (fo=4, routed)           0.847    11.616    ife/Q[1]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816    12.556    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    12.680 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    12.680    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    12.892 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997    13.889    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    14.188 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.055    15.243    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I2_O)        0.124    15.367 r  ife/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.759    18.126    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.681 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.681    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.833ns  (logic 4.835ns (44.631%)  route 5.998ns (55.369%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  dec/extImm_reg[1]/Q
                         net (fo=4, routed)           0.847    11.616    ife/Q[1]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816    12.556    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    12.680 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    12.680    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    12.892 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997    13.889    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    14.188 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.050    15.238    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I2_O)        0.124    15.362 r  ife/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.288    17.650    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    21.143 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.143    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 5.113ns (47.583%)  route 5.633ns (52.417%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  dec/extImm_reg[1]/Q
                         net (fo=4, routed)           0.847    11.616    ife/Q[1]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816    12.556    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    12.680 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    12.680    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    12.892 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997    13.889    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    14.188 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.050    15.238    ife/sel0[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.150    15.388 r  ife/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923    17.310    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    21.056 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.056    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 4.919ns (45.988%)  route 5.777ns (54.012%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 r  dec/extImm_reg[1]/Q
                         net (fo=4, routed)           0.847    11.616    ife/Q[1]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  ife/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.816    12.556    ife/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    12.680 r  ife/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    12.680    ife/digits[1]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    12.892 r  ife/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.997    13.889    ife/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.299    14.188 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.420    14.608    ife/sel0[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124    14.732 r  ife/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.697    17.429    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.006 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.006    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 5.203ns (49.501%)  route 5.308ns (50.499%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.711    10.314    dec/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  dec/extImm_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.524    10.838 r  dec/extImm_reg[7]/Q
                         net (fo=28, routed)          0.896    11.734    ife/Q[6]
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.858 r  ife/cat_OBUF[6]_inst_i_68/O
                         net (fo=1, routed)           0.402    12.260    ife/cat_OBUF[6]_inst_i_68_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  ife/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    12.384    ife/digits[4]
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    12.601 r  ife/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.723    13.325    ife/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.299    13.624 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976    14.600    ife/sel0[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.152    14.752 r  ife/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.309    17.061    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    20.824 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.824    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.881ns (50.101%)  route 4.861ns (49.899%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.712    10.315    dec/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  dec/extImm_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.459    10.774 r  dec/extImm_reg[11]/Q
                         net (fo=8, routed)           0.859    11.633    ife/Q[7]
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  ife/cat_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.674    12.431    ife/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124    12.555 r  ife/cat_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.000    12.555    ife/digits[14]
    SLICE_X4Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    12.772 r  ife/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.650    13.422    ife/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.299    13.721 r  ife/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.693    14.413    ife/sel0[2]
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.124    14.537 r  ife/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.985    16.523    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.056 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.056    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevensegm/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.098ns (41.527%)  route 5.770ns (58.473%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.721     5.324    sevensegm/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sevensegm/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  sevensegm/cnt_reg[16]/Q
                         net (fo=13, routed)          1.141     6.921    sevensegm/sel[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.045 r  sevensegm/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.628    11.673    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.191 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.191    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 2.129ns (45.551%)  route 2.545ns (54.449%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 f  dec/extImm_reg[0]/Q
                         net (fo=4, routed)           0.693    11.462    dec/Q[0]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.154    11.616 r  dec/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.342    11.957    execution/aluRez1_reg[1]_i_1_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    12.740 r  execution/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    execution/minusOp_carry_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  execution/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.854    execution/minusOp_carry__0_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.167 r  execution/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.862    14.030    execution/minusOp[12]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.306    14.336 r  execution/aluRez1_reg[12]_i_1/O
                         net (fo=1, routed)           0.648    14.984    execution/aluRez1_reg[12]_i_1_n_0
    SLICE_X5Y78          LDCE                                         r  execution/aluRez1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/extImm_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 2.147ns (47.421%)  route 2.381ns (52.579%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.707    10.310    dec/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dec/extImm_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.459    10.769 f  dec/extImm_reg[0]/Q
                         net (fo=4, routed)           0.693    11.462    dec/Q[0]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.154    11.616 r  dec/minusOp_carry_i_1/O
                         net (fo=1, routed)           0.342    11.957    execution/aluRez1_reg[1]_i_1_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    12.740 r  execution/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    execution/minusOp_carry_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  execution/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.854    execution/minusOp_carry__0_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.188 r  execution/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.854    14.042    execution/minusOp[10]
    SLICE_X6Y78          LUT5 (Prop_lut5_I2_O)        0.303    14.345 r  execution/aluRez1_reg[10]_i_1/O
                         net (fo=1, routed)           0.492    14.837    execution/aluRez1_reg[10]_i_1_n_0
    SLICE_X5Y78          LDCE                                         r  execution/aluRez1_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.192ns (30.141%)  route 0.445ns (69.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.254     1.909    ife/CONV_INTEGER[1]
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.051     1.960 r  ife/aluCtrl_reg[1]_i_1/O
                         net (fo=1, routed)           0.191     2.150    execution/aluRez1_reg[19]_i_2_1[0]
    SLICE_X3Y76          LDCE                                         r  execution/aluCtrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.186ns (25.926%)  route 0.531ns (74.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[5]/Q
                         net (fo=62, routed)          0.387     2.041    ife/CONV_INTEGER[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.045     2.086 r  ife/aluCtrl_reg[2]_i_1/O
                         net (fo=1, routed)           0.144     2.231    execution/aluRez1_reg[19]_i_2_1[1]
    SLICE_X4Y79          LDCE                                         r  execution/aluCtrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.189ns (22.599%)  route 0.647ns (77.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=62, routed)          0.291     1.945    ife/CONV_INTEGER[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.048     1.993 r  ife/led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.357     2.350    execution/led_OBUF[1]
    SLICE_X2Y77          LDCE                                         r  execution/aluCtrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.302ns (32.670%)  route 0.622ns (67.330%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.197     2.225    execution/led_OBUF[0]
    SLICE_X6Y79          LUT5 (Prop_lut5_I0_O)        0.112     2.337 r  execution/aluRez1_reg[13]_i_1/O
                         net (fo=1, routed)           0.101     2.438    execution/aluRez1_reg[13]_i_1_n_0
    SLICE_X5Y79          LDCE                                         r  execution/aluRez1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.302ns (29.591%)  route 0.719ns (70.409%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.278     2.306    execution/led_OBUF[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.112     2.418 r  execution/aluRez1_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     2.534    execution/aluRez1_reg[11]_i_1_n_0
    SLICE_X6Y78          LDCE                                         r  execution/aluRez1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.301ns (28.649%)  route 0.750ns (71.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.425     2.453    execution/led_OBUF[0]
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.111     2.564 r  execution/aluRez1_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.564    execution/aluRez1_reg[19]_i_1_n_0
    SLICE_X6Y79          LDCE                                         r  execution/aluRez1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.302ns (28.478%)  route 0.758ns (71.522%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.281     2.309    execution/led_OBUF[0]
    SLICE_X6Y79          LUT5 (Prop_lut5_I0_O)        0.112     2.421 r  execution/aluRez1_reg[14]_i_1/O
                         net (fo=1, routed)           0.153     2.574    execution/aluRez1_reg[14]_i_1_n_0
    SLICE_X5Y79          LDCE                                         r  execution/aluRez1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.302ns (28.475%)  route 0.759ns (71.525%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.333     2.361    execution/led_OBUF[0]
    SLICE_X6Y79          LUT5 (Prop_lut5_I0_O)        0.112     2.473 r  execution/aluRez1_reg[15]_i_1/O
                         net (fo=1, routed)           0.101     2.574    execution/aluRez1_reg[15]_i_1_n_0
    SLICE_X5Y79          LDCE                                         r  execution/aluRez1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.086ns  (logic 0.302ns (27.815%)  route 0.784ns (72.185%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.280     2.308    execution/led_OBUF[0]
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.112     2.420 r  execution/aluRez1_reg[10]_i_1/O
                         net (fo=1, routed)           0.179     2.599    execution/aluRez1_reg[10]_i_1_n_0
    SLICE_X5Y78          LDCE                                         r  execution/aluRez1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.302ns (26.956%)  route 0.818ns (73.044%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    ife/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=62, routed)          0.325     1.979    ife/CONV_INTEGER[1]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.028 r  ife/led_OBUF[6]_inst_i_1/O
                         net (fo=19, routed)          0.377     2.406    execution/led_OBUF[0]
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.112     2.518 r  execution/aluRez1_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.634    execution/aluRez1_reg[6]_i_1_n_0
    SLICE_X6Y77          LDCE                                         r  execution/aluRez1_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 2.076ns (44.043%)  route 2.638ns (55.957%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.520 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.520    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.739 r  ife/q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.652     4.391    ife/mux1[29]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.323     4.714 r  ife/q[29]_i_1/O
                         net (fo=1, routed)           0.000     4.714    ife/d[29]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[29]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 2.163ns (46.489%)  route 2.490ns (53.511%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.520 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.520    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.843 r  ife/q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.504     4.347    ife/mux1[30]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.306     4.653 r  ife/q[30]_i_1/O
                         net (fo=1, routed)           0.000     4.653    ife/d[30]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[30]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 2.039ns (44.309%)  route 2.563ns (55.691%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.718 r  ife/q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.577     4.295    ife/mux1[28]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.307     4.602 r  ife/q[28]_i_1/O
                         net (fo=1, routed)           0.000     4.602    ife/d[28]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[28]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.491ns  (logic 1.922ns (42.799%)  route 2.569ns (57.201%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.601 r  ife/q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.583     4.184    ife/mux1[24]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.307     4.491 r  ife/q[24]_i_1/O
                         net (fo=1, routed)           0.000     4.491    ife/d[24]
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    ife/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[24]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 2.070ns (46.376%)  route 2.394ns (53.624%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.520 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.520    ife/q_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.759 r  ife/q_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.408     4.167    ife/mux1[31]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.297     4.464 r  ife/q[31]_i_2/O
                         net (fo=1, routed)           0.000     4.464    ife/d[31]
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.022    ife/clk_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  ife/q_reg[31]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.805ns (40.868%)  route 2.612ns (59.132%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.484 r  ife/q_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.626     4.110    ife/mux1[20]
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.307     4.417 r  ife/q[20]_i_1/O
                         net (fo=1, routed)           0.000     4.417    ife/d[20]
    SLICE_X3Y81          FDCE                                         r  ife/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.595     5.018    ife/clk_IBUF_BUFG
    SLICE_X3Y81          FDCE                                         r  ife/q_reg[20]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.392ns  (logic 1.814ns (41.306%)  route 2.578ns (58.694%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.505 r  ife/q_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.592     4.097    ife/mux1[21]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.295     4.392 r  ife/q[21]_i_1/O
                         net (fo=1, routed)           0.000     4.392    ife/d[21]
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.597     5.020    ife/clk_IBUF_BUFG
    SLICE_X3Y82          FDCE                                         r  ife/q_reg[21]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.957ns (44.993%)  route 2.393ns (55.007%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.642 r  ife/q_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.407     4.049    ife/mux1[27]
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.301     4.350 r  ife/q[27]_i_1/O
                         net (fo=1, routed)           0.000     4.350    ife/q[27]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598     5.021    ife/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[27]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 2.046ns (47.283%)  route 2.281ns (52.717%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.343     2.669    execution/pcSrc
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     2.793 r  execution/q[16]_i_3/O
                         net (fo=1, routed)           0.000     2.793    ife/q_reg[16]_0[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.169 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.169    ife/q_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.286 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.286    ife/q_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.403 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.403    ife/q_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.726 r  ife/q_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.295     4.021    ife/mux1[26]
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.306     4.327 r  ife/q[26]_i_1/O
                         net (fo=1, routed)           0.000     4.327    ife/d[26]
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.598     5.021    ife/clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  ife/q_reg[26]/C

Slack:                    inf
  Source:                 execution/zero_reg/G
                            (positive level-sensitive latch)
  Destination:            ife/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.310ns  (logic 1.809ns (41.969%)  route 2.501ns (58.031%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  execution/zero_reg/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/zero_reg/Q
                         net (fo=1, routed)           0.643     1.202    ife/zero
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     1.326 r  ife/q[20]_i_4/O
                         net (fo=16, routed)          1.220     2.545    execution/pcSrc
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     2.669 r  execution/q[12]_i_4/O
                         net (fo=1, routed)           0.000     2.669    ife/q_reg[12]_0[2]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.049 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.049    ife/q_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.364 r  ife/q_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.639     4.003    ife/mux1[16]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.307     4.310 r  ife/q[16]_i_1/O
                         net (fo=1, routed)           0.000     4.310    ife/d[16]
    SLICE_X3Y80          FDCE                                         r  ife/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.594     5.017    ife/clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ife/q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execution/aluRez1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.178ns (50.264%)  route 0.176ns (49.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[6]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[6]/Q
                         net (fo=7, routed)           0.176     0.354    memorie/mem_reg_0_63_0_0/A4
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_0_0/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.178ns (50.264%)  route 0.176ns (49.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[6]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[6]/Q
                         net (fo=7, routed)           0.176     0.354    memorie/mem_reg_0_63_1_1/A4
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_1_1/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_1_1/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_2_2/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.178ns (50.264%)  route 0.176ns (49.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[6]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[6]/Q
                         net (fo=7, routed)           0.176     0.354    memorie/mem_reg_0_63_2_2/A4
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_2_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_2_2/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_2_2/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.178ns (50.264%)  route 0.176ns (49.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[6]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[6]/Q
                         net (fo=7, routed)           0.176     0.354    memorie/mem_reg_0_63_3_3/A4
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_3_3/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_3_3/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_0_0/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.178ns (45.804%)  route 0.211ns (54.196%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[7]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[7]/Q
                         net (fo=7, routed)           0.211     0.389    memorie/mem_reg_0_63_0_0/A5
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_0_0/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_1_1/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.178ns (45.804%)  route 0.211ns (54.196%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[7]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[7]/Q
                         net (fo=7, routed)           0.211     0.389    memorie/mem_reg_0_63_1_1/A5
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_1_1/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_1_1/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_1_1/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_2_2/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.178ns (45.804%)  route 0.211ns (54.196%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[7]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[7]/Q
                         net (fo=7, routed)           0.211     0.389    memorie/mem_reg_0_63_2_2/A5
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_2_2/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_2_2/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_2_2/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_3_3/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.178ns (45.804%)  route 0.211ns (54.196%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          LDCE                         0.000     0.000 r  execution/aluRez1_reg[7]/G
    SLICE_X6Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  execution/aluRez1_reg[7]/Q
                         net (fo=7, routed)           0.211     0.389    memorie/mem_reg_0_63_3_3/A5
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_3_3/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_3_3/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_3_3/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.158ns (37.042%)  route 0.269ns (62.958%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          LDCE                         0.000     0.000 r  execution/aluRez1_reg[5]/G
    SLICE_X4Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  execution/aluRez1_reg[5]/Q
                         net (fo=7, routed)           0.269     0.427    memorie/mem_reg_0_63_4_4/A3
    SLICE_X2Y76          RAMS64E                                      r  memorie/mem_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.862     2.027    memorie/mem_reg_0_63_4_4/WCLK
    SLICE_X2Y76          RAMS64E                                      r  memorie/mem_reg_0_63_4_4/SP/CLK

Slack:                    inf
  Source:                 execution/aluRez1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            memorie/mem_reg_0_63_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.158ns (36.703%)  route 0.272ns (63.297%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          LDCE                         0.000     0.000 r  execution/aluRez1_reg[2]/G
    SLICE_X5Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  execution/aluRez1_reg[2]/Q
                         net (fo=7, routed)           0.272     0.430    memorie/mem_reg_0_63_0_0/A0
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.024    memorie/mem_reg_0_63_0_0/WCLK
    SLICE_X6Y76          RAMS64E                                      r  memorie/mem_reg_0_63_0_0/SP/CLK





