m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/ip_core_top_example/q_prj/simulation/questa
T_opt
!s110 1725267122
VC@:c^i85i7?]RcB6EbhJK3
04 6 4 work top_tb fast 0
=1-00d861e3bc76-66d57cb1-33f-8d58
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vbeep_driver
Z2 !s110 1725267118
!i10b 1
!s100 4NBT7e>M0JSUC0=<NmCU22
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ii:cQB<FYHl9IjWoX0A_[a1
R0
w1724119073
8D:/git-repository/fpga_training/ip_core_top_example/rtl/beep_driver.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/beep_driver.v
!i122 5
L0 1 47
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1725267118.000000
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/beep_driver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/beep_driver.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen
Z9 !s110 1725267119
!i10b 1
!s100 bEh>oHj[m>e6mgAcB4Ek]2
R3
IFN6Z45_`jfTDCbLFU`]B^0
R0
w1725266255
8D:/git-repository/fpga_training/ip_core_top_example/q_prj/clk_gen.v
FD:/git-repository/fpga_training/ip_core_top_example/q_prj/clk_gen.v
!i122 10
L0 40 132
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_top_example/q_prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj|D:/git-repository/fpga_training/ip_core_top_example/q_prj/clk_gen.v|
!i113 0
R7
Z10 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen_altpll
R9
!i10b 1
!s100 ??RMbToWCJ1ChgZSInU=N2
R3
IY68FYfNh[ElWhIb6mbKW72
R0
w1725266287
8D:/git-repository/fpga_training/ip_core_top_example/q_prj/db/clk_gen_altpll.v
FD:/git-repository/fpga_training/ip_core_top_example/q_prj/db/clk_gen_altpll.v
!i122 15
L0 31 83
R4
R5
r1
!s85 0
31
Z11 !s108 1725267119.000000
!s107 D:/git-repository/fpga_training/ip_core_top_example/q_prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj/db|D:/git-repository/fpga_training/ip_core_top_example/q_prj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdcfifo_div_clk
R9
!i10b 1
!s100 2>nmYUmNhK34>99>iZiJF2
R3
IR=oBCe48:Zi5KSjhUV4R<3
R0
w1725244175
8D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_div_clk.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_div_clk.v
!i122 11
Z12 L0 2 25
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_div_clk.v|
!i113 0
R7
R8
R1
vdcfifo_ip
R9
!i10b 1
!s100 CB3Q[IUXQU^hcm?Icj=K:1
R3
IEcinn=7>NbYXSaLo9^L:o3
R0
w1725266259
8D:/git-repository/fpga_training/ip_core_top_example/q_prj/dcfifo_ip.v
FD:/git-repository/fpga_training/ip_core_top_example/q_prj/dcfifo_ip.v
!i122 14
L0 40 65
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/ip_core_top_example/q_prj/dcfifo_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj|D:/git-repository/fpga_training/ip_core_top_example/q_prj/dcfifo_ip.v|
!i113 0
R7
R10
R1
vdcfifo_rd_ctrl
R9
!i10b 1
!s100 AZm9R]Ol48MfeNHmb3I`L2
R3
ICh<LAB3E_PLDP5g6HIZBK2
R0
w1725247021
8D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_rd_ctrl.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_rd_ctrl.v
!i122 13
L0 1 43
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_rd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_rd_ctrl.v|
!i113 0
R7
R8
R1
vdcfifo_wr_ctrl
R9
!i10b 1
!s100 o1l>So`>:N2C3IETQJLTN2
R3
IE;ULFRJa5ecB4QPn0SCf73
R0
w1725249017
8D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_wr_ctrl.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_wr_ctrl.v
!i122 12
L0 1 51
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_wr_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/dcfifo_wr_ctrl.v|
!i113 0
R7
R8
R1
vdiv_clk
R2
!i10b 1
!s100 ]226jNz6j=zDT6ehIPDfX0
R3
IHDD5f4Z]9KR?P7`89_jMe3
R0
w1723172724
8D:/git-repository/fpga_training/ip_core_top_example/rtl/div_clk.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/div_clk.v
!i122 4
R12
R4
R5
r1
!s85 0
31
Z13 !s108 1725267117.000000
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/div_clk.v|
!i113 0
R7
R8
R1
vdpram_ip
R2
!i10b 1
!s100 LSIajfANB5XfaX^M?ZR4b0
R3
Im:;NZQ@^1QECio;FRf>^T1
R0
w1725266905
8D:/git-repository/fpga_training/ip_core_top_example/q_prj/dpram_ip.v
FD:/git-repository/fpga_training/ip_core_top_example/q_prj/dpram_ip.v
!i122 9
L0 40 79
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_top_example/q_prj/dpram_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj|D:/git-repository/fpga_training/ip_core_top_example/q_prj/dpram_ip.v|
!i113 0
R7
R10
R1
vdpram_rd_ctrl
R2
!i10b 1
!s100 fL8aXZ;O6CCDkePjfOXI40
R3
I<bEBl577WbT6Ql;LZm?^[2
R0
w1725253999
8D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_rd_ctrl.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_rd_ctrl.v
!i122 8
L0 1 26
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_rd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_rd_ctrl.v|
!i113 0
R7
R8
R1
vdpram_wr_ctrl
R2
!i10b 1
!s100 N?ET[Q^WN8_giXJnF3ogz2
R3
IabPBAKAW_EbC[LCj]0a:o3
R0
w1725254256
8D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_wr_ctrl.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_wr_ctrl.v
!i122 7
L0 1 31
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_wr_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/dpram_wr_ctrl.v|
!i113 0
R7
R8
R1
vedge_check
Z14 !s110 1725267117
!i10b 1
!s100 ;a;JF`BG;>gYW0H0O9jgG2
R3
IVU^80S5E?Y2d9oD?OaBai2
R0
w1723520718
8D:/git-repository/fpga_training/ip_core_top_example/rtl/edge_check.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/edge_check.v
!i122 3
L0 1 33
R4
R5
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/edge_check.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/edge_check.v|
!i113 0
R7
R8
R1
vkeyboard_scan
R14
!i10b 1
!s100 `^J8bUgCZ<n9h:[>6RMNL2
R3
I[DY9aPdYR[M8^>aA`30g]0
R0
w1724210695
8D:/git-repository/fpga_training/ip_core_top_example/rtl/keyboard_scan.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/keyboard_scan.v
!i122 2
L0 1 117
R4
R5
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/keyboard_scan.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/keyboard_scan.v|
!i113 0
R7
R8
R1
vseg_ctrl
R14
!i10b 1
!s100 RYZBTan`Y3VTbTSJ=>`HE1
R3
I594R0zT^oZgTOGXbJGOVQ0
R0
w1723517484
8D:/git-repository/fpga_training/ip_core_top_example/rtl/seg_ctrl.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/seg_ctrl.v
!i122 1
L0 2 91
R4
R5
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/seg_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/seg_ctrl.v|
!i113 0
R7
R8
R1
vseven_tube
R14
!i10b 1
!s100 e[]KKT?GQK[ENX3aF>nFX1
R3
I_=L3NO`k03QGV[]F2^?]A2
R0
w1725243668
8D:/git-repository/fpga_training/ip_core_top_example/rtl/seven_tube.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/seven_tube.v
!i122 0
L0 1 28
R4
R5
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/seven_tube.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/seven_tube.v|
!i113 0
R7
R8
R1
vtop
R2
!i10b 1
!s100 Vmf`fYLDl>eaMkK;LYk7<3
R3
ILCIHgg[N=B?Vj5:>Sai]f1
R0
w1725253521
8D:/git-repository/fpga_training/ip_core_top_example/rtl/top.v
FD:/git-repository/fpga_training/ip_core_top_example/rtl/top.v
!i122 6
L0 1 169
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_top_example/rtl/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/rtl|D:/git-repository/fpga_training/ip_core_top_example/rtl/top.v|
!i113 0
R7
R8
R1
vtop_tb
!s110 1725267120
!i10b 1
!s100 OR0<lBoi6=]3ecKReT<152
R3
IXcWI[:<<LbDczlleHF`2M1
R0
w1725249255
8D:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim/top_tb.v
FD:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim/top_tb.v
!i122 16
L0 2 228
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim/top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim|D:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim/top_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_top_example/q_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
