design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
reg_bank.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a2f0/reg_bank.vhd,
mips_bram_iface.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a2f0/mips_bram_iface.vhd,
design_1_MIPS_BRAM_IFACE_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_MIPS_BRAM_IFACE_0_0/sim/design_1_MIPS_BRAM_IFACE_0_0.vhd,
design_1_MIPS_BRAM_IFACE_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_MIPS_BRAM_IFACE_1_0/sim/design_1_MIPS_BRAM_IFACE_1_0.vhd,
design_1_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,
gpio_module.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f64d/project_hscod_mips_gpio_module.srcs/sources_1/new/gpio_module.vhd,
design_1_gpio_module_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_gpio_module_0_0/sim/design_1_gpio_module_0_0.vhd,
addr_decoder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ebf8/addr_decoder.vhd,
design_1_addr_decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_addr_decoder_0_0/sim/design_1_addr_decoder_0_0.vhd,
design_1_gpio_module_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_gpio_module_1_0/sim/design_1_gpio_module_1_0.vhd,
design_1_addr_decoder_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_addr_decoder_0_1/sim/design_1_addr_decoder_0_1.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
