<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Feroceon Revisited
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Feroceon%20Revisited&In-Reply-To=%3Cg8dbtk%245i4%241%40ger.gmane.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002974.html">
   <LINK REL="Next"  HREF="002940.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Feroceon Revisited</H1>
    <B>Daniel Gimpelevich</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Feroceon%20Revisited&In-Reply-To=%3Cg8dbtk%245i4%241%40ger.gmane.org%3E"
       TITLE="[Openocd-development] Feroceon Revisited">daniel at gimpelevich.san-francisco.ca.us
       </A><BR>
    <I>Tue Aug 19 04:41:56 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="002974.html">[Openocd-development] [PATCH] jim - NVP additions -
</A></li>
        <LI>Next message: <A HREF="002940.html">[Openocd-development] Feroceon Revisited
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2934">[ date ]</a>
              <a href="thread.html#2934">[ thread ]</a>
              <a href="subject.html#2934">[ subject ]</a>
              <a href="author.html#2934">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello. Before I get into the subject of my message, let me mention the 
following mini-patch:

Index: src/jtag/parport.c
===================================================================
--- src/jtag/parport.c	(revision 929)
+++ src/jtag/parport.c	(working copy)
@@ -101,6 +101,7 @@
 	{ &quot;wiggler_ntrst_inverted&quot;,
 							0x80, 0x10, 0x02, 0x04, 0x08, 0x01, 0x11, 0x80, 0x80, 0x80, 0x00 },
 	{ &quot;old_amt_wiggler&quot;,	0x80, 0x01, 0x02, 0x04, 0x08, 0x10, 0x11, 0x80, 0x80, 0x80, 0x00 },
+	{ &quot;arm-jtag&quot;,			0x80, 0x01, 0x02, 0x04, 0x08, 0x10, 0x01, 0x80, 0x80, 0x80, 0x00 },
 	{ &quot;chameleon&quot;,			0x80, 0x00, 0x04, 0x01, 0x02, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00 },
 	{ &quot;dlc5&quot;,				0x10, 0x00, 0x04, 0x02, 0x01, 0x00, 0x00, 0x00, 0x10, 0x10, 0x00 },
 	{ &quot;triton&quot;,				0x80, 0x08, 0x04, 0x01, 0x02, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00 },

I don't actually have such an adapter, but they currently seem to be the 
cheapest reasonably-made Wigglers sold in the USA:
<A HREF="http://microcontrollershop.com/product_info.php?currency=USD&amp;products_id=589">http://microcontrollershop.com/product_info.php?currency=USD&amp;products_id=589</A>

A very maddening problem in OpenOCD occurs when one deals with a Feroceon 
target with a blank or erased flash, since the undef exception takes over 
immediately upon power-on or reset, taking precedence over any DGBRQ, and 
preventing the CPU from entering a halted state, thus perpetuating a 
chicken and egg dilemma. In this situation, disabling DBGRQ over telnet 
has no real effect, because the exception occurs so quickly. This forum 
post suggests that it may be possible to generate a Feroceon halt by 
manipulating sRST in a specific way:
<A HREF="http://buffalo.nas-central.org/forums/viewtopic.php?p=37774#p37774">http://buffalo.nas-central.org/forums/viewtopic.php?p=37774#p37774</A>
However, this is slightly at odds with Byron Bradley's findings here:
<A HREF="http://buffalo.nas-central.org/index.php/JTAG_&amp;_OpenOCD_for_LS-Pro#Unable_to_halt">http://buffalo.nas-central.org/index.php/JTAG_&amp;_OpenOCD_for_LS-Pro#Unable_to_halt</A>
Interestingly, Byron has found that on some boards, the Feroceon will 
indeed halt in this situation, given enough persistence in trying to get 
it to do so, while on other boards, a halt in this situation is a lost 
cause. The only correlation I could notice was that the halt may be 
possible only on boards not using Marvell's reference 10-pin JTAG design, 
but a more conventional ARM JTAG wiring, but this is something of a SWAG. 
I am posting this appeal for a solution to this list in the hopes that 
Nico Pitre or anybody else who might have one may see it and respond. 
Thank you.

PS - Yes, I tried all the above methods of generating a halt,
unsuccessfully. I even tried making OpenOCD simulate a clocking signal
on sRST, to no avail.


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002974.html">[Openocd-development] [PATCH] jim - NVP additions -
</A></li>
	<LI>Next message: <A HREF="002940.html">[Openocd-development] Feroceon Revisited
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2934">[ date ]</a>
              <a href="thread.html#2934">[ thread ]</a>
              <a href="subject.html#2934">[ subject ]</a>
              <a href="author.html#2934">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
