<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\impl\gwsynthesis\arduino_io_ad_tang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io_ad\arduino_io_ad_tang\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 13 15:19:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2443</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2220</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>arduino_clock_ibuf/I </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_clk_s2/Q </td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0/Q </td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>arduino_clock</td>
<td>100.000(MHz)</td>
<td>372.063(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.000(MHz)</td>
<td>109.510(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of wire_mem_src_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_src_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_key_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_cmd_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clka!</h4>
<h4>No timing paths to get frequency of wire_mem_dst_clkb!</h4>
<h4>No timing paths to get frequency of wire_mem_ram_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>arduino_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>arduino_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_src_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_key_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_cmd_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_dst_clkb</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>wire_mem_ram_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.868</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.097</td>
</tr>
<tr>
<td>2</td>
<td>0.868</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.097</td>
</tr>
<tr>
<td>3</td>
<td>1.052</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.913</td>
</tr>
<tr>
<td>4</td>
<td>1.052</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.913</td>
</tr>
<tr>
<td>5</td>
<td>1.331</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.634</td>
</tr>
<tr>
<td>6</td>
<td>1.585</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.380</td>
</tr>
<tr>
<td>7</td>
<td>1.585</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_5_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.380</td>
</tr>
<tr>
<td>8</td>
<td>1.585</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.380</td>
</tr>
<tr>
<td>9</td>
<td>1.585</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_7_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.380</td>
</tr>
<tr>
<td>10</td>
<td>1.651</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.314</td>
</tr>
<tr>
<td>11</td>
<td>1.759</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.206</td>
</tr>
<tr>
<td>12</td>
<td>1.850</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.115</td>
</tr>
<tr>
<td>13</td>
<td>1.950</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_2_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.015</td>
</tr>
<tr>
<td>14</td>
<td>1.976</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_1_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.989</td>
</tr>
<tr>
<td>15</td>
<td>1.988</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_0_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.977</td>
</tr>
<tr>
<td>16</td>
<td>2.020</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_5_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.945</td>
</tr>
<tr>
<td>17</td>
<td>2.159</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_3_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.806</td>
</tr>
<tr>
<td>18</td>
<td>2.159</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_4_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.806</td>
</tr>
<tr>
<td>19</td>
<td>2.302</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.663</td>
</tr>
<tr>
<td>20</td>
<td>2.389</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.576</td>
</tr>
<tr>
<td>21</td>
<td>2.410</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_key_din_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.555</td>
</tr>
<tr>
<td>22</td>
<td>2.521</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_6_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.444</td>
</tr>
<tr>
<td>23</td>
<td>2.521</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_7_s0/CE</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.444</td>
</tr>
<tr>
<td>24</td>
<td>2.627</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.338</td>
</tr>
<tr>
<td>25</td>
<td>2.627</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/Q</td>
<td>my_encryption_engine/mem_src_din_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.338</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.540</td>
<td>my_encryption_engine/n1749_s9/I3</td>
<td>my_encryption_engine/mem_src_clk_s0/D</td>
<td>wire_mem_src_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.046</td>
<td>my_encryption_engine/n1944_s9/I2</td>
<td>my_encryption_engine/mem_cmd_clk_s0/D</td>
<td>wire_mem_cmd_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>0.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.035</td>
<td>my_encryption_engine/n1797_s9/I1</td>
<td>my_encryption_engine/mem_ram_clk_s0/D</td>
<td>wire_mem_ram_clk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.034</td>
<td>my_encryption_engine/n1747_s11/I3</td>
<td>my_encryption_engine/mem_key_clk_s0/D</td>
<td>wire_mem_key_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.740</td>
</tr>
<tr>
<td>5</td>
<td>0.010</td>
<td>my_encryption_engine/n1517_s13/I0</td>
<td>my_encryption_engine/mem_dst_clk_s0/D</td>
<td>wire_mem_dst_clkb:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-1.728</td>
<td>1.784</td>
</tr>
<tr>
<td>6</td>
<td>0.202</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_11_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.558</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.558</td>
</tr>
<tr>
<td>8</td>
<td>0.205</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.561</td>
</tr>
<tr>
<td>9</td>
<td>0.224</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.581</td>
</tr>
<tr>
<td>10</td>
<td>0.224</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.581</td>
</tr>
<tr>
<td>11</td>
<td>0.263</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.619</td>
</tr>
<tr>
<td>12</td>
<td>0.268</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.625</td>
</tr>
<tr>
<td>13</td>
<td>0.273</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.629</td>
</tr>
<tr>
<td>14</td>
<td>0.317</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.673</td>
</tr>
<tr>
<td>15</td>
<td>0.317</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_9_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.673</td>
</tr>
<tr>
<td>16</td>
<td>0.322</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_1_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.678</td>
</tr>
<tr>
<td>17</td>
<td>0.322</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.679</td>
</tr>
<tr>
<td>18</td>
<td>0.322</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.679</td>
</tr>
<tr>
<td>19</td>
<td>0.327</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_1_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.683</td>
</tr>
<tr>
<td>20</td>
<td>0.330</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.686</td>
</tr>
<tr>
<td>21</td>
<td>0.333</td>
<td>myarduino_io_ad/reg_input_buffer_13_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_5_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.690</td>
</tr>
<tr>
<td>22</td>
<td>0.336</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_4_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.693</td>
</tr>
<tr>
<td>23</td>
<td>0.337</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_src_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.693</td>
</tr>
<tr>
<td>24</td>
<td>0.340</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.697</td>
</tr>
<tr>
<td>25</td>
<td>0.360</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
<td>myarduino_io_ad/mem_key_ad_3_s2/D</td>
<td>arduino_clock:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.311</td>
<td>0.717</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.182</td>
<td>4.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sysclk</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>11.285</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>my_encryption_engine/mem_key_din_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>my_encryption_engine/mem_key_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 22.613%; route: 6.808, 74.837%; tC2Q: 0.232, 2.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>11.285</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>my_encryption_engine/mem_key_din_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>my_encryption_engine/mem_key_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 22.613%; route: 6.808, 74.837%; tC2Q: 0.232, 2.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>my_encryption_engine/mem_key_din_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>my_encryption_engine/mem_key_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 23.079%; route: 6.624, 74.318%; tC2Q: 0.232, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/mem_key_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/mem_key_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 23.079%; route: 6.624, 74.318%; tC2Q: 0.232, 2.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.252</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>my_encryption_engine/n1685_s12/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1685_s12/F</td>
</tr>
<tr>
<td>10.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>my_encryption_engine/mem_key_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>my_encryption_engine/mem_key_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.300, 26.638%; route: 6.102, 70.675%; tC2Q: 0.232, 2.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>my_encryption_engine/mem_key_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>my_encryption_engine/mem_key_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 24.546%; route: 6.091, 72.686%; tC2Q: 0.232, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>my_encryption_engine/mem_key_din_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>my_encryption_engine/mem_key_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 24.546%; route: 6.091, 72.686%; tC2Q: 0.232, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 24.546%; route: 6.091, 72.686%; tC2Q: 0.232, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>10.087</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>my_encryption_engine/mem_key_din_7_s4/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s4/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td>my_encryption_engine/mem_key_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][B]</td>
<td>my_encryption_engine/mem_key_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 24.546%; route: 6.091, 72.686%; tC2Q: 0.232, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>9.932</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td>my_encryption_engine/n1679_s12/I2</td>
</tr>
<tr>
<td>10.502</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1679_s12/F</td>
</tr>
<tr>
<td>10.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td>my_encryption_engine/mem_key_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][B]</td>
<td>my_encryption_engine/mem_key_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.300, 27.663%; route: 5.782, 69.547%; tC2Q: 0.232, 2.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>9.932</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/n1681_s12/I2</td>
</tr>
<tr>
<td>10.394</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1681_s12/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>my_encryption_engine/mem_key_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.192, 26.711%; route: 5.782, 70.462%; tC2Q: 0.232, 2.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>9.932</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>my_encryption_engine/n1683_s12/I2</td>
</tr>
<tr>
<td>10.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1683_s12/F</td>
</tr>
<tr>
<td>10.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>my_encryption_engine/mem_key_din_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>my_encryption_engine/mem_key_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.101, 25.889%; route: 5.782, 71.252%; tC2Q: 0.232, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>10.203</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>my_encryption_engine/mem_src_din_2_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>my_encryption_engine/mem_src_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 25.665%; route: 5.726, 71.441%; tC2Q: 0.232, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>10.177</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>my_encryption_engine/mem_src_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>my_encryption_engine/mem_src_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 25.747%; route: 5.700, 71.349%; tC2Q: 0.232, 2.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>10.165</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>my_encryption_engine/mem_src_din_0_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>my_encryption_engine/mem_src_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 25.786%; route: 5.688, 71.306%; tC2Q: 0.232, 2.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/mem_src_din_5_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>my_encryption_engine/mem_src_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 25.890%; route: 5.656, 71.190%; tC2Q: 0.232, 2.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>9.994</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>my_encryption_engine/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>my_encryption_engine/mem_src_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 26.353%; route: 5.517, 70.675%; tC2Q: 0.232, 2.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>9.994</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 26.353%; route: 5.517, 70.675%; tC2Q: 0.232, 2.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.302</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>my_encryption_engine/n1729_s12/I2</td>
</tr>
<tr>
<td>9.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1729_s12/F</td>
</tr>
<tr>
<td>9.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>my_encryption_engine/mem_src_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>my_encryption_engine/mem_src_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.279, 29.741%; route: 5.152, 67.231%; tC2Q: 0.232, 3.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.302</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>my_encryption_engine/n1727_s12/I2</td>
</tr>
<tr>
<td>9.764</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1727_s12/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>my_encryption_engine/mem_src_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>my_encryption_engine/mem_src_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.192, 28.934%; route: 5.152, 68.003%; tC2Q: 0.232, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>my_encryption_engine/n1697_s16/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1697_s16/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>my_encryption_engine/mem_key_din_7_s6/I3</td>
</tr>
<tr>
<td>8.832</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C32[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_key_din_7_s6/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/n1691_s12/I2</td>
</tr>
<tr>
<td>9.743</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1691_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/mem_key_din_1_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>my_encryption_engine/mem_key_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.192, 29.013%; route: 5.131, 67.917%; tC2Q: 0.232, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>9.632</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>my_encryption_engine/mem_src_din_6_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][B]</td>
<td>my_encryption_engine/mem_src_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 27.632%; route: 5.155, 69.252%; tC2Q: 0.232, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>my_encryption_engine/mem_src_din_7_s4/I2</td>
</tr>
<tr>
<td>9.445</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s4/F</td>
</tr>
<tr>
<td>9.632</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>my_encryption_engine/mem_src_din_7_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>my_encryption_engine/mem_src_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 27.632%; route: 5.155, 69.252%; tC2Q: 0.232, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>8.956</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>my_encryption_engine/n1735_s12/I2</td>
</tr>
<tr>
<td>9.526</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1735_s12/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>my_encryption_engine/mem_src_din_3_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>my_encryption_engine/mem_src_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.300, 31.344%; route: 4.806, 65.494%; tC2Q: 0.232, 3.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/reg_command_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>2.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>my_encryption_engine/reg_command_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/reg_command_buffer_4_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>my_encryption_engine/n2736_s4/I2</td>
</tr>
<tr>
<td>3.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n2736_s4/F</td>
</tr>
<tr>
<td>4.196</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>my_encryption_engine/reg_int_data_01_7_s5/I0</td>
</tr>
<tr>
<td>4.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/reg_int_data_01_7_s5/F</td>
</tr>
<tr>
<td>6.920</td>
<td>2.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>my_encryption_engine/n1745_s13/I0</td>
</tr>
<tr>
<td>7.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1745_s13/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>my_encryption_engine/mem_src_din_7_s5/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/mem_src_din_7_s5/F</td>
</tr>
<tr>
<td>8.956</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/n1733_s12/I2</td>
</tr>
<tr>
<td>9.526</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1733_s12/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>12.188</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/mem_src_din_4_s0/CLK</td>
</tr>
<tr>
<td>12.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>my_encryption_engine/mem_src_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.300, 31.344%; route: 4.806, 65.494%; tC2Q: 0.232, 3.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n1749_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_src_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_src_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R22C34[0][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n1749_s9/I3</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1749_s9/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_src_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n1944_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_cmd_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_cmd_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C33[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/Q</td>
</tr>
<tr>
<td>0.142</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n1944_s9/I2</td>
</tr>
<tr>
<td>0.374</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1944_s9/F</td>
</tr>
<tr>
<td>0.496</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>my_encryption_engine/n1944_s8/I0</td>
</tr>
<tr>
<td>0.728</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1944_s8/F</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_cmd_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>my_encryption_engine/mem_cmd_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 63.721%; route: 0.122, 16.771%; tC2Q: 0.142, 19.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n1797_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_ram_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_ram_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n1797_s9/I1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1797_s9/F</td>
</tr>
<tr>
<td>1.375</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>my_encryption_engine/n1797_s6/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1797_s6/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_ram_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>my_encryption_engine/mem_ram_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 41.852%; route: 0.004, 0.202%; tC2Q: 1.008, 57.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n1747_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_key_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_key_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R24C35[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0/Q</td>
</tr>
<tr>
<td>1.160</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">my_encryption_engine/n1747_s11/I3</td>
</tr>
<tr>
<td>1.392</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1747_s11/F</td>
</tr>
<tr>
<td>1.396</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>my_encryption_engine/n1747_s9/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1747_s9/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_key_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 33.108%; route: 0.004, 0.201%; tC2Q: 1.160, 66.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>my_encryption_engine/n1517_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wire_mem_dst_clkb:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>wire_mem_dst_clkb</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/n1517_s13/I0</td>
</tr>
<tr>
<td>1.372</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1517_s13/F</td>
</tr>
<tr>
<td>1.494</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/n1517_s11/I2</td>
</tr>
<tr>
<td>1.784</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">my_encryption_engine/n1517_s11/F</td>
</tr>
<tr>
<td>1.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">my_encryption_engine/mem_dst_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>my_encryption_engine/mem_dst_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 36.657%; route: 0.122, 6.845%; tC2Q: 1.008, 56.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_19_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/n386_s9/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n386_s9/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_11_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/n288_s9/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n288_s9/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_18_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/n388_s9/I1</td>
</tr>
<tr>
<td>1.979</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n388_s9/F</td>
</tr>
<tr>
<td>1.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.766</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>myarduino_io_ad/n390_s9/I2</td>
</tr>
<tr>
<td>1.998</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n390_s9/F</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>myarduino_io_ad/mem_src_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 39.943%; route: 0.147, 25.280%; tC2Q: 0.202, 34.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.766</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>myarduino_io_ad/n326_s9/I2</td>
</tr>
<tr>
<td>1.998</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n326_s9/F</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 39.943%; route: 0.147, 25.280%; tC2Q: 0.202, 34.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>myarduino_io_ad/n350_s9/I1</td>
</tr>
<tr>
<td>2.037</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n350_s9/F</td>
</tr>
<tr>
<td>2.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>myarduino_io_ad/n360_s9/I1</td>
</tr>
<tr>
<td>2.043</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n360_s9/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>myarduino_io_ad/mem_key_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.395%; route: 0.134, 21.449%; tC2Q: 0.201, 32.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/n358_s9/I2</td>
</tr>
<tr>
<td>2.047</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n358_s9/F</td>
</tr>
<tr>
<td>2.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>myarduino_io_ad/mem_key_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.084%; route: 0.138, 21.975%; tC2Q: 0.201, 31.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_21_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/n318_s9/I1</td>
</tr>
<tr>
<td>2.091</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n318_s9/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_17_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>myarduino_io_ad/n294_s9/I1</td>
</tr>
<tr>
<td>2.091</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n294_s9/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_9_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_9_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>myarduino_io_ad/mem_dst_ad_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.752</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>myarduino_io_ad/n342_s9/I2</td>
</tr>
<tr>
<td>2.096</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n342_s9/F</td>
</tr>
<tr>
<td>2.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_1_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_1_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.713%; route: 0.132, 19.509%; tC2Q: 0.202, 29.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
</tr>
<tr>
<td>1.752</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/n384_s9/I2</td>
</tr>
<tr>
<td>2.096</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n384_s9/F</td>
</tr>
<tr>
<td>2.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/mem_src_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>myarduino_io_ad/mem_src_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.671%; route: 0.133, 19.574%; tC2Q: 0.202, 29.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>myarduino_io_ad/n296_s9/I1</td>
</tr>
<tr>
<td>2.097</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n296_s9/F</td>
</tr>
<tr>
<td>2.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_dst_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>myarduino_io_ad/mem_dst_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.657%; route: 0.134, 19.743%; tC2Q: 0.201, 29.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>myarduino_io_ad/reg_input_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_9_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>myarduino_io_ad/n374_s9/I2</td>
</tr>
<tr>
<td>2.101</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n374_s9/F</td>
</tr>
<tr>
<td>2.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>myarduino_io_ad/mem_key_ad_1_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_1_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>myarduino_io_ad/mem_key_ad_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.345%; route: 0.138, 20.238%; tC2Q: 0.201, 29.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_20_s0/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/n320_s9/I1</td>
</tr>
<tr>
<td>2.104</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n320_s9/F</td>
</tr>
<tr>
<td>2.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>myarduino_io_ad/mem_cmd_ad_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.797%; route: 0.252, 36.776%; tC2Q: 0.202, 29.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>myarduino_io_ad/reg_input_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_13_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>myarduino_io_ad/n398_s9/I2</td>
</tr>
<tr>
<td>2.107</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n398_s9/F</td>
</tr>
<tr>
<td>2.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_5_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_5_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>myarduino_io_ad/mem_src_ad_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 49.867%; route: 0.145, 20.996%; tC2Q: 0.201, 29.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>myarduino_io_ad/reg_input_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_12_s0/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>myarduino_io_ad/n400_s9/I2</td>
</tr>
<tr>
<td>2.110</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n400_s9/F</td>
</tr>
<tr>
<td>2.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>myarduino_io_ad/mem_src_ad_4_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_4_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>myarduino_io_ad/mem_src_ad_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.484%; route: 0.259, 37.361%; tC2Q: 0.202, 29.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.747</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>myarduino_io_ad/n392_s9/I1</td>
</tr>
<tr>
<td>2.111</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n392_s9/F</td>
</tr>
<tr>
<td>2.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_src_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>myarduino_io_ad/mem_src_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.491%; route: 0.128, 18.524%; tC2Q: 0.201, 28.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>myarduino_io_ad/reg_input_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_16_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>myarduino_io_ad/n328_s9/I1</td>
</tr>
<tr>
<td>2.114</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n328_s9/F</td>
</tr>
<tr>
<td>2.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_cmd_ad_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>myarduino_io_ad/mem_cmd_ad_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.293%; route: 0.263, 37.718%; tC2Q: 0.202, 28.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>arduino_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>arduino_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR49[A]</td>
<td>arduino_clock_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>myarduino_io_ad/reg_input_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">myarduino_io_ad/reg_input_buffer_11_s0/Q</td>
</tr>
<tr>
<td>1.902</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>myarduino_io_ad/n370_s9/I2</td>
</tr>
<tr>
<td>2.134</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td style=" background: #97FFFF;">myarduino_io_ad/n370_s9/F</td>
</tr>
<tr>
<td>2.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td style=" font-weight:bold;">myarduino_io_ad/mem_key_ad_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>307</td>
<td>IOL7[A]</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>1.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>myarduino_io_ad/mem_key_ad_3_s2/CLK</td>
</tr>
<tr>
<td>1.763</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
<tr>
<td>1.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>myarduino_io_ad/mem_key_ad_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.374%; route: 0.283, 39.438%; tC2Q: 0.202, 28.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/arduino_dataout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/arduino_dataout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_dst_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_dst_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_key_din_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_key_din_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>myarduino_io_ad/mem_cmd_ad_11_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_src_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_src_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/mem_key_clk_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/mem_key_clk_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>my_encryption_engine/reg_bank_select_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>7.546</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>11.728</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>my_encryption_engine/reg_bank_select_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>307</td>
<td>sysclk_d</td>
<td>0.868</td>
<td>1.859</td>
</tr>
<tr>
<td>64</td>
<td>mem_ram_ad_13_10</td>
<td>3.070</td>
<td>1.577</td>
</tr>
<tr>
<td>45</td>
<td>n1453_26</td>
<td>3.327</td>
<td>1.253</td>
</tr>
<tr>
<td>43</td>
<td>n2736_9</td>
<td>3.943</td>
<td>1.543</td>
</tr>
<tr>
<td>41</td>
<td>reg_int_data_01_7_9</td>
<td>0.868</td>
<td>2.272</td>
</tr>
<tr>
<td>37</td>
<td>reg_input_buffer[14]</td>
<td>5.581</td>
<td>1.935</td>
</tr>
<tr>
<td>36</td>
<td>statemachine_command[0]</td>
<td>3.370</td>
<td>0.789</td>
</tr>
<tr>
<td>34</td>
<td>statemachine_command[1]</td>
<td>3.075</td>
<td>0.976</td>
</tr>
<tr>
<td>32</td>
<td>n1633_20</td>
<td>4.707</td>
<td>0.983</td>
</tr>
<tr>
<td>31</td>
<td>statemachine_command[3]</td>
<td>3.107</td>
<td>0.982</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C22</td>
<td>91.67%</td>
</tr>
<tr>
<td>R31C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C32</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C22</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
