Partition Merge report for rc4
Fri Jun 16 18:10:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri Jun 16 18:10:57 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa2                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1600                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,832                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                   ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; swap:SWAP|SW[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|SW[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|address[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|data[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|finish         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|finish         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|q[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|start          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|start          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|state[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_i[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_addr_j[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_i[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|temp_val_j[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|wren           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; swap:SWAP|wren           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_50~inputCLKENA0    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                    ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top  ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 230  ; 113              ; 576                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 388  ; 145              ; 305                            ; 0                              ;
;     -- 7 input functions                    ; 11   ; 3                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 49   ; 40               ; 76                             ; 0                              ;
;     -- 5 input functions                    ; 55   ; 30               ; 95                             ; 0                              ;
;     -- 4 input functions                    ; 62   ; 23               ; 22                             ; 0                              ;
;     -- <=3 input functions                  ; 211  ; 49               ; 112                            ; 0                              ;
; Memory ALUT usage                           ; 0    ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0    ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0    ; 0                ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 273  ; 157              ; 1170                           ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
;                                             ;      ;                  ;                                ;                                ;
; I/O pins                                    ; 67   ; 0                ; 0                              ; 0                              ;
; I/O registers                               ; 0    ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 6144 ; 0                ; 18688                          ; 0                              ;
; Total block memory implementation bits      ; 0    ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0    ; 0                ; 0                              ; 1                              ;
;                                             ;      ;                  ;                                ;                                ;
; Connections                                 ;      ;                  ;                                ;                                ;
;     -- Input Connections                    ; 368  ; 245              ; 1789                           ; 1                              ;
;     -- Registered Input Connections         ; 156  ; 166              ; 1337                           ; 0                              ;
;     -- Output Connections                   ; 947  ; 521              ; 35                             ; 900                            ;
;     -- Registered Output Connections        ; 24   ; 521              ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Internal Connections                        ;      ;                  ;                                ;                                ;
;     -- Total Connections                    ; 4052 ; 1835             ; 6393                           ; 909                            ;
;     -- Registered Connections               ; 1487 ; 1458             ; 4723                           ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; External Connections                        ;      ;                  ;                                ;                                ;
;     -- Top                                  ; 0    ; 254              ; 914                            ; 147                            ;
;     -- sld_hub:auto_hub                     ; 254  ; 20               ; 292                            ; 200                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 914  ; 292              ; 64                             ; 554                            ;
;     -- hard_block:auto_generated_inst       ; 147  ; 200              ; 554                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Partition Interface                         ;      ;                  ;                                ;                                ;
;     -- Input Ports                          ; 72   ; 144              ; 288                            ; 4                              ;
;     -- Output Ports                         ; 80   ; 161              ; 161                            ; 9                              ;
;     -- Bidir Ports                          ; 0    ; 0                ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Registered Ports                            ;      ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0    ; 3                ; 151                            ; 0                              ;
;     -- Registered Output Ports              ; 0    ; 107              ; 147                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Port Connectivity                           ;      ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0    ; 3                ; 160                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0    ; 34               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0    ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0    ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0    ; 94               ; 77                             ; 0                              ;
;     -- Output Ports with no Source          ; 0    ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0    ; 99               ; 91                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0    ; 83               ; 149                            ; 0                              ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                     ;
+-------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                    ; Partition ; Type          ; Location ; Status      ;
+-------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; CLOCK_50                                                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK_50                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK_50~input                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX0[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX1[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX2[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX3[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX4[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; HEX5[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; KEY[0]                                                                  ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[0]                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[0]~input                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; KEY[1]                                                                  ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[1]                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[1]~input                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; KEY[2]                                                                  ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[2]                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[2]~input                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; KEY[3]                                                                  ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[3]                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[3]~input                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[0]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[0]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[0]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[1]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[1]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[1]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[2]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[2]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[2]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[3]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[3]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[3]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[4]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[4]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[4]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[5]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[5]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[5]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[6]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[6]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[6]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[7]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[7]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[7]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[8]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[8]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[8]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; LEDR[9]                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDR[9]                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDR[9]~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[0]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[0]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[0]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[1]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[1]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[1]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[2]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[2]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[2]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[3]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[3]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[3]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[4]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[4]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[4]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[5]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[5]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[5]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[6]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[6]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[6]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[7]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[7]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[7]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[8]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[8]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[8]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; SW[9]                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[9]                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[9]~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; altera_reserved_tck                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; altera_reserved_tdi                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; altera_reserved_tdo                                                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; altera_reserved_tms                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.D_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.E_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
; jtag.bp.S_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                         ;           ;               ;          ;             ;
+-------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 923            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 838            ;
;     -- 7 input functions                    ; 14             ;
;     -- 6 input functions                    ; 165            ;
;     -- 5 input functions                    ; 180            ;
;     -- 4 input functions                    ; 107            ;
;     -- <=3 input functions                  ; 372            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1600           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 24832          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 954            ;
; Total fan-out                               ; 10793          ;
; Average fan-out                             ; 4.03           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Encrypted_ROM:E|altsyncram:altsyncram_component|altsyncram_gfg4:auto_generated|altsyncram_g7h3:altsyncram1|ALTSYNCRAM                                                                                 ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; ./secret_messages/msg_1_for_task2b/message.mif ;
; d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                                      ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                                      ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9ph4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 73           ; 256          ; 73           ; 18688 ; None                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 16 18:10:55 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off rc4 -c rc4 --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 179 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 146 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/timol/Desktop/xuan_tung_luu_30236798_Lab_4/rtl/ksa2.sv Line: 37
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/timol/Desktop/xuan_tung_luu_30236798_Lab_4/rtl/ksa2.sv Line: 37
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/timol/Desktop/xuan_tung_luu_30236798_Lab_4/rtl/ksa2.sv Line: 37
Info (21057): Implemented 2197 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2028 logic cells
    Info (21064): Implemented 97 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Fri Jun 16 18:10:57 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


