Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Mon Feb 10 12:32:47 2020
| Host              : puja-MS-7B48 running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xczu21dr-ffvd1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Clock Region Cell Placement per Global Clock: Region X1Y0
20. Clock Region Cell Placement per Global Clock: Region X2Y0
21. Clock Region Cell Placement per Global Clock: Region X3Y0
22. Clock Region Cell Placement per Global Clock: Region X4Y0
23. Clock Region Cell Placement per Global Clock: Region X5Y0
24. Clock Region Cell Placement per Global Clock: Region X1Y1
25. Clock Region Cell Placement per Global Clock: Region X2Y1
26. Clock Region Cell Placement per Global Clock: Region X3Y1
27. Clock Region Cell Placement per Global Clock: Region X4Y1
28. Clock Region Cell Placement per Global Clock: Region X5Y1
29. Clock Region Cell Placement per Global Clock: Region X1Y2
30. Clock Region Cell Placement per Global Clock: Region X2Y2
31. Clock Region Cell Placement per Global Clock: Region X3Y2
32. Clock Region Cell Placement per Global Clock: Region X4Y2
33. Clock Region Cell Placement per Global Clock: Region X5Y2
34. Clock Region Cell Placement per Global Clock: Region X0Y3
35. Clock Region Cell Placement per Global Clock: Region X1Y3
36. Clock Region Cell Placement per Global Clock: Region X2Y3
37. Clock Region Cell Placement per Global Clock: Region X3Y3
38. Clock Region Cell Placement per Global Clock: Region X4Y3
39. Clock Region Cell Placement per Global Clock: Region X5Y3
40. Clock Region Cell Placement per Global Clock: Region X0Y4
41. Clock Region Cell Placement per Global Clock: Region X1Y4
42. Clock Region Cell Placement per Global Clock: Region X2Y4
43. Clock Region Cell Placement per Global Clock: Region X3Y4
44. Clock Region Cell Placement per Global Clock: Region X4Y4
45. Clock Region Cell Placement per Global Clock: Region X5Y4
46. Clock Region Cell Placement per Global Clock: Region X0Y5
47. Clock Region Cell Placement per Global Clock: Region X1Y5
48. Clock Region Cell Placement per Global Clock: Region X2Y5
49. Clock Region Cell Placement per Global Clock: Region X3Y5
50. Clock Region Cell Placement per Global Clock: Region X4Y5
51. Clock Region Cell Placement per Global Clock: Region X5Y5
52. Clock Region Cell Placement per Global Clock: Region X0Y6
53. Clock Region Cell Placement per Global Clock: Region X1Y6
54. Clock Region Cell Placement per Global Clock: Region X2Y6
55. Clock Region Cell Placement per Global Clock: Region X3Y6
56. Clock Region Cell Placement per Global Clock: Region X4Y6
57. Clock Region Cell Placement per Global Clock: Region X2Y7
58. Clock Region Cell Placement per Global Clock: Region X3Y7
59. Clock Region Cell Placement per Global Clock: Region X4Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   10 |       216 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       312 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                                                                | Net                                                                                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y48 | X1Y2         | X2Y3 |                   |                41 |       70929 |               0 |       10.312 | clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                         | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y26  | X4Y1         | X4Y1 |                   |                 2 |         464 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y145 | X4Y6         | X4Y6 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_bufg_place/O                                                      | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y171 | X4Y7         | X4Y7 | n/a               |                 4 |           0 |            1136 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/enable_reg[3]_bufg_place/O                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                                             |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y126 | X4Y5         | X4Y5 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_bufg_place/O                                           | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]                     |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y127 | X4Y5         | X4Y5 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_bufg_place/O                                           | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]                     |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y99  | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            1120 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/s_axis_sorted_metrics_tvalid_pipe[0]_i_1_bufg_place/O | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y100 | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            1024 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_bufg_place/O                                                   | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y152 | X4Y6         | X4Y6 | n/a               |                18 |           0 |           15100 |          n/a | n/a                                                                                                 | design_1_i/dec/inst/RESET_I/core_reset_n_o_reg_bufg_place/O                                                                               | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g9        | src9      | BUFGCE/O        | None       | BUFGCE_X0Y158 | X4Y6         | X4Y6 | n/a               |                 9 |           0 |            3605 |          n/a | n/a                                                                                                 | design_1_i/enc/inst/RESET_I/core_reset_n_o_reg_bufg_place/O                                                                               | design_1_i/enc/inst/RESET_I/core_reset_n                                                                    |
| g10       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y116 | X4Y4         | X4Y4 | n/a               |                13 |           0 |            2599 |          n/a | n/a                                                                                                 | design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                     | Net                                                                                                                    |
+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0         | X0Y0         |           1 |               0 |              10.312 | clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                               | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                 |
| src1      | g1        | BSCANE2/TCK     | None       | CONFIG_SITE_X0Y0 | X5Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                   |
| src2      | g2        | FDRE/Q          | None       | SLICE_X65Y302    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_bufg_rep/Q                                             | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]_bufg_place_bufg_rep                       |
| src3      | g3        | FDRE/Q          | None       | SLICE_X59Y410    | X2Y6         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/enable_reg[3]_bufg_rep/Q                                            | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]_bufg_place_bufg_rep                                    |
| src4      | g4        | FDRE/Q          | None       | SLICE_X68Y315    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_bufg_rep/Q                                  | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0]_bufg_place_bufg_rep            |
| src5      | g5        | FDRE/Q          | None       | SLICE_X68Y315    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_bufg_rep/Q                                  | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0]_bufg_place_bufg_rep            |
| src6      | g6        | LUT2/O          | None       | SLICE_X51Y247    | X2Y4         |           1 |               3 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/s_axis_sorted_metrics_tvalid_pipe[0]_i_1/O | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0]_bufg_place |
| src7      | g7        | FDRE/Q          | None       | SLICE_X66Y241    | X3Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_bufg_rep/Q                                          | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]_bufg_place_bufg_rep                    |
| src8      | g8        | FDRE/Q          | None       | SLICE_X68Y308    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/dec/inst/RESET_I/core_reset_n_o_reg_bufg_rep/Q                                                                      | design_1_i/dec/inst/RESET_I/core_reset_n_bufg_place_bufg_rep                                                           |
| src9      | g9        | FDRE/Q          | None       | SLICE_X68Y308    | X3Y5         |           1 |               0 |                     |                                                                                                     | design_1_i/enc/inst/RESET_I/core_reset_n_o_reg_bufg_rep/Q                                                                      | design_1_i/enc/inst/RESET_I/core_reset_n_bufg_place_bufg_rep                                                           |
| src10     | g10       | FDRE/Q          | None       | SLICE_X68Y249    | X3Y4         |           1 |               0 |                     |                                                                                                     | design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep                                                  |
+-----------+-----------+-----------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |   1* |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    5 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    7 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    8 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    8 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    0 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    4 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    0 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     1* |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      4 |      24 |   5008 |   15360 |    145 |    4320 |     29 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      4 |      24 |   1312 |   22080 |    187 |    4800 |     32 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      4 |      24 |     53 |   19200 |     32 |    5280 |     24 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y0              |      4 |      24 |     77 |   15360 |     32 |    4320 |     36 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y0              |      1 |      24 |     59 |   21120 |     32 |    5280 |     24 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      4 |      24 |   2765 |   15360 |     87 |    4320 |     39 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      4 |      24 |   2613 |   22080 |    198 |    4800 |     40 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      5 |      24 |   4586 |   19200 |    140 |    5280 |     40 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y1              |      5 |      24 |     52 |   15360 |     16 |    4320 |     28 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y1              |      2 |      24 |    189 |   21120 |      0 |    5280 |     24 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |    218 |   15360 |     30 |    4320 |     34 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      3 |      24 |   1296 |   22080 |     80 |    4800 |     38 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      3 |      24 |    812 |   19200 |     26 |    5280 |     26 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y2              |      4 |      24 |     61 |   15360 |     48 |    4320 |     36 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |      0 |   21120 |      0 |    5280 |     22 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y3              |      1 |      24 |      9 |   20160 |      0 |    3840 |     21 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      3 |      24 |   1496 |   16320 |     18 |    4800 |     13 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y3              |      4 |      24 |   6814 |   22080 |    947 |    4800 |     15 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      4 |      24 |   4848 |   19200 |    540 |    5280 |     43 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y3              |      5 |      24 |   3732 |   15360 |    128 |    4320 |     46 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |    275 |   21120 |     48 |    5280 |     48 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y4              |      1 |      24 |     18 |   20160 |      0 |    3840 |     20 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      3 |      24 |    746 |   16320 |     80 |    4800 |     44 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      5 |      24 |   4333 |   22080 |    117 |    4800 |     39 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      6 |      24 |   3976 |   19200 |     80 |    5280 |     36 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y4              |      7 |      24 |   2071 |   15360 |    146 |    4320 |     38 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |     64 |   21120 |     16 |    5280 |     36 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y5              |      1 |      24 |     18 |   20160 |      0 |    3840 |     20 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      1 |      24 |     95 |   16320 |     48 |    4800 |     36 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      5 |      24 |   2495 |   22080 |     71 |    4800 |     38 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      5 |      24 |   2346 |   19200 |     49 |    5280 |     26 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y5              |      8 |      24 |      0 |   15360 |      0 |    4320 |     38 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y5              |      1 |      24 |      0 |   21120 |      0 |    5280 |      2 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y6              |      1 |      24 |     18 |   20160 |      0 |    3840 |     12 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      2 |      24 |    211 |   16320 |     16 |    4800 |     34 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y6              |      6 |      24 |   2824 |   22080 |     74 |    4800 |     36 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      6 |      24 |   1867 |   19200 |     97 |    5280 |     41 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y6              |      8 |      24 |      0 |   15360 |      0 |    4320 |     25 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   16320 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y7              |      5 |      24 |   3812 |   22080 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y7              |      5 |      24 |   1371 |   19200 |      0 |    5280 |      2 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y7              |      4 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 |
+----+----+----+----+----+----+----+
| Y7 |  0 |  0 |  5 |  5 |  4 |  0 |
| Y6 |  1 |  2 |  6 |  6 |  6 |  0 |
| Y5 |  1 |  1 |  5 |  5 |  5 |  1 |
| Y4 |  1 |  3 |  5 |  6 |  6 |  1 |
| Y3 |  1 |  3 |  4 |  4 |  5 |  1 |
| Y2 |  0 |  2 |  3 |  3 |  3 |  1 |
| Y1 |  0 |  4 |  4 |  5 |  5 |  2 |
| Y0 |  0 |  4 |  4 |  4 |  4 |  1 |
+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.312 | {0.000 5.156} | X2Y3     |       66213 |        0 |              0 |        0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----------+----------+-------+-------+------+
|    | X0  | X1       | X2       | X3    | X4    | X5   |
+----+-----+----------+----------+-------+-------+------+
| Y7 |   0 |        0 |     3812 |  1372 |     0 |    0 |
| Y6 |  24 |      244 |     2916 |  1985 |    13 |    0 |
| Y5 |  28 |      161 |     2586 |  2408 |    19 |    1 |
| Y4 |  28 |      848 |     4470 |  4074 |  2236 |   98 |
| Y3 |  26 |     1524 | (R) 7769 |  5410 |  3883 |  347 |
| Y2 |   0 |  (D) 265 |     1395 |   851 |   127 |   11 |
| Y1 |   0 |     2872 |     2831 |  4443 |    82 |   42 |
| Y0 |   1 |     5169 |     1515 |    97 |   127 |  103 |
+----+-----+----------+----------+-------+-------+------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g1        | BUFGCE/O        | X4Y1              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y1     |         462 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------+-----------+------+
|    | X0 | X1 | X2 | X3   | X4        | X5   |
+----+----+----+----+------+-----------+------+
| Y7 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y6 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y5 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y4 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y3 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y2 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y1 |  0 |  0 |  0 |  303 | (R) (D) 0 |  159 |
| Y0 |  0 |  0 |  0 |    0 |         0 |    0 |
+----+----+----+----+------+-----------+------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        1024 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------+-----------+----+
|    | X0 | X1 | X2   | X3   | X4        | X5 |
+----+----+----+------+------+-----------+----+
| Y7 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |    0 |    0 | (R) (D) 0 |  0 |
| Y5 |  0 |  0 |  114 |  176 |         0 |  0 |
| Y4 |  0 |  0 |   72 |  662 |         0 |  0 |
| Y3 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |    0 |    0 |         0 |  0 |
+----+----+----+------+------+-----------+----+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
| g3        | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        1136 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------+-----------+----+
|    | X0 | X1 | X2   | X3   | X4        | X5 |
+----+----+----+------+------+-----------+----+
| Y7 |  0 |  0 |  686 |  220 | (R) (D) 0 |  0 |
| Y6 |  0 |  0 |  190 |   40 |         0 |  0 |
| Y5 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y4 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y3 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |    0 |    0 |         0 |  0 |
+----+----+----+------+------+-----------+----+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        1024 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------+-----------+----+
|    | X0 | X1 | X2   | X3   | X4        | X5 |
+----+----+----+------+------+-----------+----+
| Y7 |  0 |  0 |  688 |  230 |         0 |  0 |
| Y6 |  0 |  0 |   58 |   48 |         0 |  0 |
| Y5 |  0 |  0 |    0 |    0 | (R) (D) 0 |  0 |
| Y4 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y3 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |    0 |    0 |         0 |  0 |
+----+----+----+------+------+-----------+----+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        1024 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------+-----------+----+
|    | X0 | X1 | X2   | X3   | X4        | X5 |
+----+----+----+------+------+-----------+----+
| Y7 |  0 |  0 |  632 |  252 |         0 |  0 |
| Y6 |  0 |  0 |  108 |   32 |         0 |  0 |
| Y5 |  0 |  0 |    0 |    0 | (R) (D) 0 |  0 |
| Y4 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y3 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |    0 |    0 |         0 |  0 |
+----+----+----+------+------+-----------+----+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        1120 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+----+-----------+----+
|    | X0 | X1   | X2   | X3 | X4        | X5 |
+----+----+------+------+----+-----------+----+
| Y7 |  0 |    0 |    0 |  0 |         0 |  0 |
| Y6 |  0 |    0 |    0 |  0 |         0 |  0 |
| Y5 |  0 |    0 |    0 |  0 |         0 |  0 |
| Y4 |  0 |  126 |   66 |  0 | (R) (D) 0 |  0 |
| Y3 |  0 |  264 |  664 |  0 |         0 |  0 |
| Y2 |  0 |    0 |    0 |  0 |         0 |  0 |
| Y1 |  0 |    0 |    0 |  0 |         0 |  0 |
| Y0 |  0 |    0 |    0 |  0 |         0 |  0 |
+----+----+------+------+----+-----------+----+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        1024 |        0 |              0 |        0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------+-----------+----+
|    | X0 | X1 | X2   | X3   | X4        | X5 |
+----+----+----+------+------+-----------+----+
| Y7 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y5 |  0 |  0 |  104 |  173 |         0 |  0 |
| Y4 |  0 |  0 |   45 |  702 | (R) (D) 0 |  0 |
| Y3 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |    0 |    0 |         0 |  0 |
+----+----+----+------+------+-----------+----+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g8        | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |       15100 |        0 |              0 |        0 | design_1_i/dec/inst/RESET_I/core_reset_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+-------+-----------+----+
|    | X0 | X1   | X2    | X3    | X4        | X5 |
+----+----+------+-------+-------+-----------+----+
| Y7 |  0 |    0 |  1109 |   377 |         0 |  0 |
| Y6 |  0 |   34 |   792 |    42 | (R) (D) 0 |  0 |
| Y5 |  0 |    0 |   380 |    40 |         0 |  0 |
| Y4 |  0 |  367 |  2922 |   725 |         0 |  0 |
| Y3 |  0 |  622 |  3571 |  3635 |         0 |  0 |
| Y2 |  0 |    0 |    92 |   127 |         0 |  0 |
| Y1 |  0 |   17 |   220 |     0 |         0 |  0 |
| Y0 |  0 |   28 |     0 |     0 |         0 |  0 |
+----+----+------+-------+-------+-----------+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g9        | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        3605 |        0 |              0 |        0 | design_1_i/enc/inst/RESET_I/core_reset_n |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----+-----------+----+
|    | X0 | X1   | X2   | X3  | X4        | X5 |
+----+----+------+------+-----+-----------+----+
| Y7 |  0 |    0 |    0 |   0 |         0 |  0 |
| Y6 |  0 |    0 |    0 |   0 | (R) (D) 0 |  0 |
| Y5 |  0 |    0 |    0 |   0 |         0 |  0 |
| Y4 |  0 |    0 |    0 |   0 |         0 |  0 |
| Y3 |  0 |    0 |    0 |   0 |      1198 |  0 |
| Y2 |  0 |   66 |    0 |   5 |        11 |  0 |
| Y1 |  0 |  703 |  395 |  51 |         0 |  0 |
| Y0 |  0 |  508 |  668 |   0 |         0 |  0 |
+----+----+------+------+-----+-----------+----+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g10       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        2599 |        0 |              0 |        0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+------+------------+----+
|    | X0 | X1   | X2   | X3   | X4         | X5 |
+----+----+------+------+------+------------+----+
| Y7 |  0 |    0 |    0 |    0 |          0 |  0 |
| Y6 |  0 |    0 |  243 |  469 |          0 |  0 |
| Y5 |  0 |    0 |  522 |   27 |          0 |  0 |
| Y4 |  0 |    0 |    0 |   15 | (R) (D) 28 |  0 |
| Y3 |  0 |    0 |    3 |    4 |         15 |  0 |
| Y2 |  0 |    0 |    0 |    0 |          0 |  0 |
| Y1 |  0 |  415 |    7 |    7 |          0 |  0 |
| Y0 |  0 |  844 |    0 |    0 |          0 |  0 |
+----+----+------+------+------+------------+----+


19. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        5169 |               0 | 5008 |    145 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8        | 8     | BUFGCE/O        | None       |           0 |              28 |   28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |             508 |  508 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10       | 20    | BUFGCE/O        | None       |           0 |             844 |  844 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1515 |               0 | 1312 |    187 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |             668 |  668 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


21. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          97 |               0 | 53 |     32 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


22. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         127 |               0 | 77 |     32 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


23. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         103 |               0 | 59 |     32 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2872 |               0 | 2765 |     87 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8        | 8     | BUFGCE/O        | None       |           0 |              17 |   17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |             703 |  703 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10       | 20    | BUFGCE/O        | None       |           0 |             415 |  415 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2831 |               0 | 2613 |    198 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8        | 8     | BUFGCE/O        | None       |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |             395 |  395 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10       | 20    | BUFGCE/O        | None       |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        4443 |               0 | 4283 |    140 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g1        | 2     | BUFGCE/O        | None       |         303 |               0 |  303 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |              51 |   51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10       | 20    | BUFGCE/O        | None       |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


27. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          82 |               0 | 52 |     16 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g1+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          42 |               0 |  30 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1        | 2     | BUFGCE/O        | None       |         159 |               0 | 159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         265 |               0 | 218 |     30 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g9        | 14    | BUFGCE/O        | None       |           0 |              66 |  66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1395 |               0 | 1296 |     80 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g8        | 8     | BUFGCE/O        | None       |           0 |              92 |   92 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n  |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         851 |               0 | 812 |     26 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g8        | 8     | BUFGCE/O        | None       |           0 |             127 | 127 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n  |
| g9        | 14    | BUFGCE/O        | None       |           0 |               5 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         127 |               0 | 61 |     48 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n          |
| g9        | 14    | BUFGCE/O        | None       |           0 |              11 | 11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n          |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          11 |               0 |  0 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          26 |               0 |  9 |      0 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1524 |               0 | 1496 |     18 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g6        | 3     | BUFGCE/O        | None       |           0 |             264 |  264 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             622 |  622 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        7769 |               0 | 6814 |    947 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g6        | 3     | BUFGCE/O        | None       |           0 |             664 |  664 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |            3571 | 3571 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g10       | 20    | BUFGCE/O        | None       |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        5410 |               0 | 4848 |    540 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g6+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |            3635 | 3635 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g10       | 20    | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        3883 |               0 | 3732 |    128 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g6+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g9        | 14    | BUFGCE/O        | None       |           0 |            1198 | 1198 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n                                                                    |
| g10       | 20    | BUFGCE/O        | None       |           0 |              15 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         347 |               0 | 275 |     48 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          28 |               0 | 18 |      0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         848 |               0 | 746 |     80 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g6        | 3     | BUFGCE/O        | None       |           0 |             126 | 126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             367 | 367 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        4470 |               0 | 4333 |    117 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g2        | 1     | BUFGCE/O        | None       |           0 |              72 |   72 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g6        | 3     | BUFGCE/O        | None       |           0 |              66 |   66 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | 4     | BUFGCE/O        | None       |           0 |              45 |   45 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |            2922 | 2922 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        4074 |               0 | 3976 |     80 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g2        | 1     | BUFGCE/O        | None       |           0 |             662 |  662 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g6+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7        | 4     | BUFGCE/O        | None       |           0 |             702 |  702 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8        | 8     | BUFGCE/O        | None       |           0 |             725 |  725 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g10       | 20    | BUFGCE/O        | None       |           0 |              15 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2236 |               0 | 2071 |    146 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                   |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]                                |
| g6+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/SRT_PTR_I/SRL_G.GLB_SRL_FIFO_I/ppu_ptr_tvalid_reg_2[0] |
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]                             |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                                    |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n                                                                    |
| g10       | 20    | BUFGCE/O        | None       |           0 |              28 |   28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          98 |               0 | 64 |     16 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          28 |               0 | 18 |      0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         161 |               0 | 95 |     48 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2586 |               0 | 2495 |     71 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                       |
| g2        | 1     | BUFGCE/O        | None       |           0 |             114 |  114 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]    |
| g7        | 4     | BUFGCE/O        | None       |           0 |             104 |  104 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             380 |  380 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                        |
| g10       | 20    | BUFGCE/O        | None       |           0 |             522 |  522 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2408 |               0 | 2346 |     49 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                       |
| g2        | 1     | BUFGCE/O        | None       |           0 |             176 |  176 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]    |
| g7        | 4     | BUFGCE/O        | None       |           0 |             173 |  173 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |              40 |   40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                        |
| g10       | 20    | BUFGCE/O        | None       |           0 |              27 |   27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          19 |               0 |  0 |      0 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]            |
| g4+       | 6     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5+       | 7     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g7+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/QUE_I/m_axis_ppu_tvalid_reg_0[0]         |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n                                                |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |           1 |               0 |  0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          24 |               0 | 18 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         244 |               0 | 211 |     16 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g8        | 8     | BUFGCE/O        | None       |           0 |              34 |  34 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2916 |               0 | 2824 |     74 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g3        | 3     | BUFGCE/O        | None       |           0 |             190 |  190 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 6     | BUFGCE/O        | None       |           0 |              58 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 7     | BUFGCE/O        | None       |           0 |             108 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             792 |  792 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
| g10       | 20    | BUFGCE/O        | None       |           0 |             243 |  243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


55. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1985 |               0 | 1867 |     97 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g3        | 3     | BUFGCE/O        | None       |           0 |              40 |   40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 6     | BUFGCE/O        | None       |           0 |              48 |   48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 7     | BUFGCE/O        | None       |           0 |              32 |   32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |              42 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
| g10       | 20    | BUFGCE/O        | None       |           0 |             469 |  469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          13 |               0 |  0 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PPU_I/tvalid_pipe_reg[0]_0[0]            |
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4+       | 6     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5+       | 7     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
| g9+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/enc/inst/RESET_I/core_reset_n                                                |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        3812 |               0 | 3812 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g3        | 3     | BUFGCE/O        | None       |           0 |             686 |  686 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 6     | BUFGCE/O        | None       |           0 |             688 |  688 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 7     | BUFGCE/O        | None       |           0 |             632 |  632 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1109 | 1109 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1372 |               0 | 1371 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g3        | 3     | BUFGCE/O        | None       |           0 |             220 |  220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4        | 6     | BUFGCE/O        | None       |           0 |             230 |  230 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5        | 7     | BUFGCE/O        | None       |           0 |             252 |  252 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8        | 8     | BUFGCE/O        | None       |           0 |             377 |  377 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g3+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/D[2]                         |
| g4+       | 6     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_ip_rden_pipe_reg[2]_0[0] |
| g5+       | 7     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/INNER_CORE_I/PD_G.PD_TOP_I/PUT_I/CTL_I/put_r7_rden_pipe_reg[2]_0[0] |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/dec/inst/RESET_I/core_reset_n                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


