{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyMV+LzF1BgKSAX0lMlVHOhU",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/sheikh495/ComputerSystemsOrganization/blob/main/MemoryHierarchySimulator.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "SM645HOslr0h"
      },
      "outputs": [],
      "source": []
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "a5-sDaIEmOFL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = True\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = True\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, 1023)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Print configuration of memory hierarchy\n",
        "print(\"Configuration:\")\n",
        "print(f\"Virtual addresses: {'Enabled' if virtual_addresses_enabled else 'Disabled'}\")\n",
        "print(f\"Write allocate (DC): {'Enabled' if write_allocate_dc else 'Disabled'}\")\n",
        "print(f\"Write back (DC): {'Enabled' if write_back_dc else 'Disabled'}\")\n",
        "print(f\"Write allocate (L2): {'Enabled' if write_allocate_l2 else 'Disabled'}\")\n",
        "print(f\"Write back (L2): {'Enabled' if write_back_l2 else 'Disabled'}\")\n",
        "print(f\"DTLB: {'Enabled' if dtlb_enabled else 'Disabled'}\")\n",
        "print(f\"L2 Cache: {'Enabled' if l2_enabled else 'Disabled'}\")\n",
        "\n",
        "# Generate sample references\n",
        "references = [(0x12345678, 'R'), (0xabcdef12, 'W'), (0x34567890, 'R')]\n",
        "\n",
        "# Process each reference\n",
        "for address, access_type in references:\n",
        "    # Virtual to physical address translation\n",
        "    if virtual_addresses_enabled:\n",
        "        physical_address = translate_virtual_to_physical(address)\n",
        "        vpn = (address >> 12) & 0xFFFFF\n",
        "        offset = address & 0xFFF\n",
        "        tlb_tag = (address >> 20) & 0xFFF\n",
        "        tlb_index = (address >> 12) & 0xFF\n",
        "        tlb_result = str(physical_address) if dtlb_enabled else ''\n",
        "        pt_result = str(physical_address) if dtlb_enabled else ''\n",
        "    else:\n",
        "        physical_address = address\n",
        "        vpn = ''\n",
        "        offset = ''\n",
        "        tlb_tag = ''\n",
        "        tlb_index = ''\n",
        "        tlb_result = ''\n",
        "        pt_result = ''\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 6) & 0xFFF\n",
        "    dc_index = (physical_address >> 3) & 0x7\n",
        "    dc_result = access_dc(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # L2 cache access\n",
        "    l2_tag = (physical_address >> 9) & 0x7F\n",
        "    l2_index = (physical_address >> 6) & 0x7\n",
        "    l2_result = access_l2(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\" % (\n",
        "        address, vpn, offset, tlb_tag, tlb_index, tlb_result, pt_result, physical_address,\n",
        "        dc_tag, dc_index, dc_result, l2_tag, l2_index, l2_result\n",
        "    ))\n",
        "\n",
        "# Calculate statistics\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "reads = 0\n",
        "writes = 0\n",
        "memory_references = len(references)\n",
        "page_table_accesses = 0\n",
        "disk_references = 0\n",
        "\n",
        "for address, access_type in references:\n",
        "    if access_type == 'R':\n",
        "        reads += 1\n",
        "    else:\n",
        "        writes += 1\n",
        "\n",
        "    # Simulated cache access\n",
        "    if l2_enabled:\n",
        "        l2_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if l2_result == 'HIT':\n",
        "            l2_hits += 1\n",
        "        else:\n",
        "            l2_misses += 1\n",
        "\n",
        "    if l2_result == 'MISS' or not l2_enabled:\n",
        "        dc_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if dc_result == 'HIT':\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(translate_virtual_to_physical(address))\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Statistics:\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "print(f\"L2 Misses: {l2_misses}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio}\")\n",
        "print(f\"Reads: {reads}\")\n",
        "print(f\"Writes: {writes}\")\n",
        "print(f\"Read Ratio: {reads / memory_references}\")\n",
        "print(f\"Total Memory References: {memory_references}\")\n",
        "print(f\"Page Table Accesses: {page_table_accesses}\")\n",
        "print(f\"Disk References: {disk_references}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "yV1m67B_mOg2",
        "outputId": "0eac9210-454d-4a96-fca4-e2f8db139233"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration:\n",
            "Virtual addresses: Enabled\n",
            "Write allocate (DC): Enabled\n",
            "Write back (DC): Enabled\n",
            "Write allocate (L2): Enabled\n",
            "Write back (L2): Enabled\n",
            "DTLB: Enabled\n",
            "L2 Cache: Enabled\n",
            "12345678  12345  678    123  45  465  465  1d1      7   2 MISS      0   7  HIT\n",
            "abcdef12  abcde  f12    abc  de  621  621  26d      9   5 MISS      1   1  HIT\n",
            "34567890  34567  890    345  67  332  332  14c      5   1  HIT      0   5  HIT\n",
            "Statistics:\n",
            "DC Hits: 1\n",
            "DC Misses: 0\n",
            "DC Hit Ratio: 1.0\n",
            "L2 Hits: 2\n",
            "L2 Misses: 1\n",
            "L2 Hit Ratio: 0.6666666666666666\n",
            "Reads: 2\n",
            "Writes: 1\n",
            "Read Ratio: 0.6666666666666666\n",
            "Total Memory References: 3\n",
            "Page Table Accesses: 0\n",
            "Disk References: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "3=>"
      ],
      "metadata": {
        "id": "oPkpzcFem9mr"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = False\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = False\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# TLB configuration\n",
        "dtlb_num_sets = 2\n",
        "dtlb_set_size = 1\n",
        "\n",
        "# Page table configuration\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "\n",
        "# Data cache configuration\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# L2 cache configuration\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, num_physical_pages * page_size - 1)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Print configuration of memory hierarchy\n",
        "print(\"Configuration:\")\n",
        "print(f\"Virtual addresses: {'Enabled' if virtual_addresses_enabled else 'Disabled'}\")\n",
        "print(f\"Write allocate (DC): {'Enabled' if write_allocate_dc else 'Disabled'}\")\n",
        "print(f\"Write back (DC): {'Enabled' if write_back_dc else 'Disabled'}\")\n",
        "print(f\"Write allocate (L2): {'Enabled' if write_allocate_l2 else 'Disabled'}\")\n",
        "print(f\"Write back (L2): {'Enabled' if write_back_l2 else 'Disabled'}\")\n",
        "print(f\"DTLB: {'Enabled' if dtlb_enabled else 'Disabled'}\")\n",
        "print(f\"L2 Cache: {'Enabled' if l2_enabled else 'Disabled'}\")\n",
        "\n",
        "# Print memory hierarchy configuration\n",
        "print(\"Data TLB configuration\")\n",
        "print(f\"Number of sets: {dtlb_num_sets}\")\n",
        "print(f\"Set size: {dtlb_set_size}\")\n",
        "print(\"Page Table configuration\")\n",
        "print(f\"Number of virtual pages: {num_virtual_pages}\")\n",
        "print(f\"Number of physical pages: {num_physical_pages}\")\n",
        "print(f\"Page size: {page_size}\")\n",
        "print(\"Data Cache configuration\")\n",
        "print(f\"Number of sets: {dc_num_sets}\")\n",
        "print(f\"Set size: {dc_set_size}\")\n",
        "print(f\"Line size: {line_size}\")\n",
        "print(f\"Write through/no write allocate: {'y' if not write_allocate_dc else 'n'}\")\n",
        "print(\"L2 Cache configuration\")\n",
        "print(f\"Number of sets: {l2_num_sets}\")\n",
        "print(f\"Set size: {l2_set_size}\")\n",
        "print(f\"Line size: {l2_line_size}\")\n",
        "print(f\"Write through/no write allocate: {'y' if not write_allocate_l2 else 'n'}\")\n",
        "print(f\"Virtual addresses: {'y' if virtual_addresses_enabled else 'n'}\")\n",
        "print(f\"TLB: {'y' if dtlb_enabled else 'n'}\")\n",
        "print(f\"L2 cache: {'y' if l2_enabled else 'n'}\")\n",
        "\n",
        "# Generate sample references\n",
        "references = [(\"R\", 0xc84), (\"R\", 0x81c), (\"R\", 0x14c), (\"R\", 0xc84), (\"R\", 0x400), (\"R\", 0x148),\n",
        "              (\"R\", 0x144), (\"R\", 0xc80), (\"R\", 0x008)]\n",
        "\n",
        "# Process each reference\n",
        "for access_type, address in references:\n",
        "    # Virtual to physical address translation\n",
        "    if virtual_addresses_enabled:\n",
        "        physical_address = translate_virtual_to_physical(address)\n",
        "        vpn = (address >> 12) & (num_virtual_pages - 1)\n",
        "        offset = address & (page_size - 1)\n",
        "        tlb_tag = (address >> 12) & (dtlb_num_sets - 1)\n",
        "        tlb_index = (address >> 9) & (dtlb_set_size - 1)\n",
        "        tlb_result = str(physical_address) if dtlb_enabled else ''\n",
        "        pt_result = str(physical_address) if dtlb_enabled else ''\n",
        "    else:\n",
        "        physical_address = address\n",
        "        vpn = ''\n",
        "        offset = ''\n",
        "        tlb_tag = ''\n",
        "        tlb_index = ''\n",
        "        tlb_result = ''\n",
        "        pt_result = ''\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & (dc_num_sets - 1)\n",
        "    dc_index = (physical_address >> 2) & (dc_set_size - 1)\n",
        "    dc_result = access_dc(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # L2 cache access\n",
        "    l2_tag = (physical_address >> 4) & (l2_num_sets - 1)\n",
        "    l2_index = (physical_address >> 2) & (l2_set_size - 1)\n",
        "    l2_result = access_l2(physical_address) if l2_enabled else ''\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"%08x %6x %4x %6x %3x %4s %4s %4x %6x %3x %4s %6x %3x %4s\" % (\n",
        "        address, vpn, offset, tlb_tag, tlb_index, tlb_result, pt_result, physical_address,\n",
        "        dc_tag, dc_index, dc_result, l2_tag, l2_index, l2_result\n",
        "    ))\n",
        "\n",
        "# Calculate statistics\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "pt_hits = 0\n",
        "pt_faults = 0\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "reads = len(references)\n",
        "writes = 0\n",
        "memory_references = len(references)\n",
        "page_table_accesses = 0\n",
        "disk_references = 0\n",
        "\n",
        "for access_type, address in references:\n",
        "    if access_type == 'R':\n",
        "        reads += 1\n",
        "    else:\n",
        "        writes += 1\n",
        "\n",
        "    # Simulated cache access\n",
        "    if dtlb_enabled:\n",
        "        dtlb_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if dtlb_result == 'HIT':\n",
        "            dtlb_hits += 1\n",
        "        else:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "    if dtlb_result == 'MISS' or not dtlb_enabled:\n",
        "        pt_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if pt_result == 'HIT':\n",
        "            pt_hits += 1\n",
        "        else:\n",
        "            pt_faults += 1\n",
        "\n",
        "    if pt_result == 'MISS' or not dtlb_enabled:\n",
        "        dc_result = access_dc(translate_virtual_to_physical(address))\n",
        "        if dc_result == 'HIT':\n",
        "            dc_hits += 1\n",
        "        else:\n",
        "            dc_misses += 1\n",
        "\n",
        "    if dc_result == 'MISS' or not l2_enabled:\n",
        "\n",
        "        l2_result = access_l2(translate_virtual_to_physical(address))\n",
        "        if l2_result == 'HIT':\n",
        "            l2_hits += 1\n",
        "        else:\n",
        "            l2_misses += 1\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(translate_virtual_to_physical(address))\n",
        "\n",
        "# Calculate hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / (dtlb_hits + dtlb_misses) if (dtlb_hits + dtlb_misses) > 0 else 0\n",
        "pt_hit_ratio = pt_hits / (pt_hits + pt_faults) if (pt_hits + pt_faults) > 0 else 0\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"dtlb hits: {dtlb_hits}\")\n",
        "print(f\"dtlb misses: {dtlb_misses}\")\n",
        "print(f\"dtlb hit ratio: {dtlb_hit_ratio}\")\n",
        "print(f\"pt hits: {pt_hits}\")\n",
        "print(f\"pt faults: {pt_faults}\")\n",
        "print(f\"pt hit ratio: {pt_hit_ratio}\")\n",
        "print(f\"dc hits: {dc_hits}\")\n",
        "print(f\"dc misses: {dc_misses}\")\n",
        "print(f\"dc hit ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 hits: {l2_hits}\")\n",
        "print(f\"L2 misses: {l2_misses}\")\n",
        "print(f\"L2 hit ratio: {l2_hit_ratio}\")\n",
        "print(f\"Total reads: {reads}\")\n",
        "print(f\"Total writes: {writes}\")\n",
        "print(f\"Ratio of reads: {reads / memory_references}\")\n",
        "print(f\"Main memory refs: {memory_references}\")\n",
        "print(f\"Page table refs: {page_table_accesses}\")\n",
        "print(f\"Disk refs: {disk_references}\")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "d1DSBOoTm_hn",
        "outputId": "88721a14-0a39-4600-8ab4-292ead67b73b"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration:\n",
            "Virtual addresses: Enabled\n",
            "Write allocate (DC): Disabled\n",
            "Write back (DC): Enabled\n",
            "Write allocate (L2): Disabled\n",
            "Write back (L2): Enabled\n",
            "DTLB: Enabled\n",
            "L2 Cache: Enabled\n",
            "Data TLB configuration\n",
            "Number of sets: 2\n",
            "Set size: 1\n",
            "Page Table configuration\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Data Cache configuration\n",
            "Number of sets: 4\n",
            "Set size: 1\n",
            "Line size: 16\n",
            "Write through/no write allocate: y\n",
            "L2 Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Write through/no write allocate: y\n",
            "Virtual addresses: y\n",
            "TLB: y\n",
            "L2 cache: y\n",
            "00000c84      0   84      0   0  239  239   ef      2   0 MISS      e   3 MISS\n",
            "0000081c      0   1c      0   0  476  476  1dc      1   0  HIT      d   3  HIT\n",
            "0000014c      0   4c      0   0  991  991  3df      1   0 MISS      d   3 MISS\n",
            "00000c84      0   84      0   0  671  671  29f      1   0  HIT      9   3  HIT\n",
            "00000400      0    0      0   0  421  421  1a5      2   0  HIT      a   1 MISS\n",
            "00000148      0   48      0   0  562  562  232      3   0  HIT      3   0  HIT\n",
            "00000144      0   44      0   0  168  168   a8      2   0 MISS      a   2  HIT\n",
            "00000c80      0   80      0   0  840  840  348      0   0  HIT      4   2 MISS\n",
            "00000008      0    8      0   0  705  705  2c1      0   0 MISS      c   0  HIT\n",
            "Simulation statistics\n",
            "dtlb hits: 3\n",
            "dtlb misses: 6\n",
            "dtlb hit ratio: 0.3333333333333333\n",
            "pt hits: 4\n",
            "pt faults: 2\n",
            "pt hit ratio: 0.6666666666666666\n",
            "dc hits: 0\n",
            "dc misses: 3\n",
            "dc hit ratio: 0.0\n",
            "L2 hits: 4\n",
            "L2 misses: 5\n",
            "L2 hit ratio: 0.4444444444444444\n",
            "Total reads: 18\n",
            "Total writes: 0\n",
            "Ratio of reads: 2.0\n",
            "Main memory refs: 9\n",
            "Page table refs: 0\n",
            "Disk refs: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import random\n",
        "\n",
        "# Configuration options\n",
        "virtual_addresses_enabled = True\n",
        "write_allocate_dc = True\n",
        "write_back_dc = True\n",
        "write_allocate_l2 = True\n",
        "write_back_l2 = True\n",
        "dtlb_enabled = True\n",
        "l2_enabled = True\n",
        "\n",
        "# Helper functions\n",
        "def translate_virtual_to_physical(address):\n",
        "    # Simulated virtual to physical address translation\n",
        "    # Replace this with your own implementation\n",
        "    return random.randint(0, 1023)\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    # Replace this with your own implementation\n",
        "    return random.choice(['HIT', 'MISS'])\n",
        "\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    # Replace this with your own implementation\n",
        "    return\n",
        "\n",
        "# Step 1: Read configuration file and calculate index and offset bits\n",
        "print(\"Step 1: Read configuration file and calculate index and offset bits\")\n",
        "# Read the configuration file\n",
        "config_data = {}\n",
        "with open('trace.config', 'r') as config_file:\n",
        "    lines = config_file.readlines()\n",
        "\n",
        "# Process each line in the configuration file\n",
        "for line in lines:\n",
        "    line = line.strip()\n",
        "    if line and ':' in line:\n",
        "        key, value = line.split(':')\n",
        "        config_data[key.strip()] = value.strip()\n",
        "\n",
        "# Extract configuration parameters\n",
        "dtlb_num_sets = int(config_data.get('Number of sets', 0))\n",
        "dtlb_set_size = int(config_data.get('Set size', 0))\n",
        "\n",
        "num_virtual_pages = int(config_data.get('Number of virtual pages', 0))\n",
        "num_physical_pages = int(config_data.get('Number of physical pages', 0))\n",
        "page_size = int(config_data.get('Page size', 0))\n",
        "\n",
        "dc_num_sets = int(config_data.get('Number of sets', 0))\n",
        "dc_set_size = int(config_data.get('Set size', 0))\n",
        "line_size = int(config_data.get('Line size', 0))\n",
        "\n",
        "l2_num_sets = int(config_data.get('Number of sets', 0))\n",
        "l2_set_size = int(config_data.get('Set size', 0))\n",
        "l2_line_size = int(config_data.get('Line size', 0))\n",
        "\n",
        "# Calculate index and offset bits for each level of the memory hierarchy\n",
        "dtlb_index_bits = len(bin(dtlb_num_sets - 1)[2:]) if dtlb_num_sets else 0\n",
        "dtlb_offset_bits = len(bin(page_size - 1)[2:]) if page_size else 0\n",
        "\n",
        "page_table_index_bits = len(bin(num_virtual_pages - 1)[2:]) if num_virtual_pages else 0\n",
        "page_table_offset_bits = len(bin(page_size - 1)[2:]) if page_size else 0\n",
        "\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:]) if dc_num_sets else 0\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:]) if line_size else 0\n",
        "\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:]) if l2_num_sets else 0\n",
        "l2_offset_bits = len(bin(l2_line_size - 1)[2:]) if l2_line_size else 0\n",
        "\n",
        "# Print the configuration information\n",
        "print(\"Configuration:\")\n",
        "print(\"Data TLB configuration\")\n",
        "print(f\"Number of sets: {dtlb_num_sets}\")\n",
        "print(f\"Set size: {dtlb_set_size}\")\n",
        "print(f\"Number of bits used for the index: {dtlb_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {dtlb_offset_bits}\")\n",
        "print(\"Page Table configuration\")\n",
        "print(f\"Number of virtual pages: {num_virtual_pages}\")\n",
        "print(f\"Number of physical pages: {num_physical_pages}\")\n",
        "print(f\"Page size: {page_size}\")\n",
        "print(f\"Number of bits used for the index: {page_table_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {page_table_offset_bits}\")\n",
        "print(\"Data Cache configuration\")\n",
        "print(f\"Number of sets: {dc_num_sets}\")\n",
        "print(f\"Set size: {dc_set_size}\")\n",
        "print(f\"Line size: {line_size}\")\n",
        "print(f\"Number of bits used for the index: {dc_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {dc_offset_bits}\")\n",
        "print(\"L2 Cache configuration\")\n",
        "print(f\"Number of sets: {l2_num_sets}\")\n",
        "print(f\"Set size: {l2_set_size}\")\n",
        "print(f\"Line size: {l2_line_size}\")\n",
        "print(f\"Number of bits used for the index: {l2_index_bits}\")\n",
        "print(f\"Number of bits used for the offset: {l2_offset_bits}\")\n",
        "\n",
        "\n",
        "# Step 2: Simulation with disabled translation, TLBs, and L2 cache\n",
        "print(\"Step 2: Simulation with disabled translation, TLBs, and L2 cache\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation, TLBs, and L2 cache based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "l2_enabled = False\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate page offset and physical page number\n",
        "    page_offset = physical_address & 0xFF\n",
        "    physical_page_number = physical_address >> 8\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & 0xF\n",
        "    dc_index = (physical_address >> 2) & 0x3\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Page Offset: {page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(physical_address)\n",
        "\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation, TLBs, and L2 cache based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "l2_enabled = False\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate page offset and physical page number\n",
        "    page_offset = physical_address & 0xFF\n",
        "    physical_page_number = physical_address >> 8\n",
        "\n",
        "    # Data cache access\n",
        "    dc_tag = (physical_address >> 4) & 0xF\n",
        "    dc_index = (physical_address >> 2) & 0x3\n",
        "    dc_result = access_dc(physical_address)\n",
        "\n",
        "    # Print reference information\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Page Offset: {page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Result: {dc_result}\")\n",
        "\n",
        "    # Simulated memory access\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Step 3: Simulation of data cache for direct-mapped organization with all reads\n",
        "\n",
        "print(\"Step 3: Simulation of data cache for direct-mapped organization with all reads\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters for direct-mapped organization\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [None] * dc_num_sets\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_cache[dc_index] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        dc_cache[dc_index] = dc_tag\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_cache[dc_index] == dc_tag else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (read operation)\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 4: Simulation of data cache with higher associativity levels and all reads\n",
        "print(\"Step 4: Simulation of data cache with higher associativity levels and all reads\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters for higher associativity levels\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 2\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None] * dc_set_size for _ in range(dc_num_sets)]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_tag in dc_cache[dc_index]:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        # Replace the least recently used line with the current tag\n",
        "        dc_cache[dc_index].pop(0)\n",
        "        dc_cache[dc_index].append(dc_tag)\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_tag in dc_cache[dc_index] else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (read operation)\n",
        "    access_memory(physical_address)\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 5: Simulation of data cache with write-allocate and write-back policy\n",
        "print(\"Step 5: Simulation of data cache with write-allocate and write-back policy\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None, False] for _ in range(dc_num_sets)]  # [tag, dirty bit]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "\n",
        "# Function to fetch a cache line from memory (replace with your implementation)\n",
        "def fetch_line(tag, index):\n",
        "    # Implement the logic to fetch the line from memory based on the tag and index\n",
        "    # Update the cache with the fetched line\n",
        "    pass\n",
        "\n",
        "# Function to write a dirty cache line back to memory (replace with your implementation)\n",
        "def write_back(tag, index):\n",
        "    # Implement the logic to write the dirty line back to memory based on the tag and index\n",
        "    # Reset the dirty bit of the cache line\n",
        "    pass\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss\n",
        "    if dc_cache[dc_index][0] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        if dc_cache[dc_index][1]:  # Dirty bit is set\n",
        "            # Write the dirty line back to memory\n",
        "            write_back(dc_cache[dc_index][0], dc_index)\n",
        "\n",
        "        # Fetch the line from memory\n",
        "        fetch_line(dc_tag, dc_index)\n",
        "\n",
        "        # Update the cache with the new line\n",
        "        dc_cache[dc_index][0] = dc_tag\n",
        "        dc_cache[dc_index][1] = False  # Set dirty bit to False\n",
        "\n",
        "    # Check if it's a write operation\n",
        "    if access_type == 'W':\n",
        "        dc_cache[dc_index][1] = True  # Set dirty bit to True\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(\"Result: HIT\" if dc_cache[dc_index][0] == dc_tag else \"Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratio\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 6: Simulation of L2 cache with write-allocate and write-back policy\n",
        "\n",
        "def access_dc(address):\n",
        "    # Simulated data cache access\n",
        "    dc_hit = False\n",
        "    dc_result = \"MISS\"\n",
        "\n",
        "    # Check L1 data cache\n",
        "    dc_tag = (address >> 4) & 0xF\n",
        "    dc_index = (address >> 2) & 0x3\n",
        "\n",
        "    if dc_cache[dc_index] == dc_tag:\n",
        "        # L1 data cache hit\n",
        "        dc_hit = True\n",
        "        dc_result = \"HIT\"\n",
        "    else:\n",
        "        # L1 data cache miss\n",
        "        # Check L2 cache\n",
        "        l2_hit = access_l2(address)\n",
        "        if l2_hit:\n",
        "            # L2 cache hit\n",
        "            l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "            l2_tag = address >> (l2_index_bits + 4)\n",
        "            dc_cache[dc_index] = l2_tag  # Update L1 data cache with L2 cache line\n",
        "            dc_hit = True\n",
        "            dc_result = \"HIT\"\n",
        "        else:\n",
        "            # L2 cache miss\n",
        "            # Perform memory access and update L2 cache\n",
        "            l2_cache[l2_index] = l2_tag  # Update L2 cache with new line\n",
        "\n",
        "    if write_allocate_dc and access_type == 'W' and not dc_hit:\n",
        "        # Perform write-allocate if enabled and it's a write miss\n",
        "        # Fetch the cache line from memory into L2 cache and L1 data cache\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "        dc_cache[dc_index] = l2_tag\n",
        "\n",
        "    return dc_result\n",
        "def access_l2(address):\n",
        "    # Simulated L2 cache access\n",
        "    l2_hit = False\n",
        "\n",
        "    # Calculate L2 index and tag\n",
        "    l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "    l2_tag = address >> (l2_index_bits + 4)\n",
        "\n",
        "    if l2_cache[l2_index] == l2_tag:\n",
        "        # L2 cache hit\n",
        "        l2_hit = True\n",
        "    else:\n",
        "        # L2 cache miss\n",
        "        # Fetch the cache line from memory into L2 cache\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "\n",
        "    return l2_hit\n",
        "def access_memory(address):\n",
        "    # Simulated memory access\n",
        "    if write_back_dc and access_type == 'W':\n",
        "        # Perform write-back if enabled and it's a write operation\n",
        "        l2_index = (address >> 4) & (l2_num_sets - 1)\n",
        "        l2_tag = address >> (l2_index_bits + 4)\n",
        "        l2_cache[l2_index] = l2_tag  # Update L2 cache with the modified line\n",
        "\n",
        "    # Perform memory read or write based on the access type and physical address\n",
        "    # Replace this with your own implementation\n",
        "    pass\n",
        "\n",
        "\n",
        "# Step 7: Simulation of page table without TLB\n",
        "\n",
        "# Step 7: Simulation of the page table without TLB\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Enable/disable translation based on the modified configuration\n",
        "virtual_addresses_enabled = True\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set page table parameters\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "\n",
        "# Calculate virtual and physical page offset bits\n",
        "virtual_offset_bits = len(bin(page_size - 1)[2:])\n",
        "physical_offset_bits = len(bin(page_size - 1)[2:])\n",
        "\n",
        "# Page table variables\n",
        "page_table = [None] * num_virtual_pages  # Physical page number for each virtual page\n",
        "\n",
        "# Statistics variables\n",
        "pt_hits = 0\n",
        "pt_misses = 0\n",
        "\n",
        "# Placeholder function for handling a page fault (replace with your implementation)\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Implement the logic to handle a page fault\n",
        "    # This may involve loading the required page into memory from disk and updating the page table\n",
        "    # For now, we will simply assign a random physical page to the virtual page\n",
        "    import random\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    if virtual_addresses_enabled:\n",
        "        virtual_address = address\n",
        "\n",
        "        # Calculate virtual page number and virtual page offset\n",
        "        virtual_page_number = virtual_address >> virtual_offset_bits\n",
        "        virtual_page_offset = virtual_address & (page_size - 1)\n",
        "\n",
        "        # Check if the virtual page is mapped to a physical page in the page table\n",
        "        if page_table[virtual_page_number] is not None:\n",
        "            pt_hits += 1\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "        else:\n",
        "            pt_misses += 1\n",
        "\n",
        "            # Simulate a page fault\n",
        "            handle_page_fault(virtual_page_number)\n",
        "\n",
        "            # Map the virtual page to a physical page in the page table\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "\n",
        "        # Calculate physical address\n",
        "        physical_address = (physical_page_number << physical_offset_bits) | virtual_page_offset\n",
        "    else:\n",
        "        physical_address = address\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Address: {address:08x}\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    if virtual_addresses_enabled:\n",
        "        print(f\"Virtual Page Number: {virtual_page_number:02x}\")\n",
        "        print(f\"Virtual Page Offset: {virtual_page_offset:02x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(\"Page Table Result: HIT\" if page_table[virtual_page_number] is not None else \"Page Table Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratio\n",
        "pt_hit_ratio = pt_hits / (pt_hits + pt_misses) if (pt_hits + pt_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"PT Hits: {pt_hits}\")\n",
        "print(f\"PT Misses: {pt_misses}\")\n",
        "print(f\"PT Hit Ratio: {pt_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 8: Simulation of data TLB with L2 cache and virtual addresses enabled\n",
        "\n",
        "print(\"Step 8: Simulation of the data TLB with L2 cache and virtual addresses enabled\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Enable/disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = True\n",
        "dtlb_enabled = True\n",
        "\n",
        "# Set TLB parameters\n",
        "dtlb_num_sets = 2\n",
        "dtlb_set_size = 1\n",
        "dtlb_index_bits = len(bin(dtlb_num_sets - 1)[2:])\n",
        "dtlb_tag_bits = 32 - dtlb_index_bits\n",
        "dtlb_entries = [[None] * dtlb_set_size for _ in range(dtlb_num_sets)]  # [tag, physical page number]\n",
        "\n",
        "# Set L2 cache parameters\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:])\n",
        "l2_tag_bits = 32 - l2_index_bits\n",
        "l2_cache = [[None] * l2_set_size for _ in range(l2_num_sets)]  # [tag, dirty bit]\n",
        "\n",
        "# Page table variables\n",
        "num_virtual_pages = 64\n",
        "num_physical_pages = 4\n",
        "page_size = 256\n",
        "page_table = [None] * num_virtual_pages  # Physical page number for each virtual page\n",
        "\n",
        "# Statistics variables\n",
        "dtlb_hits = 0\n",
        "dtlb_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Placeholder function for handling a page fault (replace with your implementation)\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Implement the logic to handle a page fault\n",
        "    # This may involve loading the required page into memory from disk and updating the page table\n",
        "    # For now, we will simply assign a random physical page to the virtual page\n",
        "    import random\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Function to access the data TLB\n",
        "def access_dtlb(virtual_page_number):\n",
        "    dtlb_set_index = virtual_page_number % dtlb_num_sets\n",
        "\n",
        "    # Check if the virtual page is in the TLB\n",
        "    for entry in dtlb_entries[dtlb_set_index]:\n",
        "        if entry is not None and entry[0] == virtual_page_number:\n",
        "            return entry[1]  # Return physical page number\n",
        "\n",
        "    return None  # TLB miss\n",
        "\n",
        "# Function to fetch a cache line from memory\n",
        "def fetch_line(tag, index):\n",
        "    # Implement the logic to fetch the line from memory based on the tag and index\n",
        "    # Update the cache with the fetched line\n",
        "    pass\n",
        "\n",
        "# Function to write a dirty line back to memory\n",
        "def write_back(tag, index):\n",
        "    # Implement the logic to write the dirty line back to memory based on the tag and index\n",
        "    pass\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    if virtual_addresses_enabled:\n",
        "        virtual_address = address\n",
        "\n",
        "        # Calculate virtual page number and virtual page offset\n",
        "        virtual_page_number = virtual_address // page_size\n",
        "        virtual_page_offset = virtual_address % page_size\n",
        "\n",
        "        # Check if the virtual page is mapped to a physical page in the TLB\n",
        "        physical_page_number = access_dtlb(virtual_page_number)\n",
        "        if physical_page_number is not None:\n",
        "            dtlb_hits += 1\n",
        "        else:\n",
        "            dtlb_misses += 1\n",
        "\n",
        "            # Simulate a page fault\n",
        "            handle_page_fault(virtual_page_number)\n",
        "\n",
        "            # Map the virtual page to a physical page in the TLB\n",
        "            physical_page_number = page_table[virtual_page_number]\n",
        "            dtlb_set_index = virtual_page_number % dtlb_num_sets\n",
        "            dtlb_entries[dtlb_set_index][0] = (virtual_page_number, physical_page_number)\n",
        "\n",
        "        # Calculate physical address\n",
        "        physical_address = (physical_page_number * page_size) + virtual_page_offset\n",
        "    else:\n",
        "        physical_address = address\n",
        "\n",
        "    # Calculate L2 index and L2 tag\n",
        "    l2_index = (physical_address >> 4) & (l2_num_sets - 1)\n",
        "    l2_tag = physical_address >> (l2_index_bits + 4)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in L2 cache\n",
        "    if l2_cache[l2_index][0] == l2_tag:\n",
        "        l2_hits += 1\n",
        "    else:\n",
        "        l2_misses += 1\n",
        "        if l2_cache[l2_index][1]:  # Dirty bit is set\n",
        "            # Write the dirty line back to memory\n",
        "            write_back(l2_cache[l2_index][0], l2_index)\n",
        "\n",
        "        # Fetch the line from memory\n",
        "        fetch_line(l2_tag, l2_index)\n",
        "\n",
        "        # Update the cache with the new line\n",
        "        l2_cache[l2_index][0] = l2_tag\n",
        "        l2_cache[l2_index][1] = False  # Set dirty bit to False\n",
        "\n",
        "    # Check if it's a write operation\n",
        "    if access_type == 'W':\n",
        "        l2_cache[l2_index][1] = True  # Set dirty bit to True\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Address: {address:08x}\")\n",
        "    if virtual_addresses_enabled:\n",
        "        print(f\"Virtual Page Number: {virtual_page_number:02x}\")\n",
        "        print(f\"Virtual Page Offset: {virtual_page_offset:02x}\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"Physical Page Number: {physical_page_number:02x}\")\n",
        "    print(\"DTLB Result: HIT\" if physical_page_number is not None else \"DTLB Result: MISS\")\n",
        "    print(\"L2 Cache Result: HIT\" if l2_cache[l2_index][0] == l2_tag else \"L2 Cache Result: MISS\")\n",
        "\n",
        "# Calculate hit ratios\n",
        "dtlb_hit_ratio = dtlb_hits / (dtlb_hits + dtlb_misses) if (dtlb_hits + dtlb_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DTLB Hits: {dtlb_hits}\")\n",
        "print(f\"DTLB Misses: {dtlb_misses}\")\n",
        "print(f\"DTLB Hit Ratio: {dtlb_hit_ratio}\")\n",
        "print(f\"L2 Cache Hits: {l2_hits}\")\n",
        "print(f\"L2 Cache Misses: {l2_misses}\")\n",
        "print(f\"L2 Cache Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 9: Increment counters and print summary statistics\n",
        "# Step 9: Increment counters and print summary statistics\n",
        "print(\"Step 9: Increment counters and print summary statistics\")\n",
        "\n",
        "# Increment counters\n",
        "total_references = len(trace_data)\n",
        "total_hits = dc_hits + l2_hits\n",
        "total_misses = dc_misses + l2_misses\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / total_references if total_references > 0 else 0\n",
        "l2_hit_ratio = l2_hits / total_references if total_references > 0 else 0\n",
        "\n",
        "# Print summary statistics\n",
        "print(\"Summary Statistics:\")\n",
        "print(f\"Total References: {total_references}\")\n",
        "print(f\"Total Hits: {total_hits}\")\n",
        "print(f\"Total Misses: {total_misses}\")\n",
        "print(f\"Data Cache Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Cache Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
        "# Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
        "print(\"Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\")\n",
        "\n",
        "# Read original trace data from file\n",
        "trace_data = []\n",
        "with open('trace.dat', 'r') as trace_file:\n",
        "    for line in trace_file:\n",
        "        access_type, address = line.strip().split(':')\n",
        "        trace_data.append((access_type, int(address, 16)))\n",
        "\n",
        "# Disable translation and TLBs based on the modified configuration\n",
        "virtual_addresses_enabled = False\n",
        "dtlb_enabled = False\n",
        "\n",
        "# Set data cache parameters\n",
        "dc_num_sets = 4\n",
        "dc_set_size = 1\n",
        "line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for data cache\n",
        "dc_index_bits = len(bin(dc_num_sets - 1)[2:])\n",
        "dc_offset_bits = len(bin(line_size - 1)[2:])\n",
        "\n",
        "# Data cache variables\n",
        "dc_cache = [[None] * dc_set_size for _ in range(dc_num_sets)]  # [tag]\n",
        "\n",
        "# Set L2 cache parameters\n",
        "l2_num_sets = 16\n",
        "l2_set_size = 4\n",
        "l2_line_size = 16\n",
        "\n",
        "# Calculate index and offset bits for L2 cache\n",
        "l2_index_bits = len(bin(l2_num_sets - 1)[2:])\n",
        "l2_offset_bits = len(bin(l2_line_size - 1)[2:])\n",
        "\n",
        "# L2 cache variables\n",
        "l2_cache = [[None] * l2_set_size for _ in range(l2_num_sets)]  # [tag]\n",
        "\n",
        "# Statistics variables\n",
        "dc_hits = 0\n",
        "dc_misses = 0\n",
        "l2_hits = 0\n",
        "l2_misses = 0\n",
        "\n",
        "# Process each reference in the trace data\n",
        "for access_type, address in trace_data:\n",
        "    physical_address = address\n",
        "\n",
        "    # Calculate DC index and DC tag\n",
        "    dc_index = (physical_address >> dc_offset_bits) & (dc_num_sets - 1)\n",
        "    dc_tag = physical_address >> (dc_index_bits + dc_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in the data cache\n",
        "    if dc_cache[dc_index][0] == dc_tag:\n",
        "        dc_hits += 1\n",
        "    else:\n",
        "        dc_misses += 1\n",
        "        dc_cache[dc_index][0] = dc_tag  # Update the cache with the new tag\n",
        "\n",
        "    # Calculate L2 index and L2 tag\n",
        "    l2_index = (physical_address >> l2_offset_bits) & (l2_num_sets - 1)\n",
        "    l2_tag = physical_address >> (l2_index_bits + l2_offset_bits)\n",
        "\n",
        "    # Check if the cache line is a hit or miss in the L2 cache\n",
        "    if l2_cache[l2_index][0] == l2_tag:\n",
        "        l2_hits += 1\n",
        "    else:\n",
        "        l2_misses += 1\n",
        "        l2_cache[l2_index][0] = l2_tag  # Update the cache with the new tag\n",
        "\n",
        "    # Print reference information\n",
        "    print(\"Reference:\")\n",
        "    print(f\"Physical Address: {physical_address:08x}\")\n",
        "    print(f\"DC Index: {dc_index:01x}\")\n",
        "    print(f\"DC Tag: {dc_tag:01x}\")\n",
        "    print(f\"L2 Index: {l2_index:01x}\")\n",
        "    print(f\"L2 Tag: {l2_tag:01x}\")\n",
        "    print(\"DC Result: HIT\" if dc_cache[dc_index][0] == dc_tag else \"DC Result: MISS\")\n",
        "    print(\"L2 Result: HIT\" if l2_cache[l2_index][0] == l2_tag else \"L2 Result: MISS\")\n",
        "\n",
        "    # Simulated memory access (replace with your implementation)\n",
        "    # Perform the appropriate memory reads and writes based on the access type and physical address\n",
        "\n",
        "# Calculate hit ratios\n",
        "dc_hit_ratio = dc_hits / (dc_hits + dc_misses) if (dc_hits + dc_misses) > 0 else 0\n",
        "l2_hit_ratio = l2_hits / (l2_hits + l2_misses) if (l2_hits + l2_misses) > 0 else 0\n",
        "\n",
        "# Print statistics\n",
        "print(\"Simulation statistics\")\n",
        "print(f\"DC Hits: {dc_hits}\")\n",
        "print(f\"DC Misses: {dc_misses}\")\n",
        "print(f\"DC Hit Ratio: {dc_hit_ratio}\")\n",
        "print(f\"L2 Hits: {l2_hits}\")\n",
        "print(f\"L2 Misses: {l2_misses}\")\n",
        "print(f\"L2 Hit Ratio: {l2_hit_ratio}\")\n",
        "\n",
        "\n",
        "# Step 11: Testing different cache configurations\n",
        "dc_num_sets = 8\n",
        "dc_set_size = 2\n",
        "line_size = 32\n",
        "\n",
        "l2_num_sets = 32\n",
        "l2_set_size = 8\n",
        "l2_line_size = 64\n",
        "\n",
        "# Step 12: Invalidation of cache lines during page replacement\n",
        "def invalidate_cache_lines(physical_page_number):\n",
        "    # Invalidates cache lines associated with the specified physical page in DC\n",
        "    for i in range(dc_num_sets):\n",
        "        if dc_cache[i][0] == physical_page_number:\n",
        "            dc_cache[i][0] = None\n",
        "            dc_cache[i][1] = False\n",
        "\n",
        "    # Invalidates cache lines associated with the specified physical page in L2\n",
        "    for i in range(l2_num_sets):\n",
        "        for j in range(l2_set_size):\n",
        "            if l2_cache[i][j][0] == physical_page_number:\n",
        "                l2_cache[i][j][0] = None\n",
        "                l2_cache[i][j][1] = False\n",
        "\n",
        "def handle_page_fault(virtual_page_number):\n",
        "    # Check if the page table entry is already occupied\n",
        "    if page_table[virtual_page_number] is not None:\n",
        "        # Invalidate cache lines associated with the evicted physical page\n",
        "        invalidate_cache_lines(page_table[virtual_page_number])\n",
        "\n",
        "    # Assign a new physical page to the virtual page\n",
        "    page_table[virtual_page_number] = random.randint(0, num_physical_pages - 1)\n",
        "\n",
        "# Note: Each step requires modifications and additions to the code. The provided code structure serves as a starting point, and you can build upon it to implement the specific functionalities and configurations required for each step.\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "6I6iNhsCnkJk",
        "outputId": "2b3168ee-e06d-4894-e41a-72155147446c"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Step 1: Read configuration file and calculate index and offset bits\n",
            "Configuration:\n",
            "Data TLB configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 8\n",
            "Page Table configuration\n",
            "Number of virtual pages: 64\n",
            "Number of physical pages: 4\n",
            "Page size: 256\n",
            "Number of bits used for the index: 6\n",
            "Number of bits used for the offset: 8\n",
            "Data Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 4\n",
            "L2 Cache configuration\n",
            "Number of sets: 16\n",
            "Set size: 4\n",
            "Line size: 16\n",
            "Number of bits used for the index: 4\n",
            "Number of bits used for the offset: 4\n",
            "Step 2: Simulation with disabled translation, TLBs, and L2 cache\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "Page Offset: 1c\n",
            "Physical Page Number: 08\n",
            "DC Tag: 1\n",
            "DC Index: 3\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "Page Offset: 4c\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 3\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "Page Offset: 00\n",
            "Physical Page Number: 04\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "Page Offset: 48\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 2\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "Page Offset: 44\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 1\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "Page Offset: 80\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 0\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "Page Offset: 08\n",
            "Physical Page Number: 00\n",
            "DC Tag: 0\n",
            "DC Index: 2\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "DC Result: MISS\n",
            "Physical Address: 0000081c\n",
            "Page Offset: 1c\n",
            "Physical Page Number: 08\n",
            "DC Tag: 1\n",
            "DC Index: 3\n",
            "DC Result: HIT\n",
            "Physical Address: 0000014c\n",
            "Page Offset: 4c\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 3\n",
            "DC Result: MISS\n",
            "Physical Address: 00000c84\n",
            "Page Offset: 84\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 1\n",
            "DC Result: HIT\n",
            "Physical Address: 00000400\n",
            "Page Offset: 00\n",
            "Physical Page Number: 04\n",
            "DC Tag: 0\n",
            "DC Index: 0\n",
            "DC Result: HIT\n",
            "Physical Address: 00000148\n",
            "Page Offset: 48\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 2\n",
            "DC Result: HIT\n",
            "Physical Address: 00000144\n",
            "Page Offset: 44\n",
            "Physical Page Number: 01\n",
            "DC Tag: 4\n",
            "DC Index: 1\n",
            "DC Result: HIT\n",
            "Physical Address: 00000c80\n",
            "Page Offset: 80\n",
            "Physical Page Number: 0c\n",
            "DC Tag: 8\n",
            "DC Index: 0\n",
            "DC Result: MISS\n",
            "Physical Address: 00000008\n",
            "Page Offset: 08\n",
            "Physical Page Number: 00\n",
            "DC Tag: 0\n",
            "DC Index: 2\n",
            "DC Result: MISS\n",
            "Step 3: Simulation of data cache for direct-mapped organization with all reads\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "Step 4: Simulation of data cache with higher associativity levels and all reads\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 3\n",
            "DC Misses: 6\n",
            "DC Hit Ratio: 0.3333333333333333\n",
            "Step 5: Simulation of data cache with write-allocate and write-back policy\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Physical Address: 00000184\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Page Number: 01\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 0000081c\n",
            "Physical Address: 0000021c\n",
            "Virtual Page Number: 08\n",
            "Virtual Page Offset: 1c\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 0000014c\n",
            "Physical Address: 0000024c\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 4c\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Physical Address: 00000184\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Page Number: 01\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000400\n",
            "Physical Address: 00000000\n",
            "Virtual Page Number: 04\n",
            "Virtual Page Offset: 00\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000148\n",
            "Physical Address: 00000248\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 48\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000144\n",
            "Physical Address: 00000244\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 44\n",
            "Physical Page Number: 02\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000c80\n",
            "Physical Address: 00000180\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 80\n",
            "Physical Page Number: 01\n",
            "Page Table Result: HIT\n",
            "Reference:\n",
            "Address: 00000008\n",
            "Physical Address: 00000008\n",
            "Virtual Page Number: 00\n",
            "Virtual Page Offset: 08\n",
            "Physical Page Number: 00\n",
            "Page Table Result: HIT\n",
            "Simulation statistics\n",
            "PT Hits: 4\n",
            "PT Misses: 5\n",
            "PT Hit Ratio: 0.4444444444444444\n",
            "Step 8: Simulation of the data TLB with L2 cache and virtual addresses enabled\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Address: 00000384\n",
            "Physical Page Number: 03\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 0000081c\n",
            "Virtual Page Number: 08\n",
            "Virtual Page Offset: 1c\n",
            "Physical Address: 0000001c\n",
            "Physical Page Number: 00\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 0000014c\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 4c\n",
            "Physical Address: 0000014c\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000c84\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 84\n",
            "Physical Address: 00000084\n",
            "Physical Page Number: 00\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000400\n",
            "Virtual Page Number: 04\n",
            "Virtual Page Offset: 00\n",
            "Physical Address: 00000100\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000148\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 48\n",
            "Physical Address: 00000148\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000144\n",
            "Virtual Page Number: 01\n",
            "Virtual Page Offset: 44\n",
            "Physical Address: 00000144\n",
            "Physical Page Number: 01\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000c80\n",
            "Virtual Page Number: 0c\n",
            "Virtual Page Offset: 80\n",
            "Physical Address: 00000080\n",
            "Physical Page Number: 00\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Reference:\n",
            "Address: 00000008\n",
            "Virtual Page Number: 00\n",
            "Virtual Page Offset: 08\n",
            "Physical Address: 00000308\n",
            "Physical Page Number: 03\n",
            "DTLB Result: HIT\n",
            "L2 Cache Result: HIT\n",
            "Simulation statistics\n",
            "DTLB Hits: 2\n",
            "DTLB Misses: 7\n",
            "DTLB Hit Ratio: 0.2222222222222222\n",
            "L2 Cache Hits: 3\n",
            "L2 Cache Misses: 6\n",
            "L2 Cache Hit Ratio: 0.3333333333333333\n",
            "Step 9: Increment counters and print summary statistics\n",
            "Summary Statistics:\n",
            "Total References: 9\n",
            "Total Hits: 4\n",
            "Total Misses: 14\n",
            "Data Cache Hit Ratio: 0.1111111111111111\n",
            "L2 Cache Hit Ratio: 0.3333333333333333\n",
            "Step 10: Simulation of no write-allocate, write-through policy for DC and L2 caches\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000081c\n",
            "DC Index: 1\n",
            "DC Tag: 20\n",
            "L2 Index: 1\n",
            "L2 Tag: 8\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 0000014c\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c84\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000400\n",
            "DC Index: 0\n",
            "DC Tag: 10\n",
            "L2 Index: 0\n",
            "L2 Tag: 4\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000148\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000144\n",
            "DC Index: 0\n",
            "DC Tag: 5\n",
            "L2 Index: 4\n",
            "L2 Tag: 1\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000c80\n",
            "DC Index: 0\n",
            "DC Tag: 32\n",
            "L2 Index: 8\n",
            "L2 Tag: c\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Reference:\n",
            "Physical Address: 00000008\n",
            "DC Index: 0\n",
            "DC Tag: 0\n",
            "L2 Index: 0\n",
            "L2 Tag: 0\n",
            "DC Result: HIT\n",
            "L2 Result: HIT\n",
            "Simulation statistics\n",
            "DC Hits: 1\n",
            "DC Misses: 8\n",
            "DC Hit Ratio: 0.1111111111111111\n",
            "L2 Hits: 4\n",
            "L2 Misses: 5\n",
            "L2 Hit Ratio: 0.4444444444444444\n"
          ]
        }
      ]
    }
  ]
}