[
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"State",
    "definition":{
      "done2":5,
      "read":2,
      "error":4,
      "Idle":0,
      "done":3,
      "write":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"SRAMTest.SRAMTest._T_2",
    "enumTypeName":"State"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SRAMTest.TriStateDriver",
    "name":"TriStateDriver.v",
    "text":"\nmodule TriStateDriver(\n    output [15:0] busData,\n    input [15:0] driveData,\n    inout [15:0] bus,\n    input drive);\n\n    assign bus = drive ? driveData : {(16){1'bz}};\n    assign busData = bus;\nendmodule\n"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"SRAMTest"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]