Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 28 16:54:01 2019
| Host         : Mykho_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_3/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_5/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.577    -6970.660                   5504                13893        0.052        0.000                      0                13893        1.000        0.000                       0                  4194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
clk_in1                        {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.097        0.000                      0                 3312        0.065        0.000                      0                 3312        4.020        0.000                       0                  1376  
clk_in1                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       -3.524    -3687.012                   5157                10294        0.052        0.000                      0                10294        1.000        0.000                       0                  2814  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_system_clk_wiz_0_0       -3.577    -4403.065                   1644                 1644        1.669        0.000                      0                 1644  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0       -0.245       -1.461                      6                  287        0.942        0.000                      0                  287  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.906ns (22.984%)  route 6.387ns (77.016%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.679    11.366    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.499    12.691    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y5          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.462    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.906ns (22.984%)  route 6.387ns (77.016%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.679    11.366    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.499    12.691    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y5          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y5          FDRE (Setup_fdre_C_CE)      -0.205    12.462    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 1.906ns (23.516%)  route 6.199ns (76.484%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.849    10.212    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.331    10.543 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.635    11.178    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.498    12.690    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X29Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.461    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 1.906ns (23.516%)  route 6.199ns (76.484%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.849    10.212    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.331    10.543 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.635    11.178    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.498    12.690    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X29Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.461    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 1.906ns (23.533%)  route 6.193ns (76.467%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.841     6.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.124     6.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.874     7.246    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.117     7.363 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=24, routed)          2.993    10.356    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y1          LUT5 (Prop_lut5_I3_O)        0.331    10.687 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.485    11.172    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.500    12.692    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y1          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    12.463    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  1.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.200%)  route 0.238ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.238     1.304    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.047     1.239    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.552%)  route 0.232ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.232     1.285    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.017     1.209    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.274ns (58.353%)  route 0.196ns (41.647%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.562     0.903    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6_reg[26]/Q
                         net (fo=1, routed)           0.196     1.262    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg6[26]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.307 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     1.307    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[26]_i_3_n_0
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.372 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.372    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/reg_data_out__0[26]
    SLICE_X15Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.832     1.202    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.300ns (63.838%)  route 0.170ns (36.162%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.565     0.906    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y50         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5_reg[31]/Q
                         net (fo=1, routed)           0.170     1.204    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg5[31]
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.098     1.302 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[31]_i_4/O
                         net (fo=1, routed)           0.000     1.302    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[31]_i_4_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I1_O)      0.074     1.376 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.376    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/reg_data_out__0[31]
    SLICE_X13Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.835     1.205    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     1.281    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.152%)  route 0.226ns (63.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.226     1.281    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.007     1.185    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.799%)  route 0.213ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=91, routed)          0.213     1.281    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready
    SLICE_X4Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.178    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.185    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.076    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.565     0.906    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.163    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X8Y50          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y50          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.049    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.850     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.078     1.001    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.251ns (50.608%)  route 0.245ns (49.392%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.562     0.903    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[27]/Q
                         net (fo=1, routed)           0.245     1.289    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7[27]
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.334 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     1.334    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.399 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.399    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/reg_data_out__0[27]
    SLICE_X14Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.832     1.202    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y45    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y45    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y45    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y43   system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y41   system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y41   system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y41   system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y41   system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y40   system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y40   system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y35    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         5157  Failing Endpoints,  Worst Slack       -3.524ns,  Total Violation    -3687.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.150ns (49.021%)  route 4.316ns (50.979%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.506 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.506    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.734    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.848    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.962    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.076    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.405 r  system_i/DelayUnit_0/U0/r_20_carry__5/O[3]
                         net (fo=2, routed)           0.598     5.003    system_i/DelayUnit_0/U0/p_3_in__0[28]
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.306     5.309 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.311     5.621    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     5.745    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.315 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.135     7.450    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X15Y11         LUT3 (Prop_lut3_I1_O)        0.341     7.791 r  system_i/DelayUnit_0/U0/m5_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000     7.791    system_i/DelayUnit_0/U0/p_1_out__3[11]
    SLICE_X15Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.501     3.669    system_i/DelayUnit_0/U0/clk
    SLICE_X15Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]/C
                         clock pessimism              0.588     4.257    
                         clock uncertainty           -0.065     4.192    
    SLICE_X15Y11         FDCE (Setup_fdce_C_D)        0.075     4.267    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.267    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.446ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.524ns (30.092%)  route 5.864ns (69.908%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.539 r  system_i/DelayUnit_0/U0/r_20_carry/O[1]
                         net (fo=66, routed)          1.191     4.730    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_0_2/ADDRA2
    SLICE_X10Y4          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303     5.033 r  system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.311     6.344    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_0_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.468 r  system_i/DelayUnit_0/U0/m5_axis_tdata[0]_i_2/O
                         net (fo=1, routed)           1.091     7.559    system_i/DelayUnit_0/U0/p_4_out[0]
    SLICE_X15Y11         LUT3 (Prop_lut3_I2_O)        0.154     7.713 r  system_i/DelayUnit_0/U0/m5_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.713    system_i/DelayUnit_0/U0/p_1_out__3[0]
    SLICE_X15Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.501     3.669    system_i/DelayUnit_0/U0/clk
    SLICE_X15Y11         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]/C
                         clock pessimism              0.588     4.257    
                         clock uncertainty           -0.065     4.192    
    SLICE_X15Y11         FDCE (Setup_fdce_C_D)        0.075     4.267    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          4.267    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 -3.446    

Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 4.150ns (49.463%)  route 4.240ns (50.537%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.506 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.506    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.734    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.848    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.962    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.076    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.405 r  system_i/DelayUnit_0/U0/r_20_carry__5/O[3]
                         net (fo=2, routed)           0.598     5.003    system_i/DelayUnit_0/U0/p_3_in__0[28]
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.306     5.309 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.311     5.621    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     5.745    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.315 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.060     7.374    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.341     7.715 r  system_i/DelayUnit_0/U0/m5_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     7.715    system_i/DelayUnit_0/U0/p_1_out__3[10]
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.505     3.673    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]/C
                         clock pessimism              0.588     4.261    
                         clock uncertainty           -0.065     4.196    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.075     4.271    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.442ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 4.150ns (49.475%)  route 4.238ns (50.525%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.506 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.506    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.734    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.848    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.962    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.076    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.405 r  system_i/DelayUnit_0/U0/r_20_carry__5/O[3]
                         net (fo=2, routed)           0.598     5.003    system_i/DelayUnit_0/U0/p_3_in__0[28]
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.306     5.309 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.311     5.621    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     5.745    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.315 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.058     7.372    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.341     7.713 r  system_i/DelayUnit_0/U0/m5_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     7.713    system_i/DelayUnit_0/U0/p_1_out__3[8]
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.505     3.673    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]/C
                         clock pessimism              0.588     4.261    
                         clock uncertainty           -0.065     4.196    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.075     4.271    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 -3.442    

Slack (VIOLATED) :        -3.409ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 4.148ns (49.647%)  route 4.207ns (50.353%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.506 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.506    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.734    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.848    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.962    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.076    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.405 r  system_i/DelayUnit_0/U0/r_20_carry__5/O[3]
                         net (fo=2, routed)           0.598     5.003    system_i/DelayUnit_0/U0/p_3_in__0[28]
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.306     5.309 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.311     5.621    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     5.745    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.315 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.027     7.341    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I1_O)        0.339     7.680 r  system_i/DelayUnit_0/U0/m5_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.680    system_i/DelayUnit_0/U0/p_1_out__3[9]
    SLICE_X11Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.505     3.673    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]/C
                         clock pessimism              0.588     4.261    
                         clock uncertainty           -0.065     4.196    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.075     4.271    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                 -3.409    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 4.148ns (49.658%)  route 4.205ns (50.342%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.506 r  system_i/DelayUnit_0/U0/r_20_carry/CO[3]
                         net (fo=1, routed)           0.000     3.506    system_i/DelayUnit_0/U0/r_20_carry_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.620 r  system_i/DelayUnit_0/U0/r_20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    system_i/DelayUnit_0/U0/r_20_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  system_i/DelayUnit_0/U0/r_20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.734    system_i/DelayUnit_0/U0/r_20_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  system_i/DelayUnit_0/U0/r_20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.848    system_i/DelayUnit_0/U0/r_20_carry__2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  system_i/DelayUnit_0/U0/r_20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.962    system_i/DelayUnit_0/U0/r_20_carry__3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  system_i/DelayUnit_0/U0/r_20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.076    system_i/DelayUnit_0/U0/r_20_carry__4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.405 r  system_i/DelayUnit_0/U0/r_20_carry__5/O[3]
                         net (fo=2, routed)           0.598     5.003    system_i/DelayUnit_0/U0/p_3_in__0[28]
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.306     5.309 r  system_i/DelayUnit_0/U0/i__carry__1_i_4__3/O
                         net (fo=1, routed)           0.311     5.621    system_i/DelayUnit_0/U0/i__carry__1_i_4__3_n_0
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  system_i/DelayUnit_0/U0/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     5.745    system_i/DelayUnit_0/U0/i__carry__1_i_2__3_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.315 r  system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1/CO[2]
                         net (fo=16, routed)          1.025     7.339    system_i/DelayUnit_0/U0/p_0_out_inferred__5/i__carry__1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I1_O)        0.339     7.678 r  system_i/DelayUnit_0/U0/m5_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000     7.678    system_i/DelayUnit_0/U0/p_1_out__3[7]
    SLICE_X11Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.505     3.673    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]/C
                         clock pessimism              0.588     4.261    
                         clock uncertainty           -0.065     4.196    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.075     4.271    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.722ns (21.098%)  route 6.440ns (78.902%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X13Y4          FDRE                                         r  system_i/DelayUnit_0/U0/r_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_1_reg[16]/Q
                         net (fo=4, routed)           1.024     0.806    system_i/DelayUnit_0/U0/r_1_reg_n_0_[16]
    SLICE_X14Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  system_i/DelayUnit_0/U0/r_11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.930    system_i/DelayUnit_0/U0/r_11_carry__0_i_8_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.462 r  system_i/DelayUnit_0/U0/r_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.462    system_i/DelayUnit_0/U0/r_11_carry__0_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 f  system_i/DelayUnit_0/U0/r_11_carry__1/CO[3]
                         net (fo=63, routed)          0.928     2.503    system_i/DelayUnit_0/U0/r_11_carry__1_n_0
    SLICE_X15Y0          LUT2 (Prop_lut2_I1_O)        0.124     2.627 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_7/O
                         net (fo=66, routed)          1.597     4.225    system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11/ADDRA0
    SLICE_X6Y0           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.349 r  system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11/RAMA/O
                         net (fo=1, routed)           1.295     5.644    system_i/DelayUnit_0/U0/stream1_samples_reg_64_127_9_11_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  system_i/DelayUnit_0/U0/m1_axis_tdata[9]_i_2/O
                         net (fo=1, routed)           1.595     7.363    system_i/DelayUnit_0/U0/p_4_out__0[9]
    SLICE_X27Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.487 r  system_i/DelayUnit_0/U0/m1_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.487    system_i/DelayUnit_0/U0/p_1_out[9]
    SLICE_X27Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.497     3.665    system_i/DelayUnit_0/U0/clk
    SLICE_X27Y14         FDCE                                         r  system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]/C
                         clock pessimism              0.487     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X27Y14         FDCE (Setup_fdce_C_D)        0.029     4.117    system_i/DelayUnit_0/U0/m1_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.117    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m2_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 1.702ns (20.813%)  route 6.476ns (79.187%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 3.668 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          2.256     4.630    system_i/DelayUnit_0/U0/stream2_samples_reg_64_127_9_11/ADDRC0
    SLICE_X12Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.754 r  system_i/DelayUnit_0/U0/stream2_samples_reg_64_127_9_11/RAMC/O
                         net (fo=1, routed)           1.842     6.596    system_i/DelayUnit_0/U0/stream2_samples_reg_64_127_9_11_n_2
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.720 r  system_i/DelayUnit_0/U0/m2_axis_tdata[11]_i_2/O
                         net (fo=1, routed)           0.659     7.379    system_i/DelayUnit_0/U0/p_4_out__1[11]
    SLICE_X28Y9          LUT3 (Prop_lut3_I2_O)        0.124     7.503 r  system_i/DelayUnit_0/U0/m2_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000     7.503    system_i/DelayUnit_0/U0/p_1_out__0[11]
    SLICE_X28Y9          FDCE                                         r  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.500     3.668    system_i/DelayUnit_0/U0/clk
    SLICE_X28Y9          FDCE                                         r  system_i/DelayUnit_0/U0/m2_axis_tdata_reg[11]/C
                         clock pessimism              0.487     4.156    
                         clock uncertainty           -0.065     4.091    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.081     4.172    system_i/DelayUnit_0/U0/m2_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.172    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 2.520ns (30.602%)  route 5.715ns (69.398%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.539 r  system_i/DelayUnit_0/U0/r_20_carry/O[1]
                         net (fo=66, routed)          1.206     4.746    system_i/DelayUnit_0/U0/stream5_samples_reg_64_127_6_8/ADDRA2
    SLICE_X6Y7           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303     5.049 r  system_i/DelayUnit_0/U0/stream5_samples_reg_64_127_6_8/RAMA/O
                         net (fo=1, routed)           1.280     6.328    system_i/DelayUnit_0/U0/stream5_samples_reg_64_127_6_8_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.452 r  system_i/DelayUnit_0/U0/m5_axis_tdata[6]_i_2/O
                         net (fo=1, routed)           0.958     7.410    system_i/DelayUnit_0/U0/p_4_out[6]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  system_i/DelayUnit_0/U0/m5_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000     7.560    system_i/DelayUnit_0/U0/p_1_out__3[6]
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.505     3.673    system_i/DelayUnit_0/U0/clk
    SLICE_X11Y13         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]/C
                         clock pessimism              0.588     4.261    
                         clock uncertainty           -0.065     4.196    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.075     4.271    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -3.289    

Slack (VIOLATED) :        -3.285ns  (required time - arrival time)
  Source:                 system_i/DelayUnit_0/U0/r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.524ns (30.662%)  route 5.708ns (69.338%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.684    -0.675    system_i/DelayUnit_0/U0/clk
    SLICE_X9Y5           FDRE                                         r  system_i/DelayUnit_0/U0/r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.219 f  system_i/DelayUnit_0/U0/r_2_reg[12]/Q
                         net (fo=4, routed)           0.815     0.597    system_i/DelayUnit_0/U0/r_2_reg_n_0_[12]
    SLICE_X7Y7           LUT2 (Prop_lut2_I0_O)        0.124     0.721 r  system_i/DelayUnit_0/U0/r_21_carry_i_6/O
                         net (fo=1, routed)           0.000     0.721    system_i/DelayUnit_0/U0/r_21_carry_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.119 r  system_i/DelayUnit_0/U0/r_21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.119    system_i/DelayUnit_0/U0/r_21_carry_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.233 r  system_i/DelayUnit_0/U0/r_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.233    system_i/DelayUnit_0/U0/r_21_carry__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 f  system_i/DelayUnit_0/U0/r_21_carry__1/CO[3]
                         net (fo=63, routed)          0.903     2.250    system_i/DelayUnit_0/U0/r_21_carry__1_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.374 r  system_i/DelayUnit_0/U0/stream2_samples_reg_0_63_0_2_i_7/O
                         net (fo=67, routed)          0.552     2.926    system_i/DelayUnit_0/U0/r_2[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     3.539 r  system_i/DelayUnit_0/U0/r_20_carry/O[1]
                         net (fo=66, routed)          1.375     4.915    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_3_5/ADDRA2
    SLICE_X8Y8           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303     5.218 r  system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.967     6.185    system_i/DelayUnit_0/U0/stream5_samples_reg_192_255_3_5_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.309 r  system_i/DelayUnit_0/U0/m5_axis_tdata[3]_i_2/O
                         net (fo=1, routed)           1.094     7.403    system_i/DelayUnit_0/U0/p_4_out[3]
    SLICE_X13Y12         LUT3 (Prop_lut3_I2_O)        0.154     7.557 r  system_i/DelayUnit_0/U0/m5_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.557    system_i/DelayUnit_0/U0/p_1_out__3[3]
    SLICE_X13Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.506     3.674    system_i/DelayUnit_0/U0/clk
    SLICE_X13Y12         FDCE                                         r  system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]/C
                         clock pessimism              0.588     4.262    
                         clock uncertainty           -0.065     4.197    
    SLICE_X13Y12         FDCE (Setup_fdce_C_D)        0.075     4.272    system_i/DelayUnit_0/U0/m5_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.272    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 -3.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.845%)  route 0.223ns (60.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X28Y14         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]__0/Q
                         net (fo=1, routed)           0.223    -0.128    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.870    -0.693    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.423    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.243    -0.180    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.928%)  route 0.223ns (60.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X32Y13         FDRE                                         r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]__0/Q
                         net (fo=1, routed)           0.223    -0.129    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[4]
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.867    -0.696    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.426    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.183    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.177%)  route 0.255ns (60.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.560    -0.501    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X28Y16         FDRE                                         r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]__0/Q
                         net (fo=1, routed)           0.255    -0.082    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[8]
    RAMB18_X1Y9          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.860    -0.703    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y9          RAMB18E1                                     r  system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.433    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.137    system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.760%)  route 0.224ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X32Y13         FDRE                                         r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]__0/Q
                         net (fo=1, routed)           0.224    -0.128    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[5]
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.867    -0.696    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.426    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.184    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.631%)  route 0.225ns (60.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X32Y15         FDRE                                         r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/Q
                         net (fo=1, routed)           0.225    -0.126    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[14]
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.867    -0.696    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X2Y6          RAMB18E1                                     r  system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.426    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.243    -0.183    system_i/fir_compiler_7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.299%)  route 0.229ns (60.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X28Y14         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]__0/Q
                         net (fo=1, routed)           0.229    -0.123    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[13]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.870    -0.693    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.423    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    -0.181    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.952%)  route 0.232ns (61.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y13         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]__0/Q
                         net (fo=1, routed)           0.232    -0.120    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[6]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.870    -0.693    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.423    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.180    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.929%)  route 0.232ns (61.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.561    -0.500    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X30Y13         FDRE                                         r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]__0/Q
                         net (fo=1, routed)           0.232    -0.120    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.870    -0.693    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.269    -0.423    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.180    system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.070%)  route 0.159ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.566    -0.495    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X7Y11          FDRE                                         r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/Q
                         net (fo=2, routed)           0.159    -0.195    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/ADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.873    -0.690    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.439    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.256    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.496%)  route 0.169ns (54.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.569    -0.492    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X7Y2           FDRE                                         r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.182    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/ADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.878    -0.685    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.434    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.251    system_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y1      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y4      system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y8      system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8      system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y4      system_i/fir_compiler_4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y9      system_i/fir_compiler_6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y7      system_i/fir_compiler_8/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y0      system_i/fir_compiler_2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream6_samples_reg_192_255_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream6_samples_reg_192_255_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream6_samples_reg_192_255_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y10     system_i/DelayUnit_0/U0/stream6_samples_reg_192_255_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/DelayUnit_0/U0/stream7_samples_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y7       system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y7       system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X6Y14      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X6Y14      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X6Y14      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X6Y14      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y13      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y13      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y13      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y13      system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y9       system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y9       system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :         1644  Failing Endpoints,  Worst Slack       -3.577ns,  Total Violation    -4403.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.704ns (20.304%)  route 2.763ns (79.696%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 3.661 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.798     6.444    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/WE
    SLICE_X12Y25         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.493     3.661    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/WCLK
    SLICE_X12Y25         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/DP/CLK
                         clock pessimism              0.000     3.661    
                         clock uncertainty           -0.260     3.401    
    SLICE_X12Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.868    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/DP
  -------------------------------------------------------------------
                         required time                          2.868    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.704ns (20.304%)  route 2.763ns (79.696%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 3.661 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.798     6.444    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/WE
    SLICE_X12Y25         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.493     3.661    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/WCLK
    SLICE_X12Y25         RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/SP/CLK
                         clock pessimism              0.000     3.661    
                         clock uncertainty           -0.260     3.401    
    SLICE_X12Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.868    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_15_15/SP
  -------------------------------------------------------------------
                         required time                          2.868    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.930%)  route 2.660ns (79.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.694     6.341    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WE
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WCLK
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.930%)  route 2.660ns (79.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.694     6.341    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WE
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WCLK
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.930%)  route 2.660ns (79.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.694     6.341    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WE
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WCLK
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.468ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.930%)  route 2.660ns (79.070%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.694     6.341    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WE
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/WCLK
    SLICE_X6Y19          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMD/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 -3.468    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.704ns (20.985%)  route 2.651ns (79.015%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.686     6.332    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WE
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WCLK
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMA/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.704ns (20.985%)  route 2.651ns (79.015%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.686     6.332    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WE
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WCLK
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMB/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.704ns (20.985%)  route 2.651ns (79.015%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.686     6.332    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WE
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WCLK
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMC/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.704ns (20.985%)  route 2.651ns (79.015%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        1.669     2.977    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.654     4.087    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14/O
                         net (fo=32, routed)          1.311     5.522    system_i/DelayUnit_0/U0/stream1_samples_reg_0_63_0_2_i_14_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.646 r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_0_2_i_1/O
                         net (fo=22, routed)          0.686     6.332    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WE
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.498     3.666    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/WCLK
    SLICE_X6Y20          RAMD64E                                      r  system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMD/CLK
                         clock pessimism              0.000     3.666    
                         clock uncertainty           -0.260     3.406    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     2.873    system_i/DelayUnit_0/U0/stream8_samples_reg_64_127_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 -3.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.192ns (47.669%)  route 0.211ns (52.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.211     1.252    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.051     1.303 r  system_i/DelayUnit_0/U0/w_6[2]_i_1/O
                         net (fo=1, routed)           0.000     1.303    system_i/DelayUnit_0/U0/w_6[2]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[2]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.107    -0.366    system_i/DelayUnit_0/U0/w_6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.786%)  route 0.203ns (52.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.203     1.245    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.290 r  system_i/DelayUnit_0/U0/w_7[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    system_i/DelayUnit_0/U0/w_7[0]_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[0]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.092    -0.381    system_i/DelayUnit_0/U0/w_7_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.877%)  route 0.211ns (53.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.211     1.252    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.045     1.297 r  system_i/DelayUnit_0/U0/w_4[7]_i_1/O
                         net (fo=1, routed)           0.000     1.297    system_i/DelayUnit_0/U0/w_4[7]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_4_reg[7]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.092    -0.381    system_i/DelayUnit_0/U0/w_4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.192ns (42.839%)  route 0.256ns (57.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.256     1.298    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y5          LUT3 (Prop_lut3_I1_O)        0.051     1.349 r  system_i/DelayUnit_0/U0/w_5[7]_i_1/O
                         net (fo=1, routed)           0.000     1.349    system_i/DelayUnit_0/U0/w_5[7]_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[7]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.107    -0.366    system_i/DelayUnit_0/U0/w_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_8_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.190ns (41.541%)  route 0.267ns (58.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y3          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[6]/Q
                         net (fo=2, routed)           0.267     1.309    system_i/DelayUnit_0/U0/config_data7[6]
    SLICE_X23Y0          LUT3 (Prop_lut3_I0_O)        0.049     1.358 r  system_i/DelayUnit_0/U0/w_8[6]_i_1/O
                         net (fo=1, routed)           0.000     1.358    system_i/DelayUnit_0/U0/w_8[6]_i_1_n_0
    SLICE_X23Y0          FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.831    -0.732    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y0          FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[6]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.260    -0.472    
    SLICE_X23Y0          FDRE (Hold_fdre_C_D)         0.107    -0.365    system_i/DelayUnit_0/U0/w_8_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.064%)  route 0.256ns (57.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.256     1.298    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y5          LUT3 (Prop_lut3_I1_O)        0.045     1.343 r  system_i/DelayUnit_0/U0/w_5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.343    system_i/DelayUnit_0/U0/w_5[2]_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_5_reg[2]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.092    -0.381    system_i/DelayUnit_0/U0/w_5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.183ns (39.771%)  route 0.277ns (60.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y3          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/slv_reg7_reg[2]/Q
                         net (fo=2, routed)           0.277     1.319    system_i/DelayUnit_0/U0/config_data7[2]
    SLICE_X22Y4          LUT3 (Prop_lut3_I0_O)        0.042     1.361 r  system_i/DelayUnit_0/U0/w_8[2]_i_1/O
                         net (fo=1, routed)           0.000     1.361    system_i/DelayUnit_0/U0/w_8[2]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y4          FDRE                                         r  system_i/DelayUnit_0/U0/w_8_reg[2]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X22Y4          FDRE (Hold_fdre_C_D)         0.107    -0.366    system_i/DelayUnit_0/U0/w_8_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.012%)  route 0.279ns (59.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.279     1.320    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.045     1.365 r  system_i/DelayUnit_0/U0/w_6[6]_i_1/O
                         net (fo=1, routed)           0.000     1.365    system_i/DelayUnit_0/U0/w_6[6]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[6]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.107    -0.366    system_i/DelayUnit_0/U0/w_6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.187ns (40.141%)  route 0.279ns (59.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.279     1.320    system_i/DelayUnit_0/U0/config_enable
    SLICE_X23Y5          LUT3 (Prop_lut3_I1_O)        0.046     1.366 r  system_i/DelayUnit_0/U0/w_7[1]_i_1/O
                         net (fo=1, routed)           0.000     1.366    system_i/DelayUnit_0/U0/w_7[1]_i_1_n_0
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X23Y5          FDRE                                         r  system_i/DelayUnit_0/U0/w_7_reg[1]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.107    -0.366    system_i/DelayUnit_0/U0/w_7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/DelayUnit_0/U0/w_6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.486%)  route 0.273ns (59.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1376, routed)        0.560     0.901    system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y6          FDRE                                         r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/translatorV2_v1_0_0/U0/translatorV2_v1_0_S00_AXI_inst/CONFIG_ENABLE_reg/Q
                         net (fo=74, routed)          0.273     1.315    system_i/DelayUnit_0/U0/config_enable
    SLICE_X22Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.360 r  system_i/DelayUnit_0/U0/w_6[0]_i_1/O
                         net (fo=1, routed)           0.000     1.360    system_i/DelayUnit_0/U0/w_6[0]_i_1_n_0
    SLICE_X22Y3          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.830    -0.733    system_i/DelayUnit_0/U0/clk
    SLICE_X22Y3          FDRE                                         r  system_i/DelayUnit_0/U0/w_6_reg[0]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.260    -0.473    
    SLICE_X22Y3          FDRE (Hold_fdre_C_D)         0.092    -0.381    system_i/DelayUnit_0/U0/w_6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.580ns (12.690%)  route 3.991ns (87.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.874     3.889    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.580ns (12.690%)  route 3.991ns (87.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.874     3.889    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.580ns (12.690%)  route 3.991ns (87.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.874     3.889    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.580ns (12.690%)  route 3.991ns (87.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.874     3.889    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.580ns (12.702%)  route 3.986ns (87.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.869     3.885    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.580ns (12.702%)  route 3.986ns (87.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.869     3.885    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.473     3.641    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.473     4.114    
                         clock uncertainty           -0.065     4.049    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.644    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_1/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.608ns (14.405%)  route 3.613ns (85.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.776     2.551    system_i/PWM_GENERATOR_1/U0/S_AXIS_ARESTN
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.152     2.703 f  system_i/PWM_GENERATOR_1/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.836     3.539    system_i/PWM_GENERATOR_1/U0/clear
    SLICE_X3Y0           FDCE                                         f  system_i/PWM_GENERATOR_1/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.555     3.723    system_i/PWM_GENERATOR_1/U0/S_AXIS_ACLK
    SLICE_X3Y0           FDCE                                         r  system_i/PWM_GENERATOR_1/U0/counter_reg[1]/C
                         clock pessimism              0.588     4.311    
                         clock uncertainty           -0.065     4.246    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.613     3.633    system_i/PWM_GENERATOR_1/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.633    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_1/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.608ns (14.405%)  route 3.613ns (85.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.776     2.551    system_i/PWM_GENERATOR_1/U0/S_AXIS_ARESTN
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.152     2.703 f  system_i/PWM_GENERATOR_1/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.836     3.539    system_i/PWM_GENERATOR_1/U0/clear
    SLICE_X3Y0           FDCE                                         f  system_i/PWM_GENERATOR_1/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.555     3.723    system_i/PWM_GENERATOR_1/U0/S_AXIS_ACLK
    SLICE_X3Y0           FDCE                                         r  system_i/PWM_GENERATOR_1/U0/counter_reg[2]/C
                         clock pessimism              0.588     4.311    
                         clock uncertainty           -0.065     4.246    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.613     3.633    system_i/PWM_GENERATOR_1/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.633    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_1/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.608ns (14.405%)  route 3.613ns (85.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.776     2.551    system_i/PWM_GENERATOR_1/U0/S_AXIS_ARESTN
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.152     2.703 f  system_i/PWM_GENERATOR_1/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.836     3.539    system_i/PWM_GENERATOR_1/U0/clear
    SLICE_X3Y0           FDCE                                         f  system_i/PWM_GENERATOR_1/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.555     3.723    system_i/PWM_GENERATOR_1/U0/S_AXIS_ACLK
    SLICE_X3Y0           FDCE                                         r  system_i/PWM_GENERATOR_1/U0/counter_reg[3]/C
                         clock pessimism              0.588     4.311    
                         clock uncertainty           -0.065     4.246    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.613     3.633    system_i/PWM_GENERATOR_1/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.633    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.580ns (13.709%)  route 3.651ns (86.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.677    -0.682    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.226 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          2.117     1.891    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     2.015 f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.534     3.549    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X13Y76         FDCE                                         f  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.168 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.479     3.647    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X13Y76         FDCE                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.473     4.120    
                         clock uncertainty           -0.065     4.055    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     3.650    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.639%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.229     0.620    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[4]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.639%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.229     0.620    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[5]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.639%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.229     0.620    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[6]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.639%)  route 0.932ns (83.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.229     0.620    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y1          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y1          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[7]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.873%)  route 0.986ns (84.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.283     0.674    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y0          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y0          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[1]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.873%)  route 0.986ns (84.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.283     0.674    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y0          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y0          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[2]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.873%)  route 0.986ns (84.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.283     0.674    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y0          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y0          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[3]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.873%)  route 0.986ns (84.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.283     0.674    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y0          FDPE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y0          FDPE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[0]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y0          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.325    system_i/PWM_GENERATOR_2/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.186ns (15.438%)  route 1.019ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.316     0.707    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y2          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y2          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[10]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 system_i/SystemReset_0/U0/nrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/PWM_GENERATOR_2/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.186ns (15.438%)  route 1.019ns (84.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.563    -0.498    system_i/SystemReset_0/U0/clk
    SLICE_X21Y2          FDRE                                         r  system_i/SystemReset_0/U0/nrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  system_i/SystemReset_0/U0/nrst_reg/Q
                         net (fo=31, routed)          0.703     0.346    system_i/PWM_GENERATOR_2/U0/S_AXIS_ARESTN
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  system_i/PWM_GENERATOR_2/U0/threshold[11]_i_1/O
                         net (fo=12, routed)          0.316     0.707    system_i/PWM_GENERATOR_2/U0/clear
    SLICE_X35Y2          FDCE                                         f  system_i/PWM_GENERATOR_2/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.835    -0.728    system_i/PWM_GENERATOR_2/U0/S_AXIS_ACLK
    SLICE_X35Y2          FDCE                                         r  system_i/PWM_GENERATOR_2/U0/counter_reg[8]/C
                         clock pessimism              0.498    -0.230    
    SLICE_X35Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.322    system_i/PWM_GENERATOR_2/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  1.029    





