Timing Analyzer report for top
Sat Jul 13 15:30:40 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'clock_50mhz'
 14. Slow 1200mV 85C Model Setup: 'rd_en'
 15. Slow 1200mV 85C Model Setup: 'wr_en'
 16. Slow 1200mV 85C Model Hold: 'clock'
 17. Slow 1200mV 85C Model Hold: 'clock_50mhz'
 18. Slow 1200mV 85C Model Hold: 'wr_en'
 19. Slow 1200mV 85C Model Hold: 'rd_en'
 20. Slow 1200mV 85C Model Recovery: 'clock_50mhz'
 21. Slow 1200mV 85C Model Removal: 'clock_50mhz'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clock'
 30. Slow 1200mV 0C Model Setup: 'clock_50mhz'
 31. Slow 1200mV 0C Model Setup: 'rd_en'
 32. Slow 1200mV 0C Model Setup: 'wr_en'
 33. Slow 1200mV 0C Model Hold: 'clock'
 34. Slow 1200mV 0C Model Hold: 'clock_50mhz'
 35. Slow 1200mV 0C Model Hold: 'wr_en'
 36. Slow 1200mV 0C Model Hold: 'rd_en'
 37. Slow 1200mV 0C Model Recovery: 'clock_50mhz'
 38. Slow 1200mV 0C Model Removal: 'clock_50mhz'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clock'
 46. Fast 1200mV 0C Model Setup: 'clock_50mhz'
 47. Fast 1200mV 0C Model Setup: 'rd_en'
 48. Fast 1200mV 0C Model Setup: 'wr_en'
 49. Fast 1200mV 0C Model Hold: 'clock'
 50. Fast 1200mV 0C Model Hold: 'clock_50mhz'
 51. Fast 1200mV 0C Model Hold: 'wr_en'
 52. Fast 1200mV 0C Model Hold: 'rd_en'
 53. Fast 1200mV 0C Model Recovery: 'clock_50mhz'
 54. Fast 1200mV 0C Model Removal: 'clock_50mhz'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; top                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; clock       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }       ;
; clock_50mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50mhz } ;
; rd_en       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rd_en }       ;
; wr_en       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wr_en }       ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 176.06 MHz ; 176.06 MHz      ; rd_en       ;                                                ;
; 198.33 MHz ; 198.33 MHz      ; wr_en       ;                                                ;
; 205.21 MHz ; 205.21 MHz      ; clock_50mhz ;                                                ;
; 300.93 MHz ; 270.78 MHz      ; clock       ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; clock       ; -3.993 ; -155.295      ;
; clock_50mhz ; -3.873 ; -46.523       ;
; rd_en       ; -2.782 ; -2.782        ;
; wr_en       ; -2.309 ; -2.309        ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clock       ; 0.351 ; 0.000         ;
; clock_50mhz ; 0.638 ; 0.000         ;
; wr_en       ; 1.287 ; 0.000         ;
; rd_en       ; 1.418 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; clock_50mhz ; -1.838 ; -7.190          ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; clock_50mhz ; 1.647 ; 0.000           ;
+-------------+-------+-----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; clock_50mhz ; -3.000 ; -40.265                    ;
; rd_en       ; -3.000 ; -3.000                     ;
; wr_en       ; -3.000 ; -3.000                     ;
; clock       ; -2.693 ; -78.576                    ;
+-------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                        ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.993 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 5.059      ;
; -3.862 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.928      ;
; -3.861 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.927      ;
; -3.810 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.878      ;
; -3.760 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.828      ;
; -3.730 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.796      ;
; -3.729 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.795      ;
; -3.598 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.664      ;
; -3.597 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.663      ;
; -3.553 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.073      ; 4.614      ;
; -3.509 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.582      ;
; -3.390 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.376      ; 4.794      ;
; -3.366 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.073      ; 4.427      ;
; -3.360 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.426      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.323 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 4.605      ;
; -3.295 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.363      ;
; -3.286 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.352      ;
; -3.234 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[2]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.302      ;
; -3.206 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.274      ;
; -3.186 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[0]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.254      ;
; -3.167 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[4]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.079      ; 4.234      ;
; -3.160 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[1]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.079      ; 4.227      ;
; -3.155 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.223      ;
; -3.155 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.221      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 4.227      ;
; -3.154 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.220      ;
; -3.147 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[3]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.079      ; 4.214      ;
; -3.136 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[6]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.204      ;
; -3.121 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; clock_50mhz  ; clock       ; 1.000        ; 0.437      ; 4.586      ;
; -3.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.174      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.051 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.077      ; 4.116      ;
; -3.047 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.670      ;
; -3.038 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.073      ; 4.099      ;
; -3.033 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.101      ;
; -3.023 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.089      ;
; -3.022 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.088      ;
; -3.004 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 4.070      ;
; -2.949 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.437      ; 4.414      ;
; -2.947 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0  ; clock_50mhz  ; clock       ; 1.000        ; 0.443      ; 4.418      ;
; -2.935 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 4.003      ;
; -2.916 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.539      ;
; -2.915 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.538      ;
; -2.891 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.957      ;
; -2.890 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.956      ;
; -2.846 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.073      ; 3.907      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.819 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.885      ;
; -2.784 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.407      ;
; -2.783 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.406      ;
; -2.732 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.085      ; 3.805      ;
; -2.675 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.073      ; 3.736      ;
; -2.653 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.078      ; 3.719      ;
; -2.652 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.275      ;
; -2.651 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; wr_en        ; clock       ; 0.500        ; 3.135      ; 6.274      ;
; -2.637 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; rd_en        ; clock       ; 0.500        ; 3.130      ; 6.255      ;
; -2.601 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; wr_en        ; clock       ; 0.500        ; 3.130      ; 6.219      ;
; -2.551 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.376      ; 3.955      ;
; -2.547 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 1.000        ; 0.546      ; 4.081      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.546 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.370      ; 3.828      ;
; -2.539 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; rd_en        ; clock       ; 0.500        ; 3.130      ; 6.157      ;
; -2.519 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 1.000        ; 3.135      ; 6.642      ;
; -2.518 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 3.586      ;
; -2.498 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; wr_en        ; clock       ; 0.500        ; 3.130      ; 6.116      ;
; -2.460 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; clock_50mhz  ; clock       ; 1.000        ; 0.437      ; 3.925      ;
; -2.429 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock_50mhz  ; clock       ; 1.000        ; 0.080      ; 3.497      ;
; -2.416 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; wr_en        ; clock       ; 1.000        ; 0.546      ; 3.950      ;
; -2.415 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; wr_en        ; clock       ; 1.000        ; 0.546      ; 3.949      ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50mhz'                                                           ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; -3.873 ; count[0]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.790      ;
; -3.805 ; count[3]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.722      ;
; -3.793 ; count[4]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.710      ;
; -3.765 ; count[7]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.682      ;
; -3.724 ; count[9]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.641      ;
; -3.698 ; count[1]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.615      ;
; -3.680 ; count[10] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.597      ;
; -3.590 ; count[5]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.507      ;
; -3.559 ; count[12] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 4.475      ;
; -3.557 ; count[11] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.474      ;
; -3.546 ; count[15] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.463      ;
; -3.457 ; count[6]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.374      ;
; -3.412 ; count[8]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.329      ;
; -3.411 ; count[2]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.328      ;
; -3.377 ; count[14] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.294      ;
; -3.304 ; count[13] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.221      ;
; -3.251 ; count[18] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.168      ;
; -3.236 ; count[19] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 4.152      ;
; -3.203 ; count[22] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.120      ;
; -3.110 ; count[21] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 4.026      ;
; -3.109 ; count[20] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 4.026      ;
; -3.095 ; count[23] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 4.011      ;
; -2.975 ; count[0]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.892      ;
; -2.941 ; count[17] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 3.857      ;
; -2.918 ; count[16] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.835      ;
; -2.894 ; count[1]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.811      ;
; -2.839 ; count[2]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.756      ;
; -2.766 ; count[3]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.683      ;
; -2.711 ; count[4]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.628      ;
; -2.635 ; count[5]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.552      ;
; -2.594 ; count[1]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.511      ;
; -2.579 ; count[6]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.496      ;
; -2.558 ; count[0]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.475      ;
; -2.507 ; count[0]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.424      ;
; -2.498 ; count[7]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.415      ;
; -2.496 ; count[1]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.413      ;
; -2.466 ; count[3]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.383      ;
; -2.431 ; count[8]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.348      ;
; -2.427 ; count[0]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.344      ;
; -2.422 ; count[2]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.339      ;
; -2.386 ; count[12] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 3.302      ;
; -2.382 ; count[1]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.299      ;
; -2.380 ; count[2]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.297      ;
; -2.368 ; count[3]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.285      ;
; -2.365 ; count[1]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.282      ;
; -2.354 ; count[9]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.271      ;
; -2.335 ; count[5]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.252      ;
; -2.320 ; count[0]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.237      ;
; -2.303 ; count[10] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.220      ;
; -2.295 ; count[0]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.212      ;
; -2.294 ; count[4]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.211      ;
; -2.291 ; count[2]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.208      ;
; -2.256 ; count[1]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.173      ;
; -2.254 ; count[3]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.171      ;
; -2.251 ; count[1]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.168      ;
; -2.244 ; count[4]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.161      ;
; -2.237 ; count[5]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.154      ;
; -2.237 ; count[3]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.154      ;
; -2.230 ; count[11] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.147      ;
; -2.198 ; count[7]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.115      ;
; -2.184 ; count[2]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.101      ;
; -2.168 ; count[2]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.085      ;
; -2.164 ; count[0]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.081      ;
; -2.163 ; count[4]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.080      ;
; -2.162 ; count[6]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.079      ;
; -2.154 ; count[1]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.071      ;
; -2.149 ; count[0]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.066      ;
; -2.148 ; count[0]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.065      ;
; -2.148 ; count[0]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.065      ;
; -2.128 ; count[3]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.045      ;
; -2.123 ; count[5]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.040      ;
; -2.123 ; count[3]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.040      ;
; -2.111 ; count[6]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.028      ;
; -2.108 ; count[13] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.025      ;
; -2.106 ; count[5]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.023      ;
; -2.100 ; count[7]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.017      ;
; -2.100 ; count[3]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.017      ;
; -2.099 ; count[3]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.016      ;
; -2.099 ; count[3]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 3.016      ;
; -2.067 ; count[0]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.984      ;
; -2.066 ; count[7]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.983      ;
; -2.065 ; count[7]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.982      ;
; -2.065 ; count[7]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.982      ;
; -2.060 ; count[4]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.977      ;
; -2.059 ; count[4]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.976      ;
; -2.059 ; count[4]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.976      ;
; -2.056 ; count[4]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.973      ;
; -2.054 ; count[9]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.971      ;
; -2.054 ; count[1]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.971      ;
; -2.051 ; count[14] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.968      ;
; -2.037 ; count[2]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.954      ;
; -2.033 ; count[9]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.950      ;
; -2.032 ; count[4]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.949      ;
; -2.032 ; count[9]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.949      ;
; -2.032 ; count[9]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.949      ;
; -2.031 ; count[6]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.948      ;
; -2.026 ; count[3]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.943      ;
; -2.021 ; count[17] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.082     ; 2.937      ;
; -2.014 ; count[8]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.931      ;
; -2.013 ; count[0]  ; count[15] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.081     ; 2.930      ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rd_en'                                                                         ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; -2.782 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.950     ; 1.808      ;
; -2.340 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.500        ; 2.100      ; 3.946      ;
; -2.032 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.950     ; 1.058      ;
; -1.762 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; 2.100      ; 3.868      ;
; -1.733 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; -0.065     ; 1.674      ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wr_en'                                                                           ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; -2.309 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.551     ; 1.905      ;
; -2.021 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.500        ; 2.506      ; 4.204      ;
; -1.608 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.551     ; 1.204      ;
; -1.540 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; -0.083     ; 1.634      ;
; -1.512 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; 2.506      ; 4.195      ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.008      ;
; 0.358 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.015      ;
; 0.362 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.019      ;
; 0.364 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.021      ;
; 0.396 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.053      ;
; 0.404 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.068      ;
; 0.443 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.709      ;
; 0.657 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.929      ;
; 0.666 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.931      ;
; 0.674 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.939      ;
; 0.676 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.941      ;
; 0.677 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.942      ;
; 0.679 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.944      ;
; 0.679 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.944      ;
; 0.679 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.944      ;
; 0.685 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.951      ;
; 0.822 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.088      ;
; 0.826 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.091      ;
; 0.855 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.120      ;
; 0.879 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.144      ;
; 0.938 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.595      ;
; 0.975 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.243      ;
; 0.979 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.435      ; 1.636      ;
; 0.986 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.252      ;
; 0.989 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.257      ;
; 0.993 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.260      ;
; 0.995 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.261      ;
; 0.995 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.261      ;
; 1.011 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.276      ;
; 1.011 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.276      ;
; 1.011 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.276      ;
; 1.012 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.277      ;
; 1.096 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.362      ;
; 1.098 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.364      ;
; 1.101 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.367      ;
; 1.103 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.369      ;
; 1.103 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.369      ;
; 1.112 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.378      ;
; 1.112 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.378      ;
; 1.115 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.383      ;
; 1.117 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.383      ;
; 1.119 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.384      ;
; 1.119 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.384      ;
; 1.119 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.384      ;
; 1.120 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.385      ;
; 1.120 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.386      ;
; 1.130 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.396      ;
; 1.135 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.401      ;
; 1.137 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.402      ;
; 1.137 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.402      ;
; 1.138 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.403      ;
; 1.143 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.408      ;
; 1.146 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.411      ;
; 1.159 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.424      ;
; 1.161 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.426      ;
; 1.164 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.429      ;
; 1.203 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock        ; clock       ; 0.000        ; 0.084      ; 1.473      ;
; 1.222 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.488      ;
; 1.224 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.490      ;
; 1.227 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.493      ;
; 1.238 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.080      ; 1.504      ;
; 1.241 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.507      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50mhz'                                                                     ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.638 ; count[9]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.905      ;
; 0.644 ; count[8]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.911      ;
; 0.654 ; count[7]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; count[1]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; count[2]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; count[3]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; count[14]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; count[16]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; count[6]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; count[4]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; count[22]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.928      ;
; 0.682 ; count[0]   ; count[0]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.949      ;
; 0.880 ; write_en~1 ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 0.551      ; 1.647      ;
; 0.900 ; read_en~1  ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 0.950      ; 2.066      ;
; 0.932 ; count[17]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.200      ;
; 0.971 ; count[8]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; count[16]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; count[7]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; count[1]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.239      ;
; 0.974 ; count[3]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; count[15]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; count[5]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; count[13]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.243      ;
; 0.983 ; count[2]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.250      ;
; 0.986 ; count[0]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; count[6]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; count[2]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; count[20]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; count[0]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; count[14]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; count[6]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; count[4]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.259      ;
; 1.003 ; count[20]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.270      ;
; 1.005 ; count[15]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.272      ;
; 1.007 ; count[13]  ; count[13]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.274      ;
; 1.008 ; count[18]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.275      ;
; 1.089 ; count[11]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.356      ;
; 1.093 ; count[7]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; count[1]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.360      ;
; 1.096 ; count[5]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; count[1]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.365      ;
; 1.100 ; count[3]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; count[5]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; count[13]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.369      ;
; 1.106 ; count[10]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.373      ;
; 1.112 ; count[0]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.379      ;
; 1.113 ; count[6]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; count[4]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; count[2]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.381      ;
; 1.117 ; count[11]  ; count[11]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.384      ;
; 1.117 ; count[0]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.384      ;
; 1.118 ; count[4]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; count[18]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.386      ;
; 1.180 ; count[21]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.447      ;
; 1.186 ; count[12]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.453      ;
; 1.205 ; count[10]  ; count[10]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.472      ;
; 1.208 ; count[19]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.476      ;
; 1.208 ; count[9]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.475      ;
; 1.214 ; count[5]   ; count[5]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.481      ;
; 1.215 ; count[11]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.482      ;
; 1.221 ; count[3]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; count[5]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.489      ;
; 1.224 ; count[1]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.491      ;
; 1.226 ; count[3]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.493      ;
; 1.228 ; count[8]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.495      ;
; 1.232 ; count[10]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.499      ;
; 1.235 ; count[2]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.502      ;
; 1.239 ; count[4]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; count[2]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.507      ;
; 1.243 ; count[0]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.510      ;
; 1.244 ; count[16]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.511      ;
; 1.251 ; count[19]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.518      ;
; 1.256 ; count[18]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.524      ;
; 1.270 ; count[17]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.538      ;
; 1.270 ; count[17]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.538      ;
; 1.271 ; count[17]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.539      ;
; 1.271 ; count[17]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.539      ;
; 1.287 ; count[16]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.555      ;
; 1.287 ; count[16]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.555      ;
; 1.288 ; count[16]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.556      ;
; 1.288 ; count[16]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.556      ;
; 1.307 ; count[19]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.575      ;
; 1.312 ; count[12]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.579      ;
; 1.328 ; count[14]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.595      ;
; 1.334 ; count[9]   ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.601      ;
; 1.339 ; count[18]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.606      ;
; 1.339 ; count[16]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.606      ;
; 1.345 ; count[1]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.612      ;
; 1.347 ; count[3]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.614      ;
; 1.350 ; count[7]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.617      ;
; 1.350 ; count[1]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.617      ;
; 1.353 ; count[15]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.620      ;
; 1.354 ; count[8]   ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.621      ;
; 1.358 ; count[23]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.626      ;
; 1.361 ; count[2]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.628      ;
; 1.362 ; count[21]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 1.630      ;
; 1.364 ; count[0]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.631      ;
; 1.369 ; count[0]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.636      ;
; 1.369 ; count[14]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.636      ;
; 1.370 ; count[6]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.637      ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wr_en'                                                                           ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; 1.287 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 2.589      ; 3.876      ;
; 1.393 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 0.083      ; 1.476      ;
; 1.425 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.356     ; 1.099      ;
; 1.883 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; -0.500       ; 2.589      ; 3.972      ;
; 2.030 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.356     ; 1.704      ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rd_en'                                                                         ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.418 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 2.165      ; 3.583      ;
; 1.444 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 0.065      ; 1.509      ;
; 1.737 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.774     ; 0.993      ;
; 2.029 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; -0.500       ; 2.165      ; 3.694      ;
; 2.378 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.774     ; 1.634      ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50mhz'                                                                 ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.838 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.500        ; 2.945      ; 5.271      ;
; -1.838 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.500        ; 2.945      ; 5.271      ;
; -1.757 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.500        ; 2.939      ; 5.184      ;
; -1.757 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.500        ; 2.939      ; 5.184      ;
; -1.286 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 1.000        ; 2.945      ; 5.219      ;
; -1.286 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 1.000        ; 2.945      ; 5.219      ;
; -1.221 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 1.000        ; 2.939      ; 5.148      ;
; -1.221 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 1.000        ; 2.939      ; 5.148      ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50mhz'                                                                 ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; 1.647 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.000        ; 3.050      ; 4.913      ;
; 1.647 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 3.050      ; 4.913      ;
; 1.708 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.000        ; 3.057      ; 4.981      ;
; 1.708 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 3.057      ; 4.981      ;
; 2.191 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; -0.500       ; 3.050      ; 4.957      ;
; 2.191 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; -0.500       ; 3.050      ; 4.957      ;
; 2.267 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; -0.500       ; 3.057      ; 5.040      ;
; 2.267 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; -0.500       ; 3.057      ; 5.040      ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 198.1 MHz  ; 198.1 MHz       ; rd_en       ;                                                ;
; 222.12 MHz ; 222.12 MHz      ; clock_50mhz ;                                                ;
; 227.58 MHz ; 227.58 MHz      ; wr_en       ;                                                ;
; 330.25 MHz ; 274.05 MHz      ; clock       ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; clock       ; -3.512 ; -139.863      ;
; clock_50mhz ; -3.502 ; -39.860       ;
; rd_en       ; -2.367 ; -2.367        ;
; wr_en       ; -1.901 ; -1.901        ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clock       ; 0.354 ; 0.000         ;
; clock_50mhz ; 0.584 ; 0.000         ;
; wr_en       ; 1.189 ; 0.000         ;
; rd_en       ; 1.304 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; clock_50mhz ; -1.586 ; -6.212         ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; clock_50mhz ; 1.645 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clock_50mhz ; -3.000 ; -40.265                   ;
; rd_en       ; -3.000 ; -3.000                    ;
; wr_en       ; -3.000 ; -3.000                    ;
; clock       ; -2.649 ; -78.048                   ;
+-------------+--------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.512 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.553      ;
; -3.479 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 4.521      ;
; -3.397 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.438      ;
; -3.396 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.437      ;
; -3.353 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 4.395      ;
; -3.281 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.322      ;
; -3.280 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.321      ;
; -3.184 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 4.231      ;
; -3.165 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.206      ;
; -3.164 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 4.205      ;
; -3.141 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.047      ; 4.177      ;
; -3.048 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.315      ; 4.383      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.025 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 4.256      ;
; -3.023 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 4.065      ;
; -3.014 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.047      ; 4.050      ;
; -2.942 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.984      ;
; -2.934 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.975      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.942      ;
; -2.895 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.936      ;
; -2.882 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[0]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.924      ;
; -2.864 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[2]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.906      ;
; -2.860 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; clock_50mhz  ; clock       ; 1.000        ; 0.368      ; 4.248      ;
; -2.843 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[4]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.885      ;
; -2.842 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[1]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.884      ;
; -2.821 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.863      ;
; -2.821 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[3]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.863      ;
; -2.811 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[6]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.853      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.799 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock_50mhz  ; clock       ; 1.000        ; 0.051      ; 3.839      ;
; -2.780 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.821      ;
; -2.779 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.820      ;
; -2.775 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.817      ;
; -2.775 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 6.090      ;
; -2.745 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.787      ;
; -2.690 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.047      ; 3.726      ;
; -2.671 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.712      ;
; -2.664 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.705      ;
; -2.663 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.704      ;
; -2.660 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.975      ;
; -2.659 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.974      ;
; -2.624 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0  ; clock_50mhz  ; clock       ; 1.000        ; 0.373      ; 4.017      ;
; -2.624 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.368      ; 4.012      ;
; -2.619 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.661      ;
; -2.548 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.589      ;
; -2.547 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.588      ;
; -2.544 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.859      ;
; -2.543 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.858      ;
; -2.524 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; 0.047      ; 3.560      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.523 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.565      ;
; -2.450 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.058      ; 3.497      ;
; -2.432 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; rd_en        ; clock       ; 0.500        ; 2.821      ; 5.742      ;
; -2.428 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.743      ;
; -2.427 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; wr_en        ; clock       ; 0.500        ; 2.826      ; 5.742      ;
; -2.404 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; wr_en        ; clock       ; 0.500        ; 2.821      ; 5.714      ;
; -2.397 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.047      ; 3.433      ;
; -2.363 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 1.000        ; 0.382      ; 3.734      ;
; -2.317 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; 0.052      ; 3.358      ;
; -2.314 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.315      ; 3.649      ;
; -2.306 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; rd_en        ; clock       ; 0.500        ; 2.821      ; 5.616      ;
; -2.297 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 1.000        ; 2.826      ; 6.112      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.291 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.310      ; 3.522      ;
; -2.289 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.331      ;
; -2.277 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; wr_en        ; clock       ; 0.500        ; 2.821      ; 5.587      ;
; -2.248 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; wr_en        ; clock       ; 1.000        ; 0.382      ; 3.619      ;
; -2.247 ; write_en~1         ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; wr_en        ; clock       ; 1.000        ; 0.382      ; 3.618      ;
; -2.243 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; clock_50mhz  ; clock       ; 1.000        ; 0.368      ; 3.631      ;
; -2.208 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock_50mhz  ; clock       ; 1.000        ; 0.053      ; 3.250      ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50mhz'                                                            ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; -3.502 ; count[0]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.431      ;
; -3.458 ; count[3]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.387      ;
; -3.378 ; count[7]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.307      ;
; -3.367 ; count[9]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.296      ;
; -3.367 ; count[4]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.296      ;
; -3.316 ; count[1]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.245      ;
; -3.283 ; count[10] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.212      ;
; -3.220 ; count[5]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.149      ;
; -3.169 ; count[11] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.098      ;
; -3.159 ; count[12] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 4.086      ;
; -3.152 ; count[15] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 4.079      ;
; -3.106 ; count[6]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.035      ;
; -3.096 ; count[2]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.025      ;
; -3.086 ; count[8]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 4.015      ;
; -3.026 ; count[14] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.953      ;
; -2.937 ; count[13] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.864      ;
; -2.884 ; count[18] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.811      ;
; -2.883 ; count[22] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.810      ;
; -2.849 ; count[19] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.776      ;
; -2.770 ; count[21] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.697      ;
; -2.768 ; count[20] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.695      ;
; -2.756 ; count[23] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.683      ;
; -2.619 ; count[16] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.546      ;
; -2.594 ; count[17] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.521      ;
; -2.582 ; count[0]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.511      ;
; -2.499 ; count[1]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.428      ;
; -2.462 ; count[2]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.391      ;
; -2.387 ; count[3]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.316      ;
; -2.350 ; count[4]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.279      ;
; -2.272 ; count[5]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.201      ;
; -2.248 ; count[1]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.177      ;
; -2.234 ; count[6]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.163      ;
; -2.198 ; count[0]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.127      ;
; -2.172 ; count[0]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.101      ;
; -2.151 ; count[7]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.080      ;
; -2.136 ; count[3]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.065      ;
; -2.115 ; count[1]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.044      ;
; -2.103 ; count[8]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.032      ;
; -2.087 ; count[12] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 3.014      ;
; -2.084 ; count[0]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.013      ;
; -2.078 ; count[2]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 3.007      ;
; -2.062 ; count[2]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.991      ;
; -2.024 ; count[9]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.953      ;
; -2.021 ; count[5]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.950      ;
; -2.019 ; count[1]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.947      ;
; -2.003 ; count[3]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.932      ;
; -2.001 ; count[1]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.930      ;
; -1.991 ; count[0]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.920      ;
; -1.991 ; count[10] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.920      ;
; -1.966 ; count[4]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.895      ;
; -1.964 ; count[2]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.893      ;
; -1.943 ; count[0]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.871      ;
; -1.941 ; count[4]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.870      ;
; -1.931 ; count[0]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.858      ;
; -1.930 ; count[0]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.857      ;
; -1.929 ; count[0]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.856      ;
; -1.915 ; count[11] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.844      ;
; -1.908 ; count[1]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.837      ;
; -1.907 ; count[3]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.835      ;
; -1.904 ; count[1]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.832      ;
; -1.900 ; count[7]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.829      ;
; -1.889 ; count[3]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.818      ;
; -1.888 ; count[5]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.817      ;
; -1.887 ; count[3]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.814      ;
; -1.886 ; count[3]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.813      ;
; -1.885 ; count[3]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.812      ;
; -1.871 ; count[2]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.800      ;
; -1.852 ; count[4]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.781      ;
; -1.850 ; count[6]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.779      ;
; -1.833 ; count[2]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.761      ;
; -1.828 ; count[0]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.756      ;
; -1.825 ; count[6]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.754      ;
; -1.812 ; count[13] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.739      ;
; -1.807 ; count[7]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.734      ;
; -1.806 ; count[7]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.733      ;
; -1.805 ; count[7]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.732      ;
; -1.802 ; count[1]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.730      ;
; -1.796 ; count[9]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; count[3]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.725      ;
; -1.795 ; count[0]  ; count[15] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.723      ;
; -1.795 ; count[9]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.722      ;
; -1.794 ; count[9]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.721      ;
; -1.792 ; count[0]  ; count[13] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.720      ;
; -1.792 ; count[5]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.720      ;
; -1.792 ; count[3]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.720      ;
; -1.781 ; count[4]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.708      ;
; -1.780 ; count[4]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.707      ;
; -1.779 ; count[4]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.706      ;
; -1.774 ; count[5]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.703      ;
; -1.773 ; count[9]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.702      ;
; -1.772 ; count[14] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.699      ;
; -1.767 ; count[7]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.696      ;
; -1.759 ; count[4]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.688      ;
; -1.751 ; count[3]  ; count[15] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; count[3]  ; count[13] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.071     ; 2.676      ;
; -1.745 ; count[1]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.672      ;
; -1.744 ; count[1]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.671      ;
; -1.743 ; count[1]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.670      ;
; -1.736 ; count[6]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.070     ; 2.665      ;
; -1.731 ; count[17] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.072     ; 2.658      ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rd_en'                                                                          ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; -2.367 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.787     ; 1.640      ;
; -2.024 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.500        ; 1.981      ; 3.595      ;
; -1.685 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.787     ; 0.958      ;
; -1.512 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; 1.981      ; 3.583      ;
; -1.477 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; -0.060     ; 1.507      ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wr_en'                                                                            ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; -1.901 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.407     ; 1.712      ;
; -1.697 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.500        ; 2.367      ; 3.812      ;
; -1.301 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; -0.077     ; 1.472      ;
; -1.286 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; 2.367      ; 3.901      ;
; -1.278 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.407     ; 1.089      ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.358 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 0.947      ;
; 0.365 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 0.955      ;
; 0.370 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 0.959      ;
; 0.371 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 0.960      ;
; 0.401 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 0.990      ;
; 0.401 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.643      ;
; 0.413 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 1.002      ;
; 0.600 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.852      ;
; 0.615 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.858      ;
; 0.617 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.862      ;
; 0.627 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.869      ;
; 0.761 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.004      ;
; 0.764 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.007      ;
; 0.792 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.035      ;
; 0.799 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.042      ;
; 0.860 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 1.449      ;
; 0.886 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.134      ;
; 0.894 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.137      ;
; 0.900 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.143      ;
; 0.903 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.148      ;
; 0.914 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.388      ; 1.503      ;
; 0.917 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.160      ;
; 0.918 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.161      ;
; 0.918 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.161      ;
; 0.919 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.162      ;
; 0.985 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.228      ;
; 0.990 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.233      ;
; 0.991 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.233      ;
; 0.996 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.244      ;
; 1.004 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.247      ;
; 1.010 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.253      ;
; 1.011 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.253      ;
; 1.013 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.258      ;
; 1.015 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.257      ;
; 1.028 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.271      ;
; 1.028 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.271      ;
; 1.029 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.272      ;
; 1.030 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.273      ;
; 1.041 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.284      ;
; 1.041 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.284      ;
; 1.046 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.289      ;
; 1.055 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.298      ;
; 1.065 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.308      ;
; 1.070 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.072      ; 1.313      ;
; 1.095 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.338      ;
; 1.096 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.338      ;
; 1.100 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.343      ;
; 1.106 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.349      ;
; 1.107 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.349      ;
; 1.109 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.358      ;
; 1.114 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.356      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50mhz'                                                                      ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.584 ; count[9]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.827      ;
; 0.589 ; count[8]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.832      ;
; 0.598 ; count[7]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; count[1]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; count[2]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.842      ;
; 0.602 ; count[14]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; count[3]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; count[16]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; count[22]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; count[6]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; count[4]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.624 ; count[0]   ; count[0]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.867      ;
; 0.852 ; count[17]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.095      ;
; 0.861 ; read_en~1  ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 0.787      ; 1.849      ;
; 0.873 ; write_en~1 ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 0.407      ; 1.481      ;
; 0.877 ; count[8]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.120      ;
; 0.884 ; count[7]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; count[1]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.886 ; count[15]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; count[2]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.130      ;
; 0.889 ; count[3]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; count[13]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; count[5]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; count[0]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; count[6]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.135      ;
; 0.897 ; count[16]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; count[20]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; count[2]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.141      ;
; 0.901 ; count[14]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; count[0]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; count[6]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; count[4]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.146      ;
; 0.919 ; count[20]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.163      ;
; 0.923 ; count[15]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.167      ;
; 0.925 ; count[13]  ; count[13]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.169      ;
; 0.926 ; count[18]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.170      ;
; 0.983 ; count[7]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; count[1]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.226      ;
; 0.987 ; count[11]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.232      ;
; 0.989 ; count[5]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.232      ;
; 0.994 ; count[1]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.237      ;
; 0.999 ; count[3]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; count[13]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.244      ;
; 1.000 ; count[5]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; count[10]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.245      ;
; 1.001 ; count[0]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; count[6]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; count[4]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.245      ;
; 1.008 ; count[2]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.251      ;
; 1.012 ; count[0]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; count[18]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.257      ;
; 1.013 ; count[4]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.256      ;
; 1.025 ; count[11]  ; count[11]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.268      ;
; 1.088 ; count[9]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.333      ;
; 1.092 ; count[21]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.335      ;
; 1.094 ; count[12]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.337      ;
; 1.097 ; count[11]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.342      ;
; 1.098 ; count[3]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; count[5]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.342      ;
; 1.104 ; count[10]  ; count[10]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.347      ;
; 1.104 ; count[1]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.347      ;
; 1.106 ; count[8]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.351      ;
; 1.107 ; count[2]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.350      ;
; 1.109 ; count[3]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; count[10]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.355      ;
; 1.112 ; count[4]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; count[5]   ; count[5]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; count[19]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.356      ;
; 1.118 ; count[2]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.361      ;
; 1.122 ; count[16]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.366      ;
; 1.122 ; count[0]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.365      ;
; 1.148 ; count[19]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.391      ;
; 1.156 ; count[18]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.400      ;
; 1.167 ; count[17]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.410      ;
; 1.167 ; count[17]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.410      ;
; 1.168 ; count[17]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.411      ;
; 1.168 ; count[17]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.411      ;
; 1.173 ; count[16]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.417      ;
; 1.173 ; count[16]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.417      ;
; 1.174 ; count[16]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.418      ;
; 1.174 ; count[16]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.418      ;
; 1.192 ; count[19]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.435      ;
; 1.197 ; count[14]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.441      ;
; 1.198 ; count[9]   ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.443      ;
; 1.203 ; count[1]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.446      ;
; 1.204 ; count[12]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.447      ;
; 1.208 ; count[3]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.451      ;
; 1.212 ; count[7]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.457      ;
; 1.214 ; count[1]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.457      ;
; 1.216 ; count[15]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.460      ;
; 1.216 ; count[8]   ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.461      ;
; 1.217 ; count[2]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.460      ;
; 1.221 ; count[0]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.464      ;
; 1.223 ; count[18]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.467      ;
; 1.224 ; count[16]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.468      ;
; 1.226 ; count[21]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.469      ;
; 1.231 ; count[23]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.474      ;
; 1.231 ; count[6]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.074      ; 1.476      ;
; 1.231 ; count[14]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 1.475      ;
; 1.232 ; count[0]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.475      ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wr_en'                                                                            ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; 1.189 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 2.444      ; 3.633      ;
; 1.212 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.231     ; 1.011      ;
; 1.279 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 0.077      ; 1.356      ;
; 1.646 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; -0.500       ; 2.444      ; 3.590      ;
; 1.753 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.231     ; 1.552      ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rd_en'                                                                          ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.304 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 0.060      ; 1.364      ;
; 1.306 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 2.041      ; 3.347      ;
; 1.514 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.627     ; 0.917      ;
; 1.805 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; -0.500       ; 2.041      ; 3.346      ;
; 2.077 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.627     ; 1.480      ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50mhz'                                                                  ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.586 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.500        ; 2.675      ; 4.750      ;
; -1.586 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.500        ; 2.675      ; 4.750      ;
; -1.520 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.500        ; 2.668      ; 4.677      ;
; -1.520 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.500        ; 2.668      ; 4.677      ;
; -1.238 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 1.000        ; 2.675      ; 4.902      ;
; -1.238 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 1.000        ; 2.675      ; 4.902      ;
; -1.176 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 1.000        ; 2.668      ; 4.833      ;
; -1.176 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 1.000        ; 2.668      ; 4.833      ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50mhz'                                                                  ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; 1.645 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.000        ; 2.768      ; 4.614      ;
; 1.645 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 2.768      ; 4.614      ;
; 1.705 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.000        ; 2.774      ; 4.680      ;
; 1.705 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 2.774      ; 4.680      ;
; 2.007 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; -0.500       ; 2.768      ; 4.476      ;
; 2.007 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; -0.500       ; 2.768      ; 4.476      ;
; 2.071 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; -0.500       ; 2.774      ; 4.546      ;
; 2.071 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; -0.500       ; 2.774      ; 4.546      ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; clock       ; -1.603 ; -57.013       ;
; clock_50mhz ; -1.603 ; -10.939       ;
; rd_en       ; -1.306 ; -1.306        ;
; wr_en       ; -1.186 ; -1.186        ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clock       ; 0.148 ; 0.000         ;
; clock_50mhz ; 0.184 ; 0.000         ;
; wr_en       ; 0.591 ; 0.000         ;
; rd_en       ; 0.657 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; clock_50mhz ; -1.094 ; -4.290         ;
+-------------+--------+----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; clock_50mhz ; 0.610 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clock_50mhz ; -3.000 ; -33.762                   ;
; rd_en       ; -3.000 ; -3.000                    ;
; wr_en       ; -3.000 ; -3.000                    ;
; clock       ; -1.000 ; -48.000                   ;
+-------------+--------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.603 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.697      ;
; -1.540 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.503      ;
; -1.539 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.633      ;
; -1.535 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.629      ;
; -1.476 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.439      ;
; -1.472 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.435      ;
; -1.471 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.565      ;
; -1.469 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.434      ;
; -1.467 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.561      ;
; -1.408 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.371      ;
; -1.404 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.367      ;
; -1.403 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.497      ;
; -1.401 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; wr_en        ; clock       ; 0.500        ; 1.612      ; 3.490      ;
; -1.399 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.364      ;
; -1.399 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.493      ;
; -1.357 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.446      ;
; -1.340 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.303      ;
; -1.338 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; -0.019     ; 2.296      ;
; -1.336 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.299      ;
; -1.329 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.464      ;
; -1.293 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; wr_en        ; clock       ; 0.500        ; 1.612      ; 3.382      ;
; -1.289 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.259      ;
; -1.287 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.376      ;
; -1.283 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.377      ;
; -1.256 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; wr_en        ; clock       ; 0.500        ; 1.792      ; 3.547      ;
; -1.230 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; -0.019     ; 2.188      ;
; -1.226 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.191      ;
; -1.220 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.183      ;
; -1.217 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~portb_address_reg0 ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.476      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.216 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; clock_50mhz  ; clock       ; 1.000        ; 0.136      ; 2.297      ;
; -1.195 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.158      ;
; -1.193 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_we_reg       ; clock_50mhz  ; clock       ; 1.000        ; 0.161      ; 2.353      ;
; -1.177 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; rd_en        ; clock       ; 0.500        ; 1.617      ; 3.271      ;
; -1.162 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[0]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.127      ;
; -1.158 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; wr_en        ; clock       ; 0.500        ; 1.612      ; 3.247      ;
; -1.152 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.117      ;
; -1.150 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[6]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.115      ;
; -1.139 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[2]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.104      ;
; -1.131 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.094      ;
; -1.129 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.094      ;
; -1.127 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.090      ;
; -1.119 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; wr_en        ; clock       ; 0.500        ; 1.617      ; 3.213      ;
; -1.114 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.203      ;
; -1.111 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.076      ;
; -1.110 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[3]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.013     ; 2.074      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.106 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock_50mhz  ; clock       ; 1.000        ; -0.007     ; 2.076      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[0]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[1]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[2]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[3]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[4]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[5]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[6]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.104 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|q_b[7]                          ; rd_en        ; clock       ; 0.500        ; 1.760      ; 3.309      ;
; -1.095 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock_50mhz  ; clock       ; 1.000        ; -0.019     ; 2.053      ;
; -1.090 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; wr_en        ; clock       ; 0.500        ; 1.792      ; 3.381      ;
; -1.088 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0  ; wr_en        ; clock       ; 0.500        ; 1.795      ; 3.382      ;
; -1.084 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[4]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.013     ; 2.048      ;
; -1.076 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[1]                                         ; clock_50mhz  ; clock       ; 1.000        ; -0.013     ; 2.040      ;
; -1.063 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.026      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.062 ; stt_read           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock_50mhz  ; clock       ; 1.000        ; -0.016     ; 2.023      ;
; -1.059 ; write_en~_emulated ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.022      ;
; -1.056 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock_50mhz  ; clock       ; 1.000        ; -0.014     ; 2.019      ;
; -1.050 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[0]                                         ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.139      ;
; -1.049 ; read_en~_emulated  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock_50mhz  ; clock       ; 1.000        ; -0.012     ; 2.014      ;
; -1.040 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.129      ;
; -1.038 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[6]                                         ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.127      ;
; -1.027 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50mhz  ; clock       ; 1.000        ; 0.161      ; 2.187      ;
; -1.027 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[2]                                         ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.116      ;
; -1.025 ; stt_wire           ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0  ; clock_50mhz  ; clock       ; 1.000        ; 0.164      ; 2.188      ;
; -1.017 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.106      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -1.007 ; wr_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; wr_en        ; clock       ; 0.500        ; 1.618      ; 3.102      ;
; -0.999 ; rd_en              ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; rd_en        ; clock       ; 0.500        ; 1.612      ; 3.088      ;
+--------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50mhz'                                                            ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; -1.603 ; count[0]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.550      ;
; -1.564 ; count[3]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.511      ;
; -1.535 ; count[4]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.482      ;
; -1.507 ; count[1]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.454      ;
; -1.492 ; count[7]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.439      ;
; -1.483 ; count[10] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.430      ;
; -1.464 ; count[9]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.411      ;
; -1.424 ; count[12] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.369      ;
; -1.419 ; count[15] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.364      ;
; -1.418 ; count[11] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.365      ;
; -1.408 ; count[5]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.355      ;
; -1.366 ; count[2]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.313      ;
; -1.347 ; count[6]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.294      ;
; -1.312 ; count[8]  ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 2.259      ;
; -1.306 ; count[14] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.251      ;
; -1.299 ; count[13] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.244      ;
; -1.281 ; count[18] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.226      ;
; -1.270 ; count[19] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.215      ;
; -1.239 ; count[22] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.184      ;
; -1.181 ; count[20] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.126      ;
; -1.177 ; count[21] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.122      ;
; -1.173 ; count[23] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.118      ;
; -1.115 ; count[17] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.060      ;
; -1.077 ; count[16] ; clock     ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 2.022      ;
; -0.958 ; count[1]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.905      ;
; -0.948 ; count[0]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.895      ;
; -0.894 ; count[3]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.841      ;
; -0.880 ; count[2]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.827      ;
; -0.829 ; count[5]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.776      ;
; -0.817 ; clock     ; clock     ; clock        ; clock_50mhz ; 0.500        ; 1.594      ; 2.993      ;
; -0.812 ; count[4]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.759      ;
; -0.770 ; count[1]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.717      ;
; -0.754 ; count[7]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.701      ;
; -0.748 ; count[1]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.695      ;
; -0.744 ; count[6]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.691      ;
; -0.738 ; count[0]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.685      ;
; -0.726 ; count[0]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.673      ;
; -0.706 ; count[3]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.653      ;
; -0.684 ; count[3]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.631      ;
; -0.681 ; count[1]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.628      ;
; -0.681 ; count[9]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.628      ;
; -0.671 ; count[0]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.618      ;
; -0.670 ; count[2]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.617      ;
; -0.668 ; count[1]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.614      ;
; -0.668 ; count[8]  ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.615      ;
; -0.656 ; count[2]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.603      ;
; -0.641 ; count[5]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.588      ;
; -0.625 ; count[1]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.572      ;
; -0.624 ; count[0]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.570      ;
; -0.623 ; count[12] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.568      ;
; -0.621 ; count[11] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.568      ;
; -0.619 ; count[5]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.566      ;
; -0.617 ; count[3]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.564      ;
; -0.615 ; count[0]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.562      ;
; -0.607 ; count[0]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.552      ;
; -0.606 ; count[0]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.551      ;
; -0.606 ; count[0]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.551      ;
; -0.604 ; count[10] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.551      ;
; -0.604 ; count[3]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.550      ;
; -0.603 ; count[2]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.550      ;
; -0.602 ; count[1]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.548      ;
; -0.602 ; count[4]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.549      ;
; -0.590 ; count[4]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.537      ;
; -0.568 ; count[3]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.513      ;
; -0.567 ; count[3]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.512      ;
; -0.567 ; count[3]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.512      ;
; -0.566 ; count[7]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.513      ;
; -0.565 ; count[1]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.511      ;
; -0.561 ; count[3]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.508      ;
; -0.560 ; count[13] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.505      ;
; -0.558 ; count[0]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.504      ;
; -0.554 ; count[2]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.500      ;
; -0.552 ; count[5]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.499      ;
; -0.547 ; count[2]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.494      ;
; -0.544 ; count[7]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.491      ;
; -0.539 ; count[5]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.485      ;
; -0.539 ; count[4]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.484      ;
; -0.538 ; count[4]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.483      ;
; -0.538 ; count[4]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.483      ;
; -0.538 ; count[3]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.484      ;
; -0.535 ; count[4]  ; count[19] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.482      ;
; -0.534 ; count[6]  ; count[21] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.481      ;
; -0.522 ; count[6]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.469      ;
; -0.521 ; count[0]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.467      ;
; -0.514 ; count[17] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.459      ;
; -0.511 ; count[1]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.456      ;
; -0.510 ; count[1]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.455      ;
; -0.510 ; count[1]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.455      ;
; -0.508 ; count[0]  ; count[15] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.454      ;
; -0.506 ; count[0]  ; count[13] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.452      ;
; -0.501 ; count[3]  ; count[22] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.447      ;
; -0.496 ; count[5]  ; count[17] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.443      ;
; -0.496 ; count[7]  ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.441      ;
; -0.495 ; count[7]  ; count[11] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; count[7]  ; count[10] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.440      ;
; -0.493 ; count[9]  ; count[12] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.040     ; 1.440      ;
; -0.489 ; count[15] ; count[23] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.434      ;
; -0.488 ; count[4]  ; count[20] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.434      ;
; -0.488 ; count[2]  ; count[18] ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.041     ; 1.434      ;
; -0.487 ; count[10] ; count[5]  ; clock_50mhz  ; clock_50mhz ; 1.000        ; -0.042     ; 1.432      ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rd_en'                                                                          ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; -1.306 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.500        ; 0.974      ; 2.304      ;
; -1.028 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.650     ; 0.872      ;
; -0.662 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 1.000        ; -0.650     ; 0.506      ;
; -0.346 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; 0.974      ; 1.844      ;
; -0.320 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 1.000        ; -0.033     ; 0.811      ;
+--------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wr_en'                                                                            ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; -1.186 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.500        ; 1.162      ; 2.451      ;
; -0.808 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.469     ; 0.912      ;
; -0.466 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 1.000        ; -0.469     ; 0.570      ;
; -0.234 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; -0.041     ; 0.796      ;
; -0.218 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 1.000        ; 1.162      ; 1.983      ;
+--------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.475      ;
; 0.151 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.481      ;
; 0.165 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.492      ;
; 0.177 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.504      ;
; 0.181 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                  ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|full_dff                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|rd_ptr_lsb                                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.325      ;
; 0.300 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                                          ; clock        ; clock       ; 0.000        ; 0.041      ; 0.430      ;
; 0.309 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.437      ;
; 0.313 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.438      ;
; 0.370 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.498      ;
; 0.384 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.510      ;
; 0.393 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_0_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.518      ;
; 0.426 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.753      ;
; 0.437 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.223      ; 0.764      ;
; 0.449 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.576      ;
; 0.458 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.588      ;
; 0.471 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.598      ;
; 0.496 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; rd_en        ; clock       ; 0.000        ; 0.716      ; 1.326      ;
; 0.505 ; rd_en                                                                                                                     ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[7]                                         ; rd_en        ; clock       ; 0.000        ; 1.690      ; 2.309      ;
; 0.512 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[1]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; rd_en        ; clock       ; 0.000        ; 0.716      ; 1.347      ;
; 0.519 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.644      ;
; 0.521 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[5]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[3]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; rd_en                                                                                                                     ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[5]                                         ; rd_en        ; clock       ; 0.000        ; 1.690      ; 2.330      ;
; 0.528 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[2]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[6]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]        ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0]    ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[4]                  ; clock        ; clock       ; 0.000        ; 0.041      ; 0.654      ;
; 0.534 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.660      ;
; 0.534 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.660      ;
; 0.537 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.663      ;
; 0.537 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.663      ;
; 0.538 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1] ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5]               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.664      ;
; 0.539 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|usedw_is_1_dff                            ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|empty_dff                                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.664      ;
; 0.543 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[1]                                         ; rd_en        ; clock       ; 0.000        ; 0.715      ; 1.372      ;
; 0.543 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[0]                                         ; rd_en        ; clock       ; 0.000        ; 0.716      ; 1.373      ;
; 0.549 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[3]                                         ; rd_en        ; clock       ; 0.000        ; 0.715      ; 1.378      ;
; 0.551 ; read_en~1                                                                                                                 ; fifo:u0|scfifo:scfifo_component|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|low_addressa[4]                                         ; rd_en        ; clock       ; 0.000        ; 0.715      ; 1.380      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50mhz'                                                                      ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; write_en~1 ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 0.469      ; 0.767      ;
; 0.249 ; read_en~1  ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 0.650      ; 1.013      ;
; 0.291 ; count[9]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; count[8]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.419      ;
; 0.298 ; count[7]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; count[1]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; count[14]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; count[3]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; count[2]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; count[16]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; count[22]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; count[4]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; count[6]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.427      ;
; 0.311 ; count[0]   ; count[0]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.437      ;
; 0.426 ; count[17]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.552      ;
; 0.447 ; count[16]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; count[7]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; count[1]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; count[3]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; count[15]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; count[13]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; count[20]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; count[8]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; count[5]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.577      ;
; 0.454 ; count[15]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.581      ;
; 0.455 ; count[18]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; count[13]  ; count[13]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.582      ;
; 0.457 ; count[2]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; count[0]   ; count[1]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; count[6]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; count[20]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; count[2]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; count[14]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; count[0]   ; count[2]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; count[4]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; count[6]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.588      ;
; 0.509 ; count[11]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; count[11]  ; count[11]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; count[7]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; count[1]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.513 ; count[1]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; count[5]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; count[3]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.640      ;
; 0.516 ; count[13]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.643      ;
; 0.517 ; count[5]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.643      ;
; 0.522 ; count[10]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.650      ;
; 0.524 ; count[0]   ; count[3]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; count[4]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; count[6]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; count[2]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; count[0]   ; count[4]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; count[4]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.653      ;
; 0.529 ; count[18]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.656      ;
; 0.532 ; count[21]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.658      ;
; 0.539 ; count[12]  ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.665      ;
; 0.550 ; count[19]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.676      ;
; 0.553 ; count[10]  ; count[10]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.679      ;
; 0.557 ; count[5]   ; count[5]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.683      ;
; 0.566 ; count[18]  ; count[12]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.693      ;
; 0.570 ; count[9]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.698      ;
; 0.575 ; count[11]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.703      ;
; 0.576 ; count[17]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; count[17]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.702      ;
; 0.577 ; count[17]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; count[17]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; count[3]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; count[19]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.703      ;
; 0.579 ; count[1]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; count[5]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; count[3]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; count[19]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.707      ;
; 0.584 ; count[8]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.712      ;
; 0.588 ; count[10]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.716      ;
; 0.589 ; clock      ; clock              ; clock        ; clock_50mhz ; 0.000        ; 1.656      ; 2.464      ;
; 0.589 ; count[2]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; count[4]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.716      ;
; 0.592 ; count[2]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; count[16]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.720      ;
; 0.593 ; count[0]   ; count[6]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.719      ;
; 0.600 ; count[21]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.726      ;
; 0.605 ; count[12]  ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.731      ;
; 0.606 ; count[16]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.733      ;
; 0.606 ; count[16]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.733      ;
; 0.607 ; count[16]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.734      ;
; 0.607 ; count[16]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.734      ;
; 0.611 ; count[14]  ; count[15]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.738      ;
; 0.614 ; count[16]  ; count[18]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.741      ;
; 0.615 ; count[18]  ; count[20]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.742      ;
; 0.615 ; count[23]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.741      ;
; 0.636 ; count[9]   ; count[16]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.764      ;
; 0.642 ; count[1]   ; count[7]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.768      ;
; 0.643 ; count[7]   ; count[14]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.044      ; 0.771      ;
; 0.643 ; count[3]   ; count[9]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.769      ;
; 0.645 ; count[21]  ; count[23]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.771      ;
; 0.645 ; count[1]   ; count[8]           ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.771      ;
; 0.647 ; count[15]  ; count[22]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.774      ;
; 0.647 ; count[23]  ; count[21]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.773      ;
; 0.648 ; count[21]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.774      ;
; 0.648 ; count[23]  ; count[19]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.774      ;
; 0.649 ; count[21]  ; count[17]          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.775      ;
+-------+------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wr_en'                                                                            ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.591 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 1.203      ; 1.794      ;
; 0.631 ; write_en~1         ; write_en~1 ; wr_en        ; wr_en       ; 0.000        ; 0.041      ; 0.672      ;
; 0.832 ; stt_wire           ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.367     ; 0.495      ;
; 1.115 ; write_en~_emulated ; write_en~1 ; clock_50mhz  ; wr_en       ; 0.000        ; -0.367     ; 0.778      ;
; 1.605 ; wr_en              ; write_en~1 ; wr_en        ; wr_en       ; -0.500       ; 1.203      ; 2.308      ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rd_en'                                                                          ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.657 ; read_en~1         ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 0.033      ; 0.690      ;
; 0.666 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; 0.000        ; 1.007      ; 1.673      ;
; 0.972 ; stt_read          ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.556     ; 0.446      ;
; 1.272 ; read_en~_emulated ; read_en~1 ; clock_50mhz  ; rd_en       ; 0.000        ; -0.556     ; 0.746      ;
; 1.679 ; rd_en             ; read_en~1 ; rd_en        ; rd_en       ; -0.500       ; 1.007      ; 2.186      ;
+-------+-------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50mhz'                                                                  ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.094 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.500        ; 1.570      ; 3.141      ;
; -1.094 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.500        ; 1.570      ; 3.141      ;
; -1.051 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.500        ; 1.563      ; 3.091      ;
; -1.051 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.500        ; 1.563      ; 3.091      ;
; 0.032  ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 1.000        ; 1.570      ; 2.515      ;
; 0.032  ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 1.000        ; 1.570      ; 2.515      ;
; 0.069  ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 1.000        ; 1.563      ; 2.471      ;
; 0.069  ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 1.000        ; 1.563      ; 2.471      ;
+--------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50mhz'                                                                  ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.610 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; 0.000        ; 1.624      ; 2.348      ;
; 0.610 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; 0.000        ; 1.624      ; 2.348      ;
; 0.645 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; 0.000        ; 1.631      ; 2.390      ;
; 0.645 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; 0.000        ; 1.631      ; 2.390      ;
; 1.727 ; rd_en     ; stt_read           ; rd_en        ; clock_50mhz ; -0.500       ; 1.624      ; 2.965      ;
; 1.727 ; rd_en     ; read_en~_emulated  ; rd_en        ; clock_50mhz ; -0.500       ; 1.624      ; 2.965      ;
; 1.768 ; wr_en     ; stt_wire           ; wr_en        ; clock_50mhz ; -0.500       ; 1.631      ; 3.013      ;
; 1.768 ; wr_en     ; write_en~_emulated ; wr_en        ; clock_50mhz ; -0.500       ; 1.631      ; 3.013      ;
+-------+-----------+--------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.993   ; 0.148 ; -1.838   ; 0.610   ; -3.000              ;
;  clock           ; -3.993   ; 0.148 ; N/A      ; N/A     ; -2.693              ;
;  clock_50mhz     ; -3.873   ; 0.184 ; -1.838   ; 0.610   ; -3.000              ;
;  rd_en           ; -2.782   ; 0.657 ; N/A      ; N/A     ; -3.000              ;
;  wr_en           ; -2.309   ; 0.591 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -206.909 ; 0.0   ; -7.19    ; 0.0     ; -124.841            ;
;  clock           ; -155.295 ; 0.000 ; N/A      ; N/A     ; -78.576             ;
;  clock_50mhz     ; -46.523  ; 0.000 ; -7.190   ; 0.000   ; -40.265             ;
;  rd_en           ; -2.782   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  wr_en           ; -2.309   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_data_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_data_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_out_usedw[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50mhz             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_out_usedw[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_out_usedw[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clock       ; clock       ; 300      ; 0        ; 0        ; 0        ;
; clock_50mhz ; clock       ; 222      ; 0        ; 0        ; 0        ;
; rd_en       ; clock       ; 96       ; 48       ; 0        ; 0        ;
; wr_en       ; clock       ; 126      ; 63       ; 0        ; 0        ;
; clock       ; clock_50mhz ; 1        ; 1        ; 0        ; 0        ;
; clock_50mhz ; clock_50mhz ; 612      ; 0        ; 0        ; 0        ;
; rd_en       ; clock_50mhz ; 1        ; 0        ; 0        ; 0        ;
; wr_en       ; clock_50mhz ; 1        ; 0        ; 0        ; 0        ;
; clock_50mhz ; rd_en       ; 2        ; 0        ; 0        ; 0        ;
; rd_en       ; rd_en       ; 2        ; 1        ; 0        ; 0        ;
; clock_50mhz ; wr_en       ; 2        ; 0        ; 0        ; 0        ;
; wr_en       ; wr_en       ; 2        ; 1        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clock       ; clock       ; 300      ; 0        ; 0        ; 0        ;
; clock_50mhz ; clock       ; 222      ; 0        ; 0        ; 0        ;
; rd_en       ; clock       ; 96       ; 48       ; 0        ; 0        ;
; wr_en       ; clock       ; 126      ; 63       ; 0        ; 0        ;
; clock       ; clock_50mhz ; 1        ; 1        ; 0        ; 0        ;
; clock_50mhz ; clock_50mhz ; 612      ; 0        ; 0        ; 0        ;
; rd_en       ; clock_50mhz ; 1        ; 0        ; 0        ; 0        ;
; wr_en       ; clock_50mhz ; 1        ; 0        ; 0        ; 0        ;
; clock_50mhz ; rd_en       ; 2        ; 0        ; 0        ; 0        ;
; rd_en       ; rd_en       ; 2        ; 1        ; 0        ; 0        ;
; clock_50mhz ; wr_en       ; 2        ; 0        ; 0        ; 0        ;
; wr_en       ; wr_en       ; 2        ; 1        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------+
; Recovery Transfers                                                   ;
+------------+-------------+----------+----------+----------+----------+
; From Clock ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------+----------+----------+----------+----------+
; rd_en      ; clock_50mhz ; 2        ; 2        ; 0        ; 0        ;
; wr_en      ; clock_50mhz ; 2        ; 2        ; 0        ; 0        ;
+------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------+
; Removal Transfers                                                    ;
+------------+-------------+----------+----------+----------+----------+
; From Clock ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------+----------+----------+----------+----------+
; rd_en      ; clock_50mhz ; 2        ; 2        ; 0        ; 0        ;
; wr_en      ; clock_50mhz ; 2        ; 2        ; 0        ; 0        ;
+------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------------------+
; Clock Status Summary                           ;
+-------------+-------------+------+-------------+
; Target      ; Clock       ; Type ; Status      ;
+-------------+-------------+------+-------------+
; clock       ; clock       ; Base ; Constrained ;
; clock_50mhz ; clock_50mhz ; Base ; Constrained ;
; rd_en       ; rd_en       ; Base ; Constrained ;
; wr_en       ; wr_en       ; Base ; Constrained ;
+-------------+-------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; pin_data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_empty    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; pin_data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_empty    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_out_usedw[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Jul 13 15:30:38 2024
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name clock_50mhz clock_50mhz
    Info (332105): create_clock -period 1.000 -name rd_en rd_en
    Info (332105): create_clock -period 1.000 -name wr_en wr_en
Warning (332125): Found combinational loop of 4 nodes File: D:/2024/FPGA-TEST/ipSDRAM/top.v Line: 22
    Warning (332126): Node "write_en~2|combout"
    Warning (332126): Node "write_en~6|datab"
    Warning (332126): Node "write_en~6|combout"
    Warning (332126): Node "write_en~2|datab"
Warning (332125): Found combinational loop of 4 nodes File: D:/2024/FPGA-TEST/ipSDRAM/top.v Line: 21
    Warning (332126): Node "read_en~2|combout"
    Warning (332126): Node "read_en~6|dataa"
    Warning (332126): Node "read_en~6|combout"
    Warning (332126): Node "read_en~2|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.993            -155.295 clock 
    Info (332119):    -3.873             -46.523 clock_50mhz 
    Info (332119):    -2.782              -2.782 rd_en 
    Info (332119):    -2.309              -2.309 wr_en 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 clock 
    Info (332119):     0.638               0.000 clock_50mhz 
    Info (332119):     1.287               0.000 wr_en 
    Info (332119):     1.418               0.000 rd_en 
Info (332146): Worst-case recovery slack is -1.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.838              -7.190 clock_50mhz 
Info (332146): Worst-case removal slack is 1.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.647               0.000 clock_50mhz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.265 clock_50mhz 
    Info (332119):    -3.000              -3.000 rd_en 
    Info (332119):    -3.000              -3.000 wr_en 
    Info (332119):    -2.693             -78.576 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.512            -139.863 clock 
    Info (332119):    -3.502             -39.860 clock_50mhz 
    Info (332119):    -2.367              -2.367 rd_en 
    Info (332119):    -1.901              -1.901 wr_en 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clock 
    Info (332119):     0.584               0.000 clock_50mhz 
    Info (332119):     1.189               0.000 wr_en 
    Info (332119):     1.304               0.000 rd_en 
Info (332146): Worst-case recovery slack is -1.586
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.586              -6.212 clock_50mhz 
Info (332146): Worst-case removal slack is 1.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.645               0.000 clock_50mhz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.265 clock_50mhz 
    Info (332119):    -3.000              -3.000 rd_en 
    Info (332119):    -3.000              -3.000 wr_en 
    Info (332119):    -2.649             -78.048 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.603             -57.013 clock 
    Info (332119):    -1.603             -10.939 clock_50mhz 
    Info (332119):    -1.306              -1.306 rd_en 
    Info (332119):    -1.186              -1.186 wr_en 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 clock 
    Info (332119):     0.184               0.000 clock_50mhz 
    Info (332119):     0.591               0.000 wr_en 
    Info (332119):     0.657               0.000 rd_en 
Info (332146): Worst-case recovery slack is -1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.094              -4.290 clock_50mhz 
Info (332146): Worst-case removal slack is 0.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.610               0.000 clock_50mhz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -33.762 clock_50mhz 
    Info (332119):    -3.000              -3.000 rd_en 
    Info (332119):    -3.000              -3.000 wr_en 
    Info (332119):    -1.000             -48.000 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Sat Jul 13 15:30:40 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


