## Project: AI2501 AV SN220P

###############################################################################
# System clock source selection configuration
#define CLK_SRC_XTAL       1
#define CLK_SRC_PLL        2
NXP_SYS_CLK_SRC_SEL=0x02

###############################################################################
# System clock frequency selection configuration
#define CLK_FREQ_13MHZ         1
#define CLK_FREQ_19_2MHZ       2
#define CLK_FREQ_24MHZ         3
#define CLK_FREQ_26MHZ         4
#define CLK_FREQ_38_4MHZ       5
#define CLK_FREQ_52MHZ         6
#define CLK_FREQ_32MHZ         7
#define CLK_FREQ_48MHZ         8
NXP_SYS_CLK_FREQ_SEL=0x05

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
#NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# The delay to try to start PLL/XTAL when using sys clock 256/fc units = ~18.8 us
# min value = 0x01 to max = 0x1F
#NXP_CLOCK_REQ_DELAY=0x16

###############################################################################
# MAX 20 RF configuration blocks are supported by MW.
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1={
20, 02, AC, 03,
A0, 6A, 10, E4, 02, E4, 02, E4, 02, E4, 02, E4, 02, E4, 02, E4, 02, E4, 02,
A0, A4, 85, 14, 00, 01, 00, 00, 00, 00, 03, 00, 06, 00, 0A, 00, 0D, 00, 10, 00, 14, 00, 17, 00, 1B, 00, 1E, 00, 21, 00, 25, 00, 28, 00, 2C, 00, 2F, 00, 32, 00, 36, 00, 39, 00, 3D, 00, 40, 00, 43, 00, 47, 00, 4A, 00, 4E, 00, 51, 00, 54, 00, 58, 00, 5B, 00, 5E, 00, 62, 00, 65, 00, 69, 00, 6C, 00, 6F, 00, 73, 00, 76, 00, 7A, 00, 7D, 00, 80, 00, 84, 00, 87, 00, 8B, 00, 8E, 00, 91, 00, 95, 00, 98, 00, 9C, 00, 9F, 00, A2, 00, A6, 00, A9, 00, AC, 00, B0, 00, B3, 00, B7, 00, BA, 00, BD, 00, C1, 00, C4, 00, C8, 00, CB, 00, CE, 00, D2, 00, D5, 00,
A0, A5, 0D, 7B, 7B, 7B, 7B, 7B, 7B, FF, 03, 1F, 00, 00, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2={
20, 02, AC, 04,
A0, AB, 82, 27, 1B, 33, 04, 43, 04, 55, 04, 75, 04, 9E, 04, C7, 04, F0, 04, 20, 05, 4F, 05, 7F, 05, B8, 05, F2, 05, 2B, 06, 72, 06, BA, 06, 02, 07, 49, 07, 91, 07, F0, 07, 50, 08, AF, 08, 0F, 09, 6E, 09, E1, 09, 54, 0A, C6, 0A, 55, 0B, E5, 0B, 74, 0C, 03, 0D, 93, 0D, 52, 0E, 11, 0F, D0, 0F, 8F, 10, 4E, 11, 0D, 12, 2C, 13, 4B, 14, 69, 15, 88, 16, A7, 17, C5, 18, 44, 1A, C2, 1B, 40, 1D, BE, 1E, 9C, 20, 7A, 22, 58, 24, 95, 26, D3, 28, 10, 2B, 4E, 2D, 4A, 30, 47, 33, 43, 36, 40, 39, 3D, 3C, A1, 3F, 06, 43, 6B, 46, E6, 4A, 61, 4F,
A0, AF, 09, 11, 37, 00, 24, 11, 37, 00, 24, 12,
A0, 98, 08, 28, 53, 03, 80, 24, 28, 28, 28,
A0, 9E, 0C, 07, 53, 03, 96, 00, 2C, 01, 2B, 78, 05, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3={
20, 02, 3B, 03,
A0, 0E, 20, F0, 00, 1E, 15, 01, 01, 01, 00, 00, 00, 00, 00, A7, BE, FF, FF, 05, 00, 00, 00, 24, 24, 24, 24, 0A, 00, 00, 00, 0D, 0D, 0D, 08,
A0, A7, 0B, 00, 02, 77, 17, 14, 14, 1F, 0A, F1, 18, 04, 
A0, 0D, 06, 80, 82, 3A, 0A, 00, 20
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4={
20, 02, CC, 01,
A0, 34, C8, 23, 04, 3D, 01, 08, 0E, 6A, 00, 00, 00, 6A, 00, 00, 00, D5, 00, 00, 00, D5, 00, 00, 00, 3F, 01, 00, 00, 3F, 01, 00, 00, AA, 01, 00, 00, AA, 01, 00, 00, 14, 02, 00, 00, 14, 02, 00, 00, 7E, 02, 00, 00, 7E, 02, 00, 00, E9, 02, 00, 00, E9, 02, 00, 00, 53, 03, 00, 00, 53, 03, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 0F, 0E, D5, 00, 00, 00, D5, 00, 00, 00, D5, 00, 00, 00, 14, 02, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00
}


###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_5={
20, 02, F1, 01,
A0, A9, ED, 40, 24, FF, 41, 1E, FF, 42, 18, FF, 43, 13, FF, 44, 0E, FF, 45, 0A, FF, 46, 06, FF, 47, 03, FF, 07, 24, FF, 48, 00, FF, 09, 18, FF, 0A, 13, FF, 0B, 0E, FF, 0C, 0A, FF, 0D, 06, FF, 0E, 02, FF, 0F, 00, F5, 10, 00, DC, 11, 00, C6, 12, 00, B2, 13, 00, A0, 14, 00, 90, 15, 00, 81, 16, 00, 74, 17, 00, 68, 18, 00, 5D, 19, 00, 53, 1A, 00, 4A, 1B, 00, 42, 1C, 00, 3B, 1D, 00, 35, 1E, 00, 2F, 1F, 00, 2A, 20, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28, A1, 00, 28
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_6={
20, 02, 66, 01,
A1, 0A, 62, 0F, 0E, D5, 00, 00, 00, D5, 00, 00, 00, D5, 00, 00, 00, 14, 02, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00, 9F, 10, 00, 00
}


###############################################################################
