<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1701407890">
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="fpga_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS" Name="fpga_wrapper_routed.rqs"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="fpga_wrapper.drc"/>
  <File Type="BG-BGN" Name="fpga_wrapper.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="fpga_wrapper.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="fpga_wrapper.ltx"/>
  <File Type="RBD_FILE" Name="fpga_wrapper.rbd"/>
  <File Type="NPI_FILE" Name="fpga_wrapper.npi"/>
  <File Type="RNPI_FILE" Name="fpga_wrapper.rnpi"/>
  <File Type="CFI_FILE" Name="fpga_wrapper.cfi"/>
  <File Type="RCFI_FILE" Name="fpga_wrapper.rcfi"/>
  <File Type="RDI-RDI" Name="fpga_wrapper.vdi"/>
  <File Type="PDI-FILE" Name="fpga_wrapper.pdi"/>
  <File Type="BITSTR-MMI" Name="fpga_wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="fpga_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="fpga_wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="fpga_wrapper.rbt"/>
  <File Type="BITSTR-MSK" Name="fpga_wrapper.msk"/>
  <File Type="BG-BIN" Name="fpga_wrapper.bin"/>
  <File Type="BG-BIT" Name="fpga_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="fpga_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="fpga_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="fpga_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="fpga_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="fpga_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="fpga_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="fpga_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fpga_wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="fpga_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="fpga_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW" Name="fpga_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="fpga_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="fpga_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="fpga_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="fpga_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fpga_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fpga_wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="fpga_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="fpga_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="fpga_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="fpga_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="fpga_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="fpga_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="fpga_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="fpga_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="fpga_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="fpga_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="fpga_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="fpga_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="fpga_wrapper_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="fpga_wrapper_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="fpga_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="fpga_wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="fpga_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fpga_wrapper_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="fpga_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fpga_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="fpga_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="fpga_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fpga_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="fpga_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="fpga_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="fpga_wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="fpga_wrapper_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="fpga_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="fpga_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="fpga_wrapper_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="fpga_wrapper.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="fpga_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="fpga_wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="fpga_wrapper_opt.dcp"/>
  <File Type="OPT-TIMING" Name="fpga_wrapper_timing_summary_opted.rpt"/>
  <File Type="REPORTS-TCL" Name="fpga_wrapper_reports.tcl"/>
  <File Type="INIT-TIMING" Name="fpga_wrapper_timing_summary_init.rpt"/>
  <File Type="PA-TCL" Name="fpga_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/a_ram_address_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/a_ram_address_generator.v"/>
        <Attr Name="ImportTime" Val="1701350094"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/adder.v"/>
        <Attr Name="ImportTime" Val="1699183453"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/buffer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/buffer.v"/>
        <Attr Name="ImportTime" Val="1699446512"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/multiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/multiplier.v"/>
        <Attr Name="ImportTime" Val="1699183453"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/mux.v"/>
        <Attr Name="ImportTime" Val="1699183453"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/o_ram_address_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/o_ram_address_generator.v"/>
        <Attr Name="ImportTime" Val="1701353377"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/pe.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/pe.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/ram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/ram.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/ram_array_read_bias.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/ram_array_read_bias.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/ram_array_write_bias.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/ram_array_write_bias.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/sys_arr.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/sys_arr.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/sys_control.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/sys_control.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/w_ram_address_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/w_ram_address_generator.v"/>
        <Attr Name="ImportTime" Val="1701187376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/task1_verilog_steleton_code/matmul_system.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cs411/project2/TASK1/task1_verilog_steleton_code/matmul_system.v"/>
        <Attr Name="ImportTime" Val="1701354874"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/fpga/fpga.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../tb_matmul/tb_matmul.srcs/sources_1/bd/fpga/fpga.bd"/>
        <Attr Name="ImportTime" Val="1701406526"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/fpga_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../tb_matmul/tb_matmul.gen/sources_1/bd/fpga/hdl/fpga_wrapper.v"/>
        <Attr Name="ImportTime" Val="1701358071"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fpga_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/CS411_task1_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../task1/task1.srcs/utils_1/imports/synth_1/CS411_task1_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1701406534"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fpga_mat_mul_system_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_axi_bram_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_axi_bram_ctrl_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_axi_bram_ctrl_2_0"/>
</GenRun>
