$date
	Tue Jul  2 12:34:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbfullAdder $end
$var wire 1 ! sum $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$scope module fa $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 ! sum $end
$var wire 1 & c2 $end
$var wire 1 ' c1 $end
$var wire 1 ( S $end
$scope module HA1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 ( A $end
$var wire 1 # B $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1(
1$
#30
1%
0$
#40
0(
1#
0%
#50
1"
0!
1'
0#
1%
1$
#60
1&
1(
0'
1#
0%
#70
1%
0$
#80
1!
0&
0(
1'
1$
#90
