Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 28 08:01:07 2020
| Host         : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_utilization -file project_1_wrapper_utilization_placed.rpt -pb project_1_wrapper_utilization_placed.pb
| Design       : project_1_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 25064 |     0 |    425280 |  5.89 |
|   LUT as Logic             | 24077 |     0 |    425280 |  5.66 |
|   LUT as Memory            |   987 |     0 |    213600 |  0.46 |
|     LUT as Distributed RAM |   400 |     0 |           |       |
|     LUT as Shift Register  |   587 |     0 |           |       |
| CLB Registers              | 39287 |     0 |    850560 |  4.62 |
|   Register as Flip Flop    | 39287 |     0 |    850560 |  4.62 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   738 |     0 |     53160 |  1.39 |
| F7 Muxes                   |   838 |     0 |    212640 |  0.39 |
| F8 Muxes                   |   278 |     0 |    106320 |  0.26 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 176   |          Yes |           - |          Set |
| 268   |          Yes |           - |        Reset |
| 1518  |          Yes |         Set |            - |
| 37325 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6533 |     0 |     53160 | 12.29 |
|   CLBL                                     |  3114 |     0 |           |       |
|   CLBM                                     |  3419 |     0 |           |       |
| LUT as Logic                               | 24077 |     0 |    425280 |  5.66 |
|   using O5 output only                     |   415 |       |           |       |
|   using O6 output only                     | 17689 |       |           |       |
|   using O5 and O6                          |  5973 |       |           |       |
| LUT as Memory                              |   987 |     0 |    213600 |  0.46 |
|   LUT as Distributed RAM                   |   400 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   400 |       |           |       |
|   LUT as Shift Register                    |   587 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   443 |       |           |       |
|     using O5 and O6                        |   144 |       |           |       |
| CLB Registers                              | 39287 |     0 |    850560 |  4.62 |
|   Register driven from within the CLB      | 15076 |       |           |       |
|   Register driven from outside the CLB     | 24211 |       |           |       |
|     LUT in front of the register is unused | 15774 |       |           |       |
|     LUT in front of the register is used   |  8437 |       |           |       |
| Unique Control Sets                        |  1471 |       |    106320 |  1.38 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 253.5 |     0 |      1080 | 23.47 |
|   RAMB36/FIFO*    |   227 |     0 |      1080 | 21.02 |
|     RAMB36E2 only |   227 |       |           |       |
|   RAMB18          |    53 |     0 |      2160 |  2.45 |
|     RAMB18E2 only |    53 |       |           |       |
| URAM              |     0 |     0 |        80 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  102 |     0 |      4272 |  2.39 |
|   DSP48E2 only |  102 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   15 |    10 |       347 |  4.32 |
| HPIOB_M          |    4 |     4 |       138 |  2.90 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    4 |     4 |       138 |  2.90 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    3 |     0 |        24 | 12.50 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    3 |     1 |        24 | 12.50 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    1 |     1 |        23 |  4.35 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       696 |  1.29 |
|   BUFGCE             |    6 |     0 |       216 |  2.78 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |       312 |  0.64 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    2 |     2 |         8 |  25.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 37325 |            Register |
| LUT6         | 10627 |                 CLB |
| LUT3         |  5714 |                 CLB |
| LUT5         |  5256 |                 CLB |
| LUT4         |  4198 |                 CLB |
| LUT2         |  3802 |                 CLB |
| FDSE         |  1518 |            Register |
| MUXF7        |   838 |                 CLB |
| CARRY8       |   738 |                 CLB |
| RAMD32       |   700 |                 CLB |
| SRL16E       |   661 |                 CLB |
| LUT1         |   453 |                 CLB |
| MUXF8        |   278 |                 CLB |
| FDCE         |   268 |            Register |
| RAMB36E2     |   227 |           Block Ram |
| FDPE         |   176 |            Register |
| DSP48E2      |   102 |          Arithmetic |
| RAMS32       |   100 |                 CLB |
| SRLC32E      |    70 |                 CLB |
| RAMB18E2     |    53 |           Block Ram |
| OBUF         |    11 |                 I/O |
| BUFGCE       |     6 |               Clock |
| HSADC        |     4 |            Advanced |
| IBUFCTRL     |     3 |              Others |
| INBUF        |     2 |                 I/O |
| HSDAC        |     2 |            Advanced |
| FE           |     2 |            Advanced |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| PS8          |     1 |            Advanced |
| MMCME4_ADV   |     1 |               Clock |
| DIFFINBUF    |     1 |                 I/O |
| BUFG_PS      |     1 |               Clock |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| project_1_xbar_1                      |    1 |
| project_1_xbar_0                      |    1 |
| project_1_usp_rf_data_converter_0_i_0 |    1 |
| project_1_stats_0                     |    1 |
| project_1_src_data_fifo_0             |    1 |
| project_1_src_data_broadcast_0        |    1 |
| project_1_sd_fec_enc_0                |    1 |
| project_1_sd_fec_dec_0                |    1 |
| project_1_rtc_0                       |    1 |
| project_1_rst_clk_wiz_300M_0          |    1 |
| project_1_rst_clk_wiz_100M_0          |    1 |
| project_1_rst_PS_0_99M_0              |    1 |
| project_1_mod_and_chan_0              |    1 |
| project_1_m10_regslice_0              |    1 |
| project_1_m09_regslice_0              |    1 |
| project_1_m08_regslice_0              |    1 |
| project_1_m07_regslice_0              |    1 |
| project_1_m06_regslice_0              |    1 |
| project_1_m05_regslice_0              |    1 |
| project_1_m04_regslice_0              |    1 |
| project_1_m03_regslice_0              |    1 |
| project_1_m02_regslice_0              |    1 |
| project_1_m01_regslice_0              |    1 |
| project_1_m00_regslice_0              |    1 |
| project_1_llr_reshape_0               |    1 |
| project_1_llr_reinterpret_0           |    1 |
| project_1_hard_data_reg_0             |    1 |
| project_1_hard_chan_data_fifo_0       |    1 |
| project_1_gpio_reset_0                |    1 |
| project_1_enc_op_probe_0              |    1 |
| project_1_enc_op_mon_0                |    1 |
| project_1_enc_keep_ctrl_fifo_0        |    1 |
| project_1_enc_ip_probe_0              |    1 |
| project_1_enc_ip_mon_0                |    1 |
| project_1_enc_data_reinterpret_0      |    1 |
| project_1_enc_data_fifo_0             |    1 |
| project_1_enc_ctrl_reinterpret_0      |    1 |
| project_1_enc_add_keep_trim_0         |    1 |
| project_1_enc_add_keep_0              |    1 |
| project_1_demod_0                     |    1 |
| project_1_dec_stat_reinterpret_0      |    1 |
| project_1_dec_op_probe_0              |    1 |
| project_1_dec_op_mon_0                |    1 |
| project_1_dec_keep_ctrl_fifo_0        |    1 |
| project_1_dec_ip_probe_0              |    1 |
| project_1_dec_ip_mon_0                |    1 |
| project_1_dec_data_reinterpret_0      |    1 |
| project_1_dec_ctrl_reinterpret_0      |    1 |
| project_1_dec_ctrl_reg_0              |    1 |
| project_1_dec_ctrl_fifo_0             |    1 |
| project_1_dec_add_keep_trim_0         |    1 |
| project_1_dec_add_keep_0              |    1 |
| project_1_data_source_0               |    1 |
| project_1_dac_source_i_0              |    1 |
| project_1_clk_wiz_0                   |    1 |
| project_1_chan_ctrl_reg_0             |    1 |
| project_1_chan_ctrl_fifo_0            |    1 |
| project_1_axi_intc_0                  |    1 |
| project_1_axi_gpio_0                  |    1 |
| project_1_auto_pc_1                   |    1 |
| project_1_auto_pc_0                   |    1 |
| project_1_auto_ds_1                   |    1 |
| project_1_auto_ds_0                   |    1 |
| project_1_auto_cc_0                   |    1 |
| project_1_adc_sink_i_0                |    1 |
| project_1_PS_0_0                      |    1 |
+---------------------------------------+------+


