#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xde1fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xde2150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdd32d0 .functor NOT 1, L_0xe3fb50, C4<0>, C4<0>, C4<0>;
L_0xe3f930 .functor XOR 2, L_0xe3f7f0, L_0xe3f890, C4<00>, C4<00>;
L_0xe3fa40 .functor XOR 2, L_0xe3f930, L_0xe3f9a0, C4<00>, C4<00>;
v0xe37110_0 .net *"_ivl_10", 1 0, L_0xe3f9a0;  1 drivers
v0xe37210_0 .net *"_ivl_12", 1 0, L_0xe3fa40;  1 drivers
v0xe372f0_0 .net *"_ivl_2", 1 0, L_0xe3a4d0;  1 drivers
v0xe373b0_0 .net *"_ivl_4", 1 0, L_0xe3f7f0;  1 drivers
v0xe37490_0 .net *"_ivl_6", 1 0, L_0xe3f890;  1 drivers
v0xe375c0_0 .net *"_ivl_8", 1 0, L_0xe3f930;  1 drivers
v0xe376a0_0 .net "a", 0 0, v0xe31c10_0;  1 drivers
v0xe37740_0 .net "b", 0 0, v0xe31cb0_0;  1 drivers
v0xe377e0_0 .net "c", 0 0, v0xe31d50_0;  1 drivers
v0xe37880_0 .var "clk", 0 0;
v0xe37920_0 .net "d", 0 0, v0xe31e90_0;  1 drivers
v0xe379c0_0 .net "out_pos_dut", 0 0, L_0xe3f450;  1 drivers
v0xe37a60_0 .net "out_pos_ref", 0 0, L_0xe38f90;  1 drivers
v0xe37b00_0 .net "out_sop_dut", 0 0, L_0xe39ef0;  1 drivers
v0xe37ba0_0 .net "out_sop_ref", 0 0, L_0xe0c3c0;  1 drivers
v0xe37c40_0 .var/2u "stats1", 223 0;
v0xe37ce0_0 .var/2u "strobe", 0 0;
v0xe37d80_0 .net "tb_match", 0 0, L_0xe3fb50;  1 drivers
v0xe37e50_0 .net "tb_mismatch", 0 0, L_0xdd32d0;  1 drivers
v0xe37ef0_0 .net "wavedrom_enable", 0 0, v0xe32160_0;  1 drivers
v0xe37fc0_0 .net "wavedrom_title", 511 0, v0xe32200_0;  1 drivers
L_0xe3a4d0 .concat [ 1 1 0 0], L_0xe38f90, L_0xe0c3c0;
L_0xe3f7f0 .concat [ 1 1 0 0], L_0xe38f90, L_0xe0c3c0;
L_0xe3f890 .concat [ 1 1 0 0], L_0xe3f450, L_0xe39ef0;
L_0xe3f9a0 .concat [ 1 1 0 0], L_0xe38f90, L_0xe0c3c0;
L_0xe3fb50 .cmp/eeq 2, L_0xe3a4d0, L_0xe3fa40;
S_0xde22e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xde2150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdd36b0 .functor AND 1, v0xe31d50_0, v0xe31e90_0, C4<1>, C4<1>;
L_0xdd3a90 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xdd3e70 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xdd40f0 .functor AND 1, L_0xdd3a90, L_0xdd3e70, C4<1>, C4<1>;
L_0xdecbd0 .functor AND 1, L_0xdd40f0, v0xe31d50_0, C4<1>, C4<1>;
L_0xe0c3c0 .functor OR 1, L_0xdd36b0, L_0xdecbd0, C4<0>, C4<0>;
L_0xe38410 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe38480 .functor OR 1, L_0xe38410, v0xe31e90_0, C4<0>, C4<0>;
L_0xe38590 .functor AND 1, v0xe31d50_0, L_0xe38480, C4<1>, C4<1>;
L_0xe38650 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe38720 .functor OR 1, L_0xe38650, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe38790 .functor AND 1, L_0xe38590, L_0xe38720, C4<1>, C4<1>;
L_0xe38910 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe38980 .functor OR 1, L_0xe38910, v0xe31e90_0, C4<0>, C4<0>;
L_0xe388a0 .functor AND 1, v0xe31d50_0, L_0xe38980, C4<1>, C4<1>;
L_0xe38b10 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe38c10 .functor OR 1, L_0xe38b10, v0xe31e90_0, C4<0>, C4<0>;
L_0xe38cd0 .functor AND 1, L_0xe388a0, L_0xe38c10, C4<1>, C4<1>;
L_0xe38e80 .functor XNOR 1, L_0xe38790, L_0xe38cd0, C4<0>, C4<0>;
v0xdd2c00_0 .net *"_ivl_0", 0 0, L_0xdd36b0;  1 drivers
v0xdd3000_0 .net *"_ivl_12", 0 0, L_0xe38410;  1 drivers
v0xdd33e0_0 .net *"_ivl_14", 0 0, L_0xe38480;  1 drivers
v0xdd37c0_0 .net *"_ivl_16", 0 0, L_0xe38590;  1 drivers
v0xdd3ba0_0 .net *"_ivl_18", 0 0, L_0xe38650;  1 drivers
v0xdd3f80_0 .net *"_ivl_2", 0 0, L_0xdd3a90;  1 drivers
v0xdd4200_0 .net *"_ivl_20", 0 0, L_0xe38720;  1 drivers
v0xe30180_0 .net *"_ivl_24", 0 0, L_0xe38910;  1 drivers
v0xe30260_0 .net *"_ivl_26", 0 0, L_0xe38980;  1 drivers
v0xe30340_0 .net *"_ivl_28", 0 0, L_0xe388a0;  1 drivers
v0xe30420_0 .net *"_ivl_30", 0 0, L_0xe38b10;  1 drivers
v0xe30500_0 .net *"_ivl_32", 0 0, L_0xe38c10;  1 drivers
v0xe305e0_0 .net *"_ivl_36", 0 0, L_0xe38e80;  1 drivers
L_0x7fddbc593018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe306a0_0 .net *"_ivl_38", 0 0, L_0x7fddbc593018;  1 drivers
v0xe30780_0 .net *"_ivl_4", 0 0, L_0xdd3e70;  1 drivers
v0xe30860_0 .net *"_ivl_6", 0 0, L_0xdd40f0;  1 drivers
v0xe30940_0 .net *"_ivl_8", 0 0, L_0xdecbd0;  1 drivers
v0xe30a20_0 .net "a", 0 0, v0xe31c10_0;  alias, 1 drivers
v0xe30ae0_0 .net "b", 0 0, v0xe31cb0_0;  alias, 1 drivers
v0xe30ba0_0 .net "c", 0 0, v0xe31d50_0;  alias, 1 drivers
v0xe30c60_0 .net "d", 0 0, v0xe31e90_0;  alias, 1 drivers
v0xe30d20_0 .net "out_pos", 0 0, L_0xe38f90;  alias, 1 drivers
v0xe30de0_0 .net "out_sop", 0 0, L_0xe0c3c0;  alias, 1 drivers
v0xe30ea0_0 .net "pos0", 0 0, L_0xe38790;  1 drivers
v0xe30f60_0 .net "pos1", 0 0, L_0xe38cd0;  1 drivers
L_0xe38f90 .functor MUXZ 1, L_0x7fddbc593018, L_0xe38790, L_0xe38e80, C4<>;
S_0xe310e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xde2150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe31c10_0 .var "a", 0 0;
v0xe31cb0_0 .var "b", 0 0;
v0xe31d50_0 .var "c", 0 0;
v0xe31df0_0 .net "clk", 0 0, v0xe37880_0;  1 drivers
v0xe31e90_0 .var "d", 0 0;
v0xe31f80_0 .var/2u "fail", 0 0;
v0xe32020_0 .var/2u "fail1", 0 0;
v0xe320c0_0 .net "tb_match", 0 0, L_0xe3fb50;  alias, 1 drivers
v0xe32160_0 .var "wavedrom_enable", 0 0;
v0xe32200_0 .var "wavedrom_title", 511 0;
E_0xde0930/0 .event negedge, v0xe31df0_0;
E_0xde0930/1 .event posedge, v0xe31df0_0;
E_0xde0930 .event/or E_0xde0930/0, E_0xde0930/1;
S_0xe31410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe310e0;
 .timescale -12 -12;
v0xe31650_0 .var/2s "i", 31 0;
E_0xde07d0 .event posedge, v0xe31df0_0;
S_0xe31750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe310e0;
 .timescale -12 -12;
v0xe31950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe31a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe310e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe323e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xde2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe39140 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe392e0 .functor AND 1, v0xe31c10_0, L_0xe39140, C4<1>, C4<1>;
L_0xe393c0 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe39540 .functor AND 1, L_0xe392e0, L_0xe393c0, C4<1>, C4<1>;
L_0xe39680 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe39800 .functor AND 1, L_0xe39540, L_0xe39680, C4<1>, C4<1>;
L_0xe39950 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe39ad0 .functor AND 1, L_0xe39950, v0xe31cb0_0, C4<1>, C4<1>;
L_0xe39be0 .functor AND 1, L_0xe39ad0, v0xe31d50_0, C4<1>, C4<1>;
L_0xe39ca0 .functor AND 1, L_0xe39be0, v0xe31e90_0, C4<1>, C4<1>;
L_0xe39dc0 .functor OR 1, L_0xe39800, L_0xe39ca0, C4<0>, C4<0>;
L_0xe39e80 .functor AND 1, v0xe31c10_0, v0xe31cb0_0, C4<1>, C4<1>;
L_0xe39f60 .functor AND 1, L_0xe39e80, v0xe31d50_0, C4<1>, C4<1>;
L_0xe3a020 .functor AND 1, L_0xe39f60, v0xe31e90_0, C4<1>, C4<1>;
L_0xe39ef0 .functor OR 1, L_0xe39dc0, L_0xe3a020, C4<0>, C4<0>;
L_0xe3a250 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe3a350 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe3a3c0 .functor OR 1, L_0xe3a250, L_0xe3a350, C4<0>, C4<0>;
L_0xe3a570 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3a5e0 .functor OR 1, L_0xe3a3c0, L_0xe3a570, C4<0>, C4<0>;
L_0xe3a7a0 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe3a810 .functor OR 1, L_0xe3a5e0, L_0xe3a7a0, C4<0>, C4<0>;
L_0xe3a9e0 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe3aa50 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe3ab90 .functor OR 1, L_0xe3a9e0, L_0xe3aa50, C4<0>, C4<0>;
L_0xe3aca0 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3adf0 .functor OR 1, L_0xe3ab90, L_0xe3aca0, C4<0>, C4<0>;
L_0xe3af00 .functor OR 1, L_0xe3adf0, v0xe31e90_0, C4<0>, C4<0>;
L_0xe3b0b0 .functor AND 1, L_0xe3a810, L_0xe3af00, C4<1>, C4<1>;
L_0xe3b1c0 .functor OR 1, v0xe31c10_0, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe3b330 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3b3a0 .functor OR 1, L_0xe3b1c0, L_0xe3b330, C4<0>, C4<0>;
L_0xe3b5c0 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe3b630 .functor OR 1, L_0xe3b3a0, L_0xe3b5c0, C4<0>, C4<0>;
L_0xe3b860 .functor AND 1, L_0xe3b0b0, L_0xe3b630, C4<1>, C4<1>;
L_0xe3b970 .functor OR 1, v0xe31c10_0, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe3bb10 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3bb80 .functor OR 1, L_0xe3b970, L_0xe3bb10, C4<0>, C4<0>;
L_0xe3b9e0 .functor OR 1, L_0xe3bb80, v0xe31e90_0, C4<0>, C4<0>;
L_0xe3baa0 .functor AND 1, L_0xe3b860, L_0xe3b9e0, C4<1>, C4<1>;
L_0xe3bfc0 .functor OR 1, v0xe31c10_0, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe3c030 .functor OR 1, L_0xe3bfc0, v0xe31d50_0, C4<0>, C4<0>;
L_0xe3c250 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe3c2c0 .functor OR 1, L_0xe3c030, L_0xe3c250, C4<0>, C4<0>;
L_0xe3c540 .functor AND 1, L_0xe3baa0, L_0xe3c2c0, C4<1>, C4<1>;
L_0xe3c650 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe3c840 .functor OR 1, L_0xe3c650, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe3c900 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3cd10 .functor OR 1, L_0xe3c840, L_0xe3c900, C4<0>, C4<0>;
L_0xe3ce20 .functor OR 1, L_0xe3cd10, v0xe31e90_0, C4<0>, C4<0>;
L_0xe3d290 .functor AND 1, L_0xe3c540, L_0xe3ce20, C4<1>, C4<1>;
L_0xe3d3a0 .functor NOT 1, v0xe31c10_0, C4<0>, C4<0>, C4<0>;
L_0xe3d7d0 .functor OR 1, L_0xe3d3a0, v0xe31cb0_0, C4<0>, C4<0>;
L_0xe3d890 .functor OR 1, L_0xe3d7d0, v0xe31d50_0, C4<0>, C4<0>;
L_0xe3db10 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe3db80 .functor OR 1, L_0xe3d890, L_0xe3db10, C4<0>, C4<0>;
L_0xe3de60 .functor AND 1, L_0xe3d290, L_0xe3db80, C4<1>, C4<1>;
L_0xe3df70 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe3e1c0 .functor OR 1, v0xe31c10_0, L_0xe3df70, C4<0>, C4<0>;
L_0xe3e280 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3e4e0 .functor OR 1, L_0xe3e1c0, L_0xe3e280, C4<0>, C4<0>;
L_0xe3e5f0 .functor NOT 1, v0xe31e90_0, C4<0>, C4<0>, C4<0>;
L_0xe3e860 .functor OR 1, L_0xe3e4e0, L_0xe3e5f0, C4<0>, C4<0>;
L_0xe3e970 .functor AND 1, L_0xe3de60, L_0xe3e860, C4<1>, C4<1>;
L_0xe3ec90 .functor NOT 1, v0xe31cb0_0, C4<0>, C4<0>, C4<0>;
L_0xe3ed00 .functor OR 1, v0xe31c10_0, L_0xe3ec90, C4<0>, C4<0>;
L_0xe3efe0 .functor NOT 1, v0xe31d50_0, C4<0>, C4<0>, C4<0>;
L_0xe3f050 .functor OR 1, L_0xe3ed00, L_0xe3efe0, C4<0>, C4<0>;
L_0xe3f390 .functor OR 1, L_0xe3f050, v0xe31e90_0, C4<0>, C4<0>;
L_0xe3f450 .functor AND 1, L_0xe3e970, L_0xe3f390, C4<1>, C4<1>;
v0xe325a0_0 .net *"_ivl_0", 0 0, L_0xe39140;  1 drivers
v0xe32680_0 .net *"_ivl_10", 0 0, L_0xe39800;  1 drivers
v0xe32760_0 .net *"_ivl_100", 0 0, L_0xe3d290;  1 drivers
v0xe32850_0 .net *"_ivl_102", 0 0, L_0xe3d3a0;  1 drivers
v0xe32930_0 .net *"_ivl_104", 0 0, L_0xe3d7d0;  1 drivers
v0xe32a60_0 .net *"_ivl_106", 0 0, L_0xe3d890;  1 drivers
v0xe32b40_0 .net *"_ivl_108", 0 0, L_0xe3db10;  1 drivers
v0xe32c20_0 .net *"_ivl_110", 0 0, L_0xe3db80;  1 drivers
v0xe32d00_0 .net *"_ivl_112", 0 0, L_0xe3de60;  1 drivers
v0xe32e70_0 .net *"_ivl_114", 0 0, L_0xe3df70;  1 drivers
v0xe32f50_0 .net *"_ivl_116", 0 0, L_0xe3e1c0;  1 drivers
v0xe33030_0 .net *"_ivl_118", 0 0, L_0xe3e280;  1 drivers
v0xe33110_0 .net *"_ivl_12", 0 0, L_0xe39950;  1 drivers
v0xe331f0_0 .net *"_ivl_120", 0 0, L_0xe3e4e0;  1 drivers
v0xe332d0_0 .net *"_ivl_122", 0 0, L_0xe3e5f0;  1 drivers
v0xe333b0_0 .net *"_ivl_124", 0 0, L_0xe3e860;  1 drivers
v0xe33490_0 .net *"_ivl_126", 0 0, L_0xe3e970;  1 drivers
v0xe33680_0 .net *"_ivl_128", 0 0, L_0xe3ec90;  1 drivers
v0xe33760_0 .net *"_ivl_130", 0 0, L_0xe3ed00;  1 drivers
v0xe33840_0 .net *"_ivl_132", 0 0, L_0xe3efe0;  1 drivers
v0xe33920_0 .net *"_ivl_134", 0 0, L_0xe3f050;  1 drivers
v0xe33a00_0 .net *"_ivl_136", 0 0, L_0xe3f390;  1 drivers
v0xe33ae0_0 .net *"_ivl_14", 0 0, L_0xe39ad0;  1 drivers
v0xe33bc0_0 .net *"_ivl_16", 0 0, L_0xe39be0;  1 drivers
v0xe33ca0_0 .net *"_ivl_18", 0 0, L_0xe39ca0;  1 drivers
v0xe33d80_0 .net *"_ivl_2", 0 0, L_0xe392e0;  1 drivers
v0xe33e60_0 .net *"_ivl_20", 0 0, L_0xe39dc0;  1 drivers
v0xe33f40_0 .net *"_ivl_22", 0 0, L_0xe39e80;  1 drivers
v0xe34020_0 .net *"_ivl_24", 0 0, L_0xe39f60;  1 drivers
v0xe34100_0 .net *"_ivl_26", 0 0, L_0xe3a020;  1 drivers
v0xe341e0_0 .net *"_ivl_30", 0 0, L_0xe3a250;  1 drivers
v0xe342c0_0 .net *"_ivl_32", 0 0, L_0xe3a350;  1 drivers
v0xe343a0_0 .net *"_ivl_34", 0 0, L_0xe3a3c0;  1 drivers
v0xe34690_0 .net *"_ivl_36", 0 0, L_0xe3a570;  1 drivers
v0xe34770_0 .net *"_ivl_38", 0 0, L_0xe3a5e0;  1 drivers
v0xe34850_0 .net *"_ivl_4", 0 0, L_0xe393c0;  1 drivers
v0xe34930_0 .net *"_ivl_40", 0 0, L_0xe3a7a0;  1 drivers
v0xe34a10_0 .net *"_ivl_42", 0 0, L_0xe3a810;  1 drivers
v0xe34af0_0 .net *"_ivl_44", 0 0, L_0xe3a9e0;  1 drivers
v0xe34bd0_0 .net *"_ivl_46", 0 0, L_0xe3aa50;  1 drivers
v0xe34cb0_0 .net *"_ivl_48", 0 0, L_0xe3ab90;  1 drivers
v0xe34d90_0 .net *"_ivl_50", 0 0, L_0xe3aca0;  1 drivers
v0xe34e70_0 .net *"_ivl_52", 0 0, L_0xe3adf0;  1 drivers
v0xe34f50_0 .net *"_ivl_54", 0 0, L_0xe3af00;  1 drivers
v0xe35030_0 .net *"_ivl_56", 0 0, L_0xe3b0b0;  1 drivers
v0xe35110_0 .net *"_ivl_58", 0 0, L_0xe3b1c0;  1 drivers
v0xe351f0_0 .net *"_ivl_6", 0 0, L_0xe39540;  1 drivers
v0xe352d0_0 .net *"_ivl_60", 0 0, L_0xe3b330;  1 drivers
v0xe353b0_0 .net *"_ivl_62", 0 0, L_0xe3b3a0;  1 drivers
v0xe35490_0 .net *"_ivl_64", 0 0, L_0xe3b5c0;  1 drivers
v0xe35570_0 .net *"_ivl_66", 0 0, L_0xe3b630;  1 drivers
v0xe35650_0 .net *"_ivl_68", 0 0, L_0xe3b860;  1 drivers
v0xe35730_0 .net *"_ivl_70", 0 0, L_0xe3b970;  1 drivers
v0xe35810_0 .net *"_ivl_72", 0 0, L_0xe3bb10;  1 drivers
v0xe358f0_0 .net *"_ivl_74", 0 0, L_0xe3bb80;  1 drivers
v0xe359d0_0 .net *"_ivl_76", 0 0, L_0xe3b9e0;  1 drivers
v0xe35ab0_0 .net *"_ivl_78", 0 0, L_0xe3baa0;  1 drivers
v0xe35b90_0 .net *"_ivl_8", 0 0, L_0xe39680;  1 drivers
v0xe35c70_0 .net *"_ivl_80", 0 0, L_0xe3bfc0;  1 drivers
v0xe35d50_0 .net *"_ivl_82", 0 0, L_0xe3c030;  1 drivers
v0xe35e30_0 .net *"_ivl_84", 0 0, L_0xe3c250;  1 drivers
v0xe35f10_0 .net *"_ivl_86", 0 0, L_0xe3c2c0;  1 drivers
v0xe35ff0_0 .net *"_ivl_88", 0 0, L_0xe3c540;  1 drivers
v0xe360d0_0 .net *"_ivl_90", 0 0, L_0xe3c650;  1 drivers
v0xe361b0_0 .net *"_ivl_92", 0 0, L_0xe3c840;  1 drivers
v0xe366a0_0 .net *"_ivl_94", 0 0, L_0xe3c900;  1 drivers
v0xe36780_0 .net *"_ivl_96", 0 0, L_0xe3cd10;  1 drivers
v0xe36860_0 .net *"_ivl_98", 0 0, L_0xe3ce20;  1 drivers
v0xe36940_0 .net "a", 0 0, v0xe31c10_0;  alias, 1 drivers
v0xe369e0_0 .net "b", 0 0, v0xe31cb0_0;  alias, 1 drivers
v0xe36ad0_0 .net "c", 0 0, v0xe31d50_0;  alias, 1 drivers
v0xe36bc0_0 .net "d", 0 0, v0xe31e90_0;  alias, 1 drivers
v0xe36cb0_0 .net "out_pos", 0 0, L_0xe3f450;  alias, 1 drivers
v0xe36d70_0 .net "out_sop", 0 0, L_0xe39ef0;  alias, 1 drivers
S_0xe36ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xde2150;
 .timescale -12 -12;
E_0xdc89f0 .event anyedge, v0xe37ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe37ce0_0;
    %nor/r;
    %assign/vec4 v0xe37ce0_0, 0;
    %wait E_0xdc89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe310e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe31f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe32020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe310e0;
T_4 ;
    %wait E_0xde0930;
    %load/vec4 v0xe320c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe31f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe310e0;
T_5 ;
    %wait E_0xde07d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %wait E_0xde07d0;
    %load/vec4 v0xe31f80_0;
    %store/vec4 v0xe32020_0, 0, 1;
    %fork t_1, S_0xe31410;
    %jmp t_0;
    .scope S_0xe31410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe31650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe31650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xde07d0;
    %load/vec4 v0xe31650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe31650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe31650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe310e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xde0930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe31e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe31cb0_0, 0;
    %assign/vec4 v0xe31c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe31f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe32020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xde2150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe37880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe37ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xde2150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe37880_0;
    %inv;
    %store/vec4 v0xe37880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xde2150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe31df0_0, v0xe37e50_0, v0xe376a0_0, v0xe37740_0, v0xe377e0_0, v0xe37920_0, v0xe37ba0_0, v0xe37b00_0, v0xe37a60_0, v0xe379c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xde2150;
T_9 ;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xde2150;
T_10 ;
    %wait E_0xde0930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe37c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
    %load/vec4 v0xe37d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe37c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe37ba0_0;
    %load/vec4 v0xe37ba0_0;
    %load/vec4 v0xe37b00_0;
    %xor;
    %load/vec4 v0xe37ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe37a60_0;
    %load/vec4 v0xe37a60_0;
    %load/vec4 v0xe379c0_0;
    %xor;
    %load/vec4 v0xe37a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe37c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe37c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/ece241_2013_q2/iter2/response0/top_module.sv";
