
L298N.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098ac  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08009a70  08009a70  00019a70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009eec  08009eec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009eec  08009eec  00019eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ef4  08009ef4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ef4  08009ef4  00019ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ef8  08009ef8  00019ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001dc  0800a0d8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800a0d8  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195e6  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d5  00000000  00000000  000397f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  0003c0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  0003d400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bc20  00000000  00000000  0003e658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f13  00000000  00000000  0006a278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c59e  00000000  00000000  0008118b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018d729  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062b8  00000000  00000000  0018d77c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009a54 	.word	0x08009a54

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08009a54 	.word	0x08009a54

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96e 	b.w	8000f6c <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468c      	mov	ip, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f040 8083 	bne.w	8000dbe <__udivmoddi4+0x116>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d947      	bls.n	8000d4e <__udivmoddi4+0xa6>
 8000cbe:	fab2 f282 	clz	r2, r2
 8000cc2:	b142      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	f1c2 0020 	rsb	r0, r2, #32
 8000cc8:	fa24 f000 	lsr.w	r0, r4, r0
 8000ccc:	4091      	lsls	r1, r2
 8000cce:	4097      	lsls	r7, r2
 8000cd0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbbc f6f8 	udiv	r6, ip, r8
 8000ce0:	fa1f fe87 	uxth.w	lr, r7
 8000ce4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb06 f10e 	mul.w	r1, r6, lr
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfa:	f080 8119 	bcs.w	8000f30 <__udivmoddi4+0x288>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8116 	bls.w	8000f30 <__udivmoddi4+0x288>
 8000d04:	3e02      	subs	r6, #2
 8000d06:	443b      	add	r3, r7
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d10:	fb08 3310 	mls	r3, r8, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8105 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8102 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d38:	eba4 040e 	sub.w	r4, r4, lr
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	b11d      	cbz	r5, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c5 4300 	strd	r4, r3, [r5]
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	b902      	cbnz	r2, 8000d52 <__udivmoddi4+0xaa>
 8000d50:	deff      	udf	#255	; 0xff
 8000d52:	fab2 f282 	clz	r2, r2
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	d150      	bne.n	8000dfc <__udivmoddi4+0x154>
 8000d5a:	1bcb      	subs	r3, r1, r7
 8000d5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d60:	fa1f f887 	uxth.w	r8, r7
 8000d64:	2601      	movs	r6, #1
 8000d66:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d6a:	0c21      	lsrs	r1, r4, #16
 8000d6c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d74:	fb08 f30c 	mul.w	r3, r8, ip
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000d7c:	1879      	adds	r1, r7, r1
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0xe2>
 8000d84:	428b      	cmp	r3, r1
 8000d86:	f200 80e9 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1ac9      	subs	r1, r1, r3
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d98:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x10c>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x10a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80d9 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e7bf      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x12e>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	f000 80b1 	beq.w	8000f2a <__udivmoddi4+0x282>
 8000dc8:	2600      	movs	r6, #0
 8000dca:	e9c5 0100 	strd	r0, r1, [r5]
 8000dce:	4630      	mov	r0, r6
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f683 	clz	r6, r3
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	d14a      	bne.n	8000e74 <__udivmoddi4+0x1cc>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0x140>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80b8 	bhi.w	8000f58 <__udivmoddi4+0x2b0>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0103 	sbc.w	r1, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	468c      	mov	ip, r1
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d0a8      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000df6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dfa:	e7a5      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f603 	lsr.w	r6, r0, r3
 8000e04:	4097      	lsls	r7, r2
 8000e06:	fa01 f002 	lsl.w	r0, r1, r2
 8000e0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0e:	40d9      	lsrs	r1, r3
 8000e10:	4330      	orrs	r0, r6
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e18:	fa1f f887 	uxth.w	r8, r7
 8000e1c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e24:	fb06 f108 	mul.w	r1, r6, r8
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x19c>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e36:	f080 808d 	bcs.w	8000f54 <__udivmoddi4+0x2ac>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 808a 	bls.w	8000f54 <__udivmoddi4+0x2ac>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b281      	uxth	r1, r0
 8000e48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e54:	fb00 f308 	mul.w	r3, r0, r8
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	d907      	bls.n	8000e6c <__udivmoddi4+0x1c4>
 8000e5c:	1879      	adds	r1, r7, r1
 8000e5e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e62:	d273      	bcs.n	8000f4c <__udivmoddi4+0x2a4>
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d971      	bls.n	8000f4c <__udivmoddi4+0x2a4>
 8000e68:	3802      	subs	r0, #2
 8000e6a:	4439      	add	r1, r7
 8000e6c:	1acb      	subs	r3, r1, r3
 8000e6e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e72:	e778      	b.n	8000d66 <__udivmoddi4+0xbe>
 8000e74:	f1c6 0c20 	rsb	ip, r6, #32
 8000e78:	fa03 f406 	lsl.w	r4, r3, r6
 8000e7c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e80:	431c      	orrs	r4, r3
 8000e82:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e86:	fa01 f306 	lsl.w	r3, r1, r6
 8000e8a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e8e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e92:	431f      	orrs	r7, r3
 8000e94:	0c3b      	lsrs	r3, r7, #16
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fa1f f884 	uxth.w	r8, r4
 8000e9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ea6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eaa:	458a      	cmp	sl, r1
 8000eac:	fa02 f206 	lsl.w	r2, r2, r6
 8000eb0:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x220>
 8000eb6:	1861      	adds	r1, r4, r1
 8000eb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ebc:	d248      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000ebe:	458a      	cmp	sl, r1
 8000ec0:	d946      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	4421      	add	r1, r4
 8000ec8:	eba1 010a 	sub.w	r1, r1, sl
 8000ecc:	b2bf      	uxth	r7, r7
 8000ece:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eda:	fb00 f808 	mul.w	r8, r0, r8
 8000ede:	45b8      	cmp	r8, r7
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x24a>
 8000ee2:	19e7      	adds	r7, r4, r7
 8000ee4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee8:	d22e      	bcs.n	8000f48 <__udivmoddi4+0x2a0>
 8000eea:	45b8      	cmp	r8, r7
 8000eec:	d92c      	bls.n	8000f48 <__udivmoddi4+0x2a0>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	4427      	add	r7, r4
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	eba7 0708 	sub.w	r7, r7, r8
 8000efa:	fba0 8902 	umull	r8, r9, r0, r2
 8000efe:	454f      	cmp	r7, r9
 8000f00:	46c6      	mov	lr, r8
 8000f02:	4649      	mov	r1, r9
 8000f04:	d31a      	bcc.n	8000f3c <__udivmoddi4+0x294>
 8000f06:	d017      	beq.n	8000f38 <__udivmoddi4+0x290>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x27a>
 8000f0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f16:	40f2      	lsrs	r2, r6
 8000f18:	ea4c 0202 	orr.w	r2, ip, r2
 8000f1c:	40f7      	lsrs	r7, r6
 8000f1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f22:	2600      	movs	r6, #0
 8000f24:	4631      	mov	r1, r6
 8000f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e70b      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6fd      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f38:	4543      	cmp	r3, r8
 8000f3a:	d2e5      	bcs.n	8000f08 <__udivmoddi4+0x260>
 8000f3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f40:	eb69 0104 	sbc.w	r1, r9, r4
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7df      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e7d2      	b.n	8000ef2 <__udivmoddi4+0x24a>
 8000f4c:	4660      	mov	r0, ip
 8000f4e:	e78d      	b.n	8000e6c <__udivmoddi4+0x1c4>
 8000f50:	4681      	mov	r9, r0
 8000f52:	e7b9      	b.n	8000ec8 <__udivmoddi4+0x220>
 8000f54:	4666      	mov	r6, ip
 8000f56:	e775      	b.n	8000e44 <__udivmoddi4+0x19c>
 8000f58:	4630      	mov	r0, r6
 8000f5a:	e74a      	b.n	8000df2 <__udivmoddi4+0x14a>
 8000f5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f60:	4439      	add	r1, r7
 8000f62:	e713      	b.n	8000d8c <__udivmoddi4+0xe4>
 8000f64:	3802      	subs	r0, #2
 8000f66:	443c      	add	r4, r7
 8000f68:	e724      	b.n	8000db4 <__udivmoddi4+0x10c>
 8000f6a:	bf00      	nop

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <int12ToFloat>:
/* USER CODE BEGIN 0 */
HAL_StatusTypeDef ret;
int current_angle;
int lock_on = 0;

int int12ToFloat(uint16_t val) {
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	80fb      	strh	r3, [r7, #6]
  int16_t sVal =
      (val << 4); // shift to left so that sign bit of 12 bit integer number is
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	011b      	lsls	r3, r3, #4
  int16_t sVal =
 8000f7e:	81fb      	strh	r3, [r7, #14]
                  // placed on sign bit of 16 bit signed integer number
  return sVal >> 4; // shift back the signed number, return converts to float
 8000f80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f84:	111b      	asrs	r3, r3, #4
 8000f86:	b21b      	sxth	r3, r3
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <startShooting>:

void startShooting() {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 800);
 8000f98:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <startShooting+0x2c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000fa0:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,  1);	// PB12
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa8:	4806      	ldr	r0, [pc, #24]	; (8000fc4 <startShooting+0x30>)
 8000faa:	f001 fe99 	bl	8002ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,  0);	// PB13
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb4:	4803      	ldr	r0, [pc, #12]	; (8000fc4 <startShooting+0x30>)
 8000fb6:	f001 fe93 	bl	8002ce0 <HAL_GPIO_WritePin>
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000208 	.word	0x20000208
 8000fc4:	48000400 	.word	0x48000400

08000fc8 <stopShooting>:

void stopShooting() {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <stopShooting+0x28>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,  0);	// PB12
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fda:	4806      	ldr	r0, [pc, #24]	; (8000ff4 <stopShooting+0x2c>)
 8000fdc:	f001 fe80 	bl	8002ce0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,  0);	// PB13
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fe6:	4803      	ldr	r0, [pc, #12]	; (8000ff4 <stopShooting+0x2c>)
 8000fe8:	f001 fe7a 	bl	8002ce0 <HAL_GPIO_WritePin>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000208 	.word	0x20000208
 8000ff4:	48000400 	.word	0x48000400

08000ff8 <aimMode>:

void aimMode() {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b0ea      	sub	sp, #424	; 0x1a8
 8000ffc:	af02      	add	r7, sp, #8
	float pixels[64] = {};
 8000ffe:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001002:	4618      	mov	r0, r3
 8001004:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001008:	461a      	mov	r2, r3
 800100a:	2100      	movs	r1, #0
 800100c:	f006 f832 	bl	8007074 <memset>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 800);		// set the new pulse width
 8001010:	4bb7      	ldr	r3, [pc, #732]	; (80012f0 <aimMode+0x2f8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001018:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 800);		// set the new pulse width
 800101a:	4bb6      	ldr	r3, [pc, #728]	; (80012f4 <aimMode+0x2fc>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001022:	635a      	str	r2, [r3, #52]	; 0x34
	while (1) {
		GPIO_PinState button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001024:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001028:	48b3      	ldr	r0, [pc, #716]	; (80012f8 <aimMode+0x300>)
 800102a:	f001 fe41 	bl	8002cb0 <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
		if (button == 1) {
 8001034:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8001038:	2b01      	cmp	r3, #1
 800103a:	d10f      	bne.n	800105c <aimMode+0x64>
		  HAL_Delay(500);
 800103c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001040:	f001 fb9a 	bl	8002778 <HAL_Delay>
		  current_angle = -15;
 8001044:	4bad      	ldr	r3, [pc, #692]	; (80012fc <aimMode+0x304>)
 8001046:	f06f 020e 	mvn.w	r2, #14
 800104a:	601a      	str	r2, [r3, #0]
		   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (240 - 60) * (current_angle + 90) / 180 + 60);		// set the new pulse width
 800104c:	4bab      	ldr	r3, [pc, #684]	; (80012fc <aimMode+0x304>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f103 0296 	add.w	r2, r3, #150	; 0x96
 8001054:	4baa      	ldr	r3, [pc, #680]	; (8001300 <aimMode+0x308>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	63da      	str	r2, [r3, #60]	; 0x3c
			  // Hold
		  }

		  HAL_Delay(100);
	}
}
 800105a:	e145      	b.n	80012e8 <aimMode+0x2f0>
		  uint8_t rawArray[128]= {AMG88xx_PIXEL_OFFSET};	// float is 16-bit, so buffer size needs to be at least 64*2=128
 800105c:	463b      	mov	r3, r7
 800105e:	2280      	movs	r2, #128	; 0x80
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	3304      	adds	r3, #4
 8001064:	227c      	movs	r2, #124	; 0x7c
 8001066:	2100      	movs	r1, #0
 8001068:	4618      	mov	r0, r3
 800106a:	f006 f803 	bl	8007074 <memset>
		  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &rawArray[0], 1, 1000);
 800106e:	463a      	mov	r2, r7
 8001070:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	21d2      	movs	r1, #210	; 0xd2
 800107a:	48a2      	ldr	r0, [pc, #648]	; (8001304 <aimMode+0x30c>)
 800107c:	f001 fed8 	bl	8002e30 <HAL_I2C_Master_Transmit>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	4ba0      	ldr	r3, [pc, #640]	; (8001308 <aimMode+0x310>)
 8001086:	701a      	strb	r2, [r3, #0]
		  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &rawArray[0], 128, 1000);
 8001088:	463a      	mov	r2, r7
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2380      	movs	r3, #128	; 0x80
 8001092:	21d3      	movs	r1, #211	; 0xd3
 8001094:	489b      	ldr	r0, [pc, #620]	; (8001304 <aimMode+0x30c>)
 8001096:	f001 ffbf 	bl	8003018 <HAL_I2C_Master_Receive>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	4b9a      	ldr	r3, [pc, #616]	; (8001308 <aimMode+0x310>)
 80010a0:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 64; i++) {
 80010a2:	2300      	movs	r3, #0
 80010a4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80010a8:	e03a      	b.n	8001120 <aimMode+0x128>
		    uint8_t pos = i << 1;
 80010aa:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
		    recast = ((uint16_t)rawArray[pos + 1] << 8) | ((uint16_t)rawArray[pos]);
 80010b6:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 80010ba:	3301      	adds	r3, #1
 80010bc:	463a      	mov	r2, r7
 80010be:	5cd3      	ldrb	r3, [r2, r3]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 80010c8:	4639      	mov	r1, r7
 80010ca:	5ccb      	ldrb	r3, [r1, r3]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	f8a7 3184 	strh.w	r3, [r7, #388]	; 0x184
		    converted = int12ToFloat(recast) * AMG88xx_PIXEL_TEMP_CONVERSION;
 80010d6:	f8b7 3184 	ldrh.w	r3, [r7, #388]	; 0x184
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff48 	bl	8000f70 <int12ToFloat>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fa36 	bl	8000554 <__aeabi_i2d>
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	4b87      	ldr	r3, [pc, #540]	; (800130c <aimMode+0x314>)
 80010ee:	f7ff fa9b 	bl	8000628 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4610      	mov	r0, r2
 80010f8:	4619      	mov	r1, r3
 80010fa:	f7ff fd6d 	bl	8000bd8 <__aeabi_d2f>
 80010fe:	4603      	mov	r3, r0
 8001100:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
		    pixels[i] = converted;
 8001104:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001108:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8001114:	601a      	str	r2, [r3, #0]
		  for (int i = 0; i < 64; i++) {
 8001116:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800111a:	3301      	adds	r3, #1
 800111c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001120:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001124:	2b3f      	cmp	r3, #63	; 0x3f
 8001126:	ddc0      	ble.n	80010aa <aimMode+0xb2>
		  int largest_x = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
		  int largest_y = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
		  float largest_pix = 0;
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
		  for (int i = 0; i < 8; ++i) {
 800113c:	2300      	movs	r3, #0
 800113e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8001142:	e039      	b.n	80011b8 <aimMode+0x1c0>
			  for (int j = 0; j < 8; ++j) {
 8001144:	2300      	movs	r3, #0
 8001146:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800114a:	e02c      	b.n	80011a6 <aimMode+0x1ae>
				  if (pixels[i*8 + j] > largest_pix) {
 800114c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001150:	00da      	lsls	r2, r3, #3
 8001152:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001156:	4413      	add	r3, r2
 8001158:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	4413      	add	r3, r2
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	ed97 7a64 	vldr	s14, [r7, #400]	; 0x190
 8001168:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001170:	d514      	bpl.n	800119c <aimMode+0x1a4>
		    			largest_x = j;
 8001172:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001176:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
		    			largest_y = i;
 800117a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800117e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
		    			largest_pix = pixels[i*8 + j];
 8001182:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001186:	00da      	lsls	r2, r3, #3
 8001188:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800118c:	4413      	add	r3, r2
 800118e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	4413      	add	r3, r2
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
			  for (int j = 0; j < 8; ++j) {
 800119c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80011a0:	3301      	adds	r3, #1
 80011a2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80011a6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80011aa:	2b07      	cmp	r3, #7
 80011ac:	ddce      	ble.n	800114c <aimMode+0x154>
		  for (int i = 0; i < 8; ++i) {
 80011ae:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80011b2:	3301      	adds	r3, #1
 80011b4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80011b8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80011bc:	2b07      	cmp	r3, #7
 80011be:	ddc1      	ble.n	8001144 <aimMode+0x14c>
		  if (largest_x < 3) {
 80011c0:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	dc18      	bgt.n	80011fa <aimMode+0x202>
			  printf("Turn Left\n\r");
 80011c8:	4851      	ldr	r0, [pc, #324]	; (8001310 <aimMode+0x318>)
 80011ca:	f006 fbc5 	bl	8007958 <iprintf>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  0);	// PA4 = L
 80011ce:	2200      	movs	r2, #0
 80011d0:	2110      	movs	r1, #16
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d6:	f001 fd83 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  1);	// PB4 = H
 80011da:	2201      	movs	r2, #1
 80011dc:	2110      	movs	r1, #16
 80011de:	484d      	ldr	r0, [pc, #308]	; (8001314 <aimMode+0x31c>)
 80011e0:	f001 fd7e 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  1);	// PB3 = High
 80011e4:	2201      	movs	r2, #1
 80011e6:	2108      	movs	r1, #8
 80011e8:	484a      	ldr	r0, [pc, #296]	; (8001314 <aimMode+0x31c>)
 80011ea:	f001 fd79 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);	// PB5 = LOW
 80011ee:	2200      	movs	r2, #0
 80011f0:	2120      	movs	r1, #32
 80011f2:	4848      	ldr	r0, [pc, #288]	; (8001314 <aimMode+0x31c>)
 80011f4:	f001 fd74 	bl	8002ce0 <HAL_GPIO_WritePin>
 80011f8:	e039      	b.n	800126e <aimMode+0x276>
		  }else if (largest_x > 4) {
 80011fa:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80011fe:	2b04      	cmp	r3, #4
 8001200:	dd18      	ble.n	8001234 <aimMode+0x23c>
			  printf("Turn Right\n\r");
 8001202:	4845      	ldr	r0, [pc, #276]	; (8001318 <aimMode+0x320>)
 8001204:	f006 fba8 	bl	8007958 <iprintf>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  1);	// PA4 = High
 8001208:	2201      	movs	r2, #1
 800120a:	2110      	movs	r1, #16
 800120c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001210:	f001 fd66 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);	// PB4 = LOW
 8001214:	2200      	movs	r2, #0
 8001216:	2110      	movs	r1, #16
 8001218:	483e      	ldr	r0, [pc, #248]	; (8001314 <aimMode+0x31c>)
 800121a:	f001 fd61 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  0);	// PB3 = L
 800121e:	2200      	movs	r2, #0
 8001220:	2108      	movs	r1, #8
 8001222:	483c      	ldr	r0, [pc, #240]	; (8001314 <aimMode+0x31c>)
 8001224:	f001 fd5c 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  1);	// PB5 = H
 8001228:	2201      	movs	r2, #1
 800122a:	2120      	movs	r1, #32
 800122c:	4839      	ldr	r0, [pc, #228]	; (8001314 <aimMode+0x31c>)
 800122e:	f001 fd57 	bl	8002ce0 <HAL_GPIO_WritePin>
 8001232:	e01c      	b.n	800126e <aimMode+0x276>
			  printf("Hold Still\n\r");
 8001234:	4839      	ldr	r0, [pc, #228]	; (800131c <aimMode+0x324>)
 8001236:	f006 fb8f 	bl	8007958 <iprintf>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  1);	// PA4 = H
 800123a:	2201      	movs	r2, #1
 800123c:	2110      	movs	r1, #16
 800123e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001242:	f001 fd4d 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  1);	// PB4 = H
 8001246:	2201      	movs	r2, #1
 8001248:	2110      	movs	r1, #16
 800124a:	4832      	ldr	r0, [pc, #200]	; (8001314 <aimMode+0x31c>)
 800124c:	f001 fd48 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  1);	// PB3 = H
 8001250:	2201      	movs	r2, #1
 8001252:	2108      	movs	r1, #8
 8001254:	482f      	ldr	r0, [pc, #188]	; (8001314 <aimMode+0x31c>)
 8001256:	f001 fd43 	bl	8002ce0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  1);	// PB5 = H
 800125a:	2201      	movs	r2, #1
 800125c:	2120      	movs	r1, #32
 800125e:	482d      	ldr	r0, [pc, #180]	; (8001314 <aimMode+0x31c>)
 8001260:	f001 fd3e 	bl	8002ce0 <HAL_GPIO_WritePin>
			  lock_on += 1;
 8001264:	4b2e      	ldr	r3, [pc, #184]	; (8001320 <aimMode+0x328>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	4a2d      	ldr	r2, [pc, #180]	; (8001320 <aimMode+0x328>)
 800126c:	6013      	str	r3, [r2, #0]
		  if (lock_on >= CLEARTOFIRE) {
 800126e:	4b2c      	ldr	r3, [pc, #176]	; (8001320 <aimMode+0x328>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b09      	cmp	r3, #9
 8001274:	dd0a      	ble.n	800128c <aimMode+0x294>
			  startShooting();
 8001276:	f7ff fe8d 	bl	8000f94 <startShooting>
			  HAL_Delay(4000);
 800127a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800127e:	f001 fa7b 	bl	8002778 <HAL_Delay>
			  stopShooting();
 8001282:	f7ff fea1 	bl	8000fc8 <stopShooting>
			  lock_on = 0;
 8001286:	4b26      	ldr	r3, [pc, #152]	; (8001320 <aimMode+0x328>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
		  if (largest_y < 3) {
 800128c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001290:	2b02      	cmp	r3, #2
 8001292:	dc11      	bgt.n	80012b8 <aimMode+0x2c0>
			  if (current_angle >= -13) {
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <aimMode+0x304>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f113 0f0d 	cmn.w	r3, #13
 800129c:	db20      	blt.n	80012e0 <aimMode+0x2e8>
				  current_angle -= 2;
 800129e:	4b17      	ldr	r3, [pc, #92]	; (80012fc <aimMode+0x304>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	3b02      	subs	r3, #2
 80012a4:	4a15      	ldr	r2, [pc, #84]	; (80012fc <aimMode+0x304>)
 80012a6:	6013      	str	r3, [r2, #0]
				  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (240 - 60) * (current_angle + 90) / 180 + 60);		// set the new pulse width
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <aimMode+0x304>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f103 0296 	add.w	r2, r3, #150	; 0x96
 80012b0:	4b13      	ldr	r3, [pc, #76]	; (8001300 <aimMode+0x308>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80012b6:	e013      	b.n	80012e0 <aimMode+0x2e8>
		  } else if (largest_y > 4) {
 80012b8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80012bc:	2b04      	cmp	r3, #4
 80012be:	dd0f      	ble.n	80012e0 <aimMode+0x2e8>
			  if (current_angle <= 23) {
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <aimMode+0x304>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b17      	cmp	r3, #23
 80012c6:	dc0b      	bgt.n	80012e0 <aimMode+0x2e8>
				  current_angle += 2;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <aimMode+0x304>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	3302      	adds	r3, #2
 80012ce:	4a0b      	ldr	r2, [pc, #44]	; (80012fc <aimMode+0x304>)
 80012d0:	6013      	str	r3, [r2, #0]
				  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (240 - 60) * (current_angle + 90) / 180 + 60);		// set the new pulse width
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <aimMode+0x304>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f103 0296 	add.w	r2, r3, #150	; 0x96
 80012da:	4b09      	ldr	r3, [pc, #36]	; (8001300 <aimMode+0x308>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	63da      	str	r2, [r3, #60]	; 0x3c
		  HAL_Delay(100);
 80012e0:	2064      	movs	r0, #100	; 0x64
 80012e2:	f001 fa49 	bl	8002778 <HAL_Delay>
	while (1) {
 80012e6:	e69d      	b.n	8001024 <aimMode+0x2c>
}
 80012e8:	f507 77d0 	add.w	r7, r7, #416	; 0x1a0
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000380 	.word	0x20000380
 80012f4:	200003cc 	.word	0x200003cc
 80012f8:	48000800 	.word	0x48000800
 80012fc:	2000037c 	.word	0x2000037c
 8001300:	200002a0 	.word	0x200002a0
 8001304:	20000254 	.word	0x20000254
 8001308:	20000418 	.word	0x20000418
 800130c:	3fd00000 	.word	0x3fd00000
 8001310:	08009a70 	.word	0x08009a70
 8001314:	48000400 	.word	0x48000400
 8001318:	08009a7c 	.word	0x08009a7c
 800131c:	08009a8c 	.word	0x08009a8c
 8001320:	200001f8 	.word	0x200001f8

08001324 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08e      	sub	sp, #56	; 0x38
 8001328:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132a:	f001 f9b0 	bl	800268e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132e:	f000 f901 	bl	8001534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001332:	f000 fbed 	bl	8001b10 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001336:	f000 fa85 	bl	8001844 <MX_TIM2_Init>
  MX_TIM1_Init();
 800133a:	f000 f9cb 	bl	80016d4 <MX_TIM1_Init>
  MX_I2C1_Init();
 800133e:	f000 f93f 	bl	80015c0 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001342:	f000 f97b 	bl	800163c <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 8001346:	f000 faf3 	bl	8001930 <MX_TIM3_Init>
  MX_TIM4_Init();
 800134a:	f000 fb69 	bl	8001a20 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  // I2C initialization
  // enter normal mode
  uint8_t buf_mode[10]= {AMG88xx_PCTL, AMG88xx_NORMAL_MODE};
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
 8001352:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_mode[0], 2, 1000);
 800135c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2302      	movs	r3, #2
 8001368:	21d2      	movs	r1, #210	; 0xd2
 800136a:	4869      	ldr	r0, [pc, #420]	; (8001510 <main+0x1ec>)
 800136c:	f001 fd60 	bl	8002e30 <HAL_I2C_Master_Transmit>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	4b67      	ldr	r3, [pc, #412]	; (8001514 <main+0x1f0>)
 8001376:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_mode[0], 1, 1000);
 8001378:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800137c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	21d3      	movs	r1, #211	; 0xd3
 8001386:	4862      	ldr	r0, [pc, #392]	; (8001510 <main+0x1ec>)
 8001388:	f001 fe46 	bl	8003018 <HAL_I2C_Master_Receive>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b60      	ldr	r3, [pc, #384]	; (8001514 <main+0x1f0>)
 8001392:	701a      	strb	r2, [r3, #0]

  // software reset
  uint8_t buf_rst[10]= {AMG88xx_RST, AMG88xx_INITIAL_RESET};
 8001394:	f643 7301 	movw	r3, #16129	; 0x3f01
 8001398:	61bb      	str	r3, [r7, #24]
 800139a:	f107 031c 	add.w	r3, r7, #28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_rst[0], 2, 1000);
 80013a4:	f107 0218 	add.w	r2, r7, #24
 80013a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2302      	movs	r3, #2
 80013b0:	21d2      	movs	r1, #210	; 0xd2
 80013b2:	4857      	ldr	r0, [pc, #348]	; (8001510 <main+0x1ec>)
 80013b4:	f001 fd3c 	bl	8002e30 <HAL_I2C_Master_Transmit>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b55      	ldr	r3, [pc, #340]	; (8001514 <main+0x1f0>)
 80013be:	701a      	strb	r2, [r3, #0]

  // disable interrupts by default
  uint8_t buf_int[10]= {AMG88xx_INTC, 0};
 80013c0:	2303      	movs	r3, #3
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	f107 0310 	add.w	r3, r7, #16
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_int[0], 2, 1000);
 80013ce:	f107 020c 	add.w	r2, r7, #12
 80013d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2302      	movs	r3, #2
 80013da:	21d2      	movs	r1, #210	; 0xd2
 80013dc:	484c      	ldr	r0, [pc, #304]	; (8001510 <main+0x1ec>)
 80013de:	f001 fd27 	bl	8002e30 <HAL_I2C_Master_Transmit>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <main+0x1f0>)
 80013e8:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_int[0], 1, 1000);
 80013ea:	f107 020c 	add.w	r2, r7, #12
 80013ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2301      	movs	r3, #1
 80013f6:	21d3      	movs	r1, #211	; 0xd3
 80013f8:	4845      	ldr	r0, [pc, #276]	; (8001510 <main+0x1ec>)
 80013fa:	f001 fe0d 	bl	8003018 <HAL_I2C_Master_Receive>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4b44      	ldr	r3, [pc, #272]	; (8001514 <main+0x1f0>)
 8001404:	701a      	strb	r2, [r3, #0]

  // set to 10 FPS
  uint8_t buf_fps[10]= {AMG88xx_FPSC, AMG88xx_FPS_10};
 8001406:	2302      	movs	r3, #2
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	809a      	strh	r2, [r3, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SAD_W_M, &buf_fps[0], 2, 1000);
 8001412:	463a      	mov	r2, r7
 8001414:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2302      	movs	r3, #2
 800141c:	21d2      	movs	r1, #210	; 0xd2
 800141e:	483c      	ldr	r0, [pc, #240]	; (8001510 <main+0x1ec>)
 8001420:	f001 fd06 	bl	8002e30 <HAL_I2C_Master_Transmit>
 8001424:	4603      	mov	r3, r0
 8001426:	461a      	mov	r2, r3
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <main+0x1f0>)
 800142a:	701a      	strb	r2, [r3, #0]
  ret = HAL_I2C_Master_Receive(&hi2c1, SAD_R_M, &buf_fps[0], 1, 1000);
 800142c:	463a      	mov	r2, r7
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	2301      	movs	r3, #1
 8001436:	21d3      	movs	r1, #211	; 0xd3
 8001438:	4835      	ldr	r0, [pc, #212]	; (8001510 <main+0x1ec>)
 800143a:	f001 fded 	bl	8003018 <HAL_I2C_Master_Receive>
 800143e:	4603      	mov	r3, r0
 8001440:	461a      	mov	r2, r3
 8001442:	4b34      	ldr	r3, [pc, #208]	; (8001514 <main+0x1f0>)
 8001444:	701a      	strb	r2, [r3, #0]

  HAL_Delay(100);
 8001446:	2064      	movs	r0, #100	; 0x64
 8001448:	f001 f996 	bl	8002778 <HAL_Delay>

  // PWM initialization

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800144c:	2100      	movs	r1, #0
 800144e:	4832      	ldr	r0, [pc, #200]	; (8001518 <main+0x1f4>)
 8001450:	f003 ff64 	bl	800531c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001454:	2100      	movs	r1, #0
 8001456:	4831      	ldr	r0, [pc, #196]	; (800151c <main+0x1f8>)
 8001458:	f003 ff60 	bl	800531c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800145c:	2108      	movs	r1, #8
 800145e:	4830      	ldr	r0, [pc, #192]	; (8001520 <main+0x1fc>)
 8001460:	f003 ff5c 	bl	800531c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001464:	210c      	movs	r1, #12
 8001466:	482f      	ldr	r0, [pc, #188]	; (8001524 <main+0x200>)
 8001468:	f003 ff58 	bl	800531c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,  0);	// PA4
 800146c:	2200      	movs	r2, #0
 800146e:	2110      	movs	r1, #16
 8001470:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001474:	f001 fc34 	bl	8002ce0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,  0);	// PB4
 8001478:	2200      	movs	r2, #0
 800147a:	2110      	movs	r1, #16
 800147c:	482a      	ldr	r0, [pc, #168]	; (8001528 <main+0x204>)
 800147e:	f001 fc2f 	bl	8002ce0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,  0);	// PB3
 8001482:	2200      	movs	r2, #0
 8001484:	2108      	movs	r1, #8
 8001486:	4828      	ldr	r0, [pc, #160]	; (8001528 <main+0x204>)
 8001488:	f001 fc2a 	bl	8002ce0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5,  0);	// PB5
 800148c:	2200      	movs	r2, #0
 800148e:	2120      	movs	r1, #32
 8001490:	4825      	ldr	r0, [pc, #148]	; (8001528 <main+0x204>)
 8001492:	f001 fc25 	bl	8002ce0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,  0);	// PB12
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800149c:	4822      	ldr	r0, [pc, #136]	; (8001528 <main+0x204>)
 800149e:	f001 fc1f 	bl	8002ce0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,  0);	// PB13
 80014a2:	2200      	movs	r2, #0
 80014a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a8:	481f      	ldr	r0, [pc, #124]	; (8001528 <main+0x204>)
 80014aa:	f001 fc19 	bl	8002ce0 <HAL_GPIO_WritePin>
  // wheels
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 600);		// set the new pulse width
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <main+0x1f4>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80014b6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 600);		// set the new pulse width
 80014b8:	4b18      	ldr	r3, [pc, #96]	; (800151c <main+0x1f8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f44f 7216 	mov.w	r2, #600	; 0x258
 80014c0:	635a      	str	r2, [r3, #52]	; 0x34
  // gun shooting
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 800);
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <main+0x200>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80014ca:	641a      	str	r2, [r3, #64]	; 0x40
  // servo
  current_angle = -15;
 80014cc:	4b17      	ldr	r3, [pc, #92]	; (800152c <main+0x208>)
 80014ce:	f06f 020e 	mvn.w	r2, #14
 80014d2:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (240 - 60) * (current_angle + 90) / 180 + 60);		// set the new pulse width
 80014d4:	4b15      	ldr	r3, [pc, #84]	; (800152c <main+0x208>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f103 0296 	add.w	r2, r3, #150	; 0x96
 80014dc:	4b10      	ldr	r3, [pc, #64]	; (8001520 <main+0x1fc>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	63da      	str	r2, [r3, #60]	; 0x3c

  HAL_Delay(100);
 80014e2:	2064      	movs	r0, #100	; 0x64
 80014e4:	f001 f948 	bl	8002778 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  GPIO_PinState button = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80014e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ec:	4810      	ldr	r0, [pc, #64]	; (8001530 <main+0x20c>)
 80014ee:	f001 fbdf 	bl	8002cb0 <HAL_GPIO_ReadPin>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	  if (button == 1) {
 80014f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d1f3      	bne.n	80014e8 <main+0x1c4>
		  HAL_Delay(500);
 8001500:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001504:	f001 f938 	bl	8002778 <HAL_Delay>
		  aimMode();
 8001508:	f7ff fd76 	bl	8000ff8 <aimMode>
  {
 800150c:	e7ec      	b.n	80014e8 <main+0x1c4>
 800150e:	bf00      	nop
 8001510:	20000254 	.word	0x20000254
 8001514:	20000418 	.word	0x20000418
 8001518:	20000380 	.word	0x20000380
 800151c:	200003cc 	.word	0x200003cc
 8001520:	200002a0 	.word	0x200002a0
 8001524:	20000208 	.word	0x20000208
 8001528:	48000400 	.word	0x48000400
 800152c:	2000037c 	.word	0x2000037c
 8001530:	48000800 	.word	0x48000800

08001534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b096      	sub	sp, #88	; 0x58
 8001538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2244      	movs	r2, #68	; 0x44
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f005 fd96 	bl	8007074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001548:	463b      	mov	r3, r7
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001556:	f44f 7000 	mov.w	r0, #512	; 0x200
 800155a:	f002 f983 	bl	8003864 <HAL_PWREx_ControlVoltageScaling>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001564:	f000 fcd0 	bl	8001f08 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001568:	2310      	movs	r3, #16
 800156a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800156c:	2301      	movs	r3, #1
 800156e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_2;
 8001574:	2320      	movs	r3, #32
 8001576:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4618      	mov	r0, r3
 8001582:	f002 fa23 	bl	80039cc <HAL_RCC_OscConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800158c:	f000 fcbc 	bl	8001f08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001590:	230f      	movs	r3, #15
 8001592:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001594:	2300      	movs	r3, #0
 8001596:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	2100      	movs	r1, #0
 80015a8:	4618      	mov	r0, r3
 80015aa:	f002 fe35 	bl	8004218 <HAL_RCC_ClockConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015b4:	f000 fca8 	bl	8001f08 <Error_Handler>
  }
}
 80015b8:	bf00      	nop
 80015ba:	3758      	adds	r7, #88	; 0x58
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015c4:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <MX_I2C1_Init+0x74>)
 80015c6:	4a1c      	ldr	r2, [pc, #112]	; (8001638 <MX_I2C1_Init+0x78>)
 80015c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 80015ca:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <MX_I2C1_Init+0x74>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <MX_I2C1_Init+0x74>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d6:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_I2C1_Init+0x74>)
 80015d8:	2201      	movs	r2, #1
 80015da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015dc:	4b15      	ldr	r3, [pc, #84]	; (8001634 <MX_I2C1_Init+0x74>)
 80015de:	2200      	movs	r2, #0
 80015e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <MX_I2C1_Init+0x74>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_I2C1_Init+0x74>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_I2C1_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_I2C1_Init+0x74>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015fa:	480e      	ldr	r0, [pc, #56]	; (8001634 <MX_I2C1_Init+0x74>)
 80015fc:	f001 fb88 	bl	8002d10 <HAL_I2C_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001606:	f000 fc7f 	bl	8001f08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800160a:	2100      	movs	r1, #0
 800160c:	4809      	ldr	r0, [pc, #36]	; (8001634 <MX_I2C1_Init+0x74>)
 800160e:	f002 f871 	bl	80036f4 <HAL_I2CEx_ConfigAnalogFilter>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001618:	f000 fc76 	bl	8001f08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800161c:	2100      	movs	r1, #0
 800161e:	4805      	ldr	r0, [pc, #20]	; (8001634 <MX_I2C1_Init+0x74>)
 8001620:	f002 f8b3 	bl	800378a <HAL_I2CEx_ConfigDigitalFilter>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800162a:	f000 fc6d 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000254 	.word	0x20000254
 8001638:	40005400 	.word	0x40005400

0800163c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001640:	4b22      	ldr	r3, [pc, #136]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001642:	4a23      	ldr	r2, [pc, #140]	; (80016d0 <MX_LPUART1_UART_Init+0x94>)
 8001644:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001648:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800164c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800164e:	4b1f      	ldr	r3, [pc, #124]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001654:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001656:	2200      	movs	r2, #0
 8001658:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800165a:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001660:	4b1a      	ldr	r3, [pc, #104]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001662:	220c      	movs	r2, #12
 8001664:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001666:	4b19      	ldr	r3, [pc, #100]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800166c:	4b17      	ldr	r3, [pc, #92]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 800166e:	2200      	movs	r2, #0
 8001670:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 800167a:	2200      	movs	r2, #0
 800167c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800167e:	4b13      	ldr	r3, [pc, #76]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001680:	2200      	movs	r2, #0
 8001682:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001684:	4811      	ldr	r0, [pc, #68]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001686:	f004 fe63 	bl	8006350 <HAL_UART_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001690:	f000 fc3a 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001694:	2100      	movs	r1, #0
 8001696:	480d      	ldr	r0, [pc, #52]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 8001698:	f005 fbf8 	bl	8006e8c <HAL_UARTEx_SetTxFifoThreshold>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016a2:	f000 fc31 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016a6:	2100      	movs	r1, #0
 80016a8:	4808      	ldr	r0, [pc, #32]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 80016aa:	f005 fc2d 	bl	8006f08 <HAL_UARTEx_SetRxFifoThreshold>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016b4:	f000 fc28 	bl	8001f08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_LPUART1_UART_Init+0x90>)
 80016ba:	f005 fbae 	bl	8006e1a <HAL_UARTEx_DisableFifoMode>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016c4:	f000 fc20 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200002ec 	.word	0x200002ec
 80016d0:	40008000 	.word	0x40008000

080016d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b09a      	sub	sp, #104	; 0x68
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
 8001704:	615a      	str	r2, [r3, #20]
 8001706:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	222c      	movs	r2, #44	; 0x2c
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f005 fcb0 	bl	8007074 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001714:	4b49      	ldr	r3, [pc, #292]	; (800183c <MX_TIM1_Init+0x168>)
 8001716:	4a4a      	ldr	r2, [pc, #296]	; (8001840 <MX_TIM1_Init+0x16c>)
 8001718:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 800171a:	4b48      	ldr	r3, [pc, #288]	; (800183c <MX_TIM1_Init+0x168>)
 800171c:	2201      	movs	r2, #1
 800171e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b46      	ldr	r3, [pc, #280]	; (800183c <MX_TIM1_Init+0x168>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001726:	4b45      	ldr	r3, [pc, #276]	; (800183c <MX_TIM1_Init+0x168>)
 8001728:	f240 32e7 	movw	r2, #999	; 0x3e7
 800172c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b43      	ldr	r3, [pc, #268]	; (800183c <MX_TIM1_Init+0x168>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001734:	4b41      	ldr	r3, [pc, #260]	; (800183c <MX_TIM1_Init+0x168>)
 8001736:	2200      	movs	r2, #0
 8001738:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173a:	4b40      	ldr	r3, [pc, #256]	; (800183c <MX_TIM1_Init+0x168>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001740:	483e      	ldr	r0, [pc, #248]	; (800183c <MX_TIM1_Init+0x168>)
 8001742:	f003 fd33 	bl	80051ac <HAL_TIM_Base_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800174c:	f000 fbdc 	bl	8001f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001754:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001756:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800175a:	4619      	mov	r1, r3
 800175c:	4837      	ldr	r0, [pc, #220]	; (800183c <MX_TIM1_Init+0x168>)
 800175e:	f003 fff7 	bl	8005750 <HAL_TIM_ConfigClockSource>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001768:	f000 fbce 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800176c:	4833      	ldr	r0, [pc, #204]	; (800183c <MX_TIM1_Init+0x168>)
 800176e:	f003 fd74 	bl	800525a <HAL_TIM_PWM_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001778:	f000 fbc6 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177c:	2300      	movs	r3, #0
 800177e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001780:	2300      	movs	r3, #0
 8001782:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001788:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800178c:	4619      	mov	r1, r3
 800178e:	482b      	ldr	r0, [pc, #172]	; (800183c <MX_TIM1_Init+0x168>)
 8001790:	f004 fcd8 	bl	8006144 <HAL_TIMEx_MasterConfigSynchronization>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800179a:	f000 fbb5 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800179e:	2360      	movs	r3, #96	; 0x60
 80017a0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a6:	2300      	movs	r3, #0
 80017a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017aa:	2300      	movs	r3, #0
 80017ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017b2:	2300      	movs	r3, #0
 80017b4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017b6:	2300      	movs	r3, #0
 80017b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017be:	2200      	movs	r2, #0
 80017c0:	4619      	mov	r1, r3
 80017c2:	481e      	ldr	r0, [pc, #120]	; (800183c <MX_TIM1_Init+0x168>)
 80017c4:	f003 feb0 	bl	8005528 <HAL_TIM_PWM_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80017ce:	f000 fb9b 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017d6:	2204      	movs	r2, #4
 80017d8:	4619      	mov	r1, r3
 80017da:	4818      	ldr	r0, [pc, #96]	; (800183c <MX_TIM1_Init+0x168>)
 80017dc:	f003 fea4 	bl	8005528 <HAL_TIM_PWM_ConfigChannel>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80017e6:	f000 fb8f 	bl	8001f08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001802:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800180c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	4619      	mov	r1, r3
 800181e:	4807      	ldr	r0, [pc, #28]	; (800183c <MX_TIM1_Init+0x168>)
 8001820:	f004 fd18 	bl	8006254 <HAL_TIMEx_ConfigBreakDeadTime>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800182a:	f000 fb6d 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800182e:	4803      	ldr	r0, [pc, #12]	; (800183c <MX_TIM1_Init+0x168>)
 8001830:	f000 fd5a 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001834:	bf00      	nop
 8001836:	3768      	adds	r7, #104	; 0x68
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000380 	.word	0x20000380
 8001840:	40012c00 	.word	0x40012c00

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08e      	sub	sp, #56	; 0x38
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001864:	463b      	mov	r3, r7
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
 8001872:	615a      	str	r2, [r3, #20]
 8001874:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001876:	4b2d      	ldr	r3, [pc, #180]	; (800192c <MX_TIM2_Init+0xe8>)
 8001878:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800187c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800187e:	4b2b      	ldr	r3, [pc, #172]	; (800192c <MX_TIM2_Init+0xe8>)
 8001880:	2201      	movs	r2, #1
 8001882:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001884:	4b29      	ldr	r3, [pc, #164]	; (800192c <MX_TIM2_Init+0xe8>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800188a:	4b28      	ldr	r3, [pc, #160]	; (800192c <MX_TIM2_Init+0xe8>)
 800188c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001890:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b26      	ldr	r3, [pc, #152]	; (800192c <MX_TIM2_Init+0xe8>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b24      	ldr	r3, [pc, #144]	; (800192c <MX_TIM2_Init+0xe8>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800189e:	4823      	ldr	r0, [pc, #140]	; (800192c <MX_TIM2_Init+0xe8>)
 80018a0:	f003 fc84 	bl	80051ac <HAL_TIM_Base_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80018aa:	f000 fb2d 	bl	8001f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018b8:	4619      	mov	r1, r3
 80018ba:	481c      	ldr	r0, [pc, #112]	; (800192c <MX_TIM2_Init+0xe8>)
 80018bc:	f003 ff48 	bl	8005750 <HAL_TIM_ConfigClockSource>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80018c6:	f000 fb1f 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80018ca:	4818      	ldr	r0, [pc, #96]	; (800192c <MX_TIM2_Init+0xe8>)
 80018cc:	f003 fcc5 	bl	800525a <HAL_TIM_PWM_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80018d6:	f000 fb17 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	4619      	mov	r1, r3
 80018e8:	4810      	ldr	r0, [pc, #64]	; (800192c <MX_TIM2_Init+0xe8>)
 80018ea:	f004 fc2b 	bl	8006144 <HAL_TIMEx_MasterConfigSynchronization>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80018f4:	f000 fb08 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f8:	2360      	movs	r3, #96	; 0x60
 80018fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001908:	463b      	mov	r3, r7
 800190a:	2200      	movs	r2, #0
 800190c:	4619      	mov	r1, r3
 800190e:	4807      	ldr	r0, [pc, #28]	; (800192c <MX_TIM2_Init+0xe8>)
 8001910:	f003 fe0a 	bl	8005528 <HAL_TIM_PWM_ConfigChannel>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800191a:	f000 faf5 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800191e:	4803      	ldr	r0, [pc, #12]	; (800192c <MX_TIM2_Init+0xe8>)
 8001920:	f000 fce2 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001924:	bf00      	nop
 8001926:	3738      	adds	r7, #56	; 0x38
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200003cc 	.word	0x200003cc

08001930 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08e      	sub	sp, #56	; 0x38
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001936:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001950:	463b      	mov	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]
 800195e:	615a      	str	r2, [r3, #20]
 8001960:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001962:	4b2d      	ldr	r3, [pc, #180]	; (8001a18 <MX_TIM3_Init+0xe8>)
 8001964:	4a2d      	ldr	r2, [pc, #180]	; (8001a1c <MX_TIM3_Init+0xec>)
 8001966:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8001968:	4b2b      	ldr	r3, [pc, #172]	; (8001a18 <MX_TIM3_Init+0xe8>)
 800196a:	2203      	movs	r2, #3
 800196c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196e:	4b2a      	ldr	r3, [pc, #168]	; (8001a18 <MX_TIM3_Init+0xe8>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 8001974:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <MX_TIM3_Init+0xe8>)
 8001976:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800197a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197c:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <MX_TIM3_Init+0xe8>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001982:	4b25      	ldr	r3, [pc, #148]	; (8001a18 <MX_TIM3_Init+0xe8>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001988:	4823      	ldr	r0, [pc, #140]	; (8001a18 <MX_TIM3_Init+0xe8>)
 800198a:	f003 fc0f 	bl	80051ac <HAL_TIM_Base_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001994:	f000 fab8 	bl	8001f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001998:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800199e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019a2:	4619      	mov	r1, r3
 80019a4:	481c      	ldr	r0, [pc, #112]	; (8001a18 <MX_TIM3_Init+0xe8>)
 80019a6:	f003 fed3 	bl	8005750 <HAL_TIM_ConfigClockSource>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80019b0:	f000 faaa 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019b4:	4818      	ldr	r0, [pc, #96]	; (8001a18 <MX_TIM3_Init+0xe8>)
 80019b6:	f003 fc50 	bl	800525a <HAL_TIM_PWM_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80019c0:	f000 faa2 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019cc:	f107 031c 	add.w	r3, r7, #28
 80019d0:	4619      	mov	r1, r3
 80019d2:	4811      	ldr	r0, [pc, #68]	; (8001a18 <MX_TIM3_Init+0xe8>)
 80019d4:	f004 fbb6 	bl	8006144 <HAL_TIMEx_MasterConfigSynchronization>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80019de:	f000 fa93 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019e2:	2360      	movs	r3, #96	; 0x60
 80019e4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 150;
 80019e6:	2396      	movs	r3, #150	; 0x96
 80019e8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019f2:	463b      	mov	r3, r7
 80019f4:	2208      	movs	r2, #8
 80019f6:	4619      	mov	r1, r3
 80019f8:	4807      	ldr	r0, [pc, #28]	; (8001a18 <MX_TIM3_Init+0xe8>)
 80019fa:	f003 fd95 	bl	8005528 <HAL_TIM_PWM_ConfigChannel>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001a04:	f000 fa80 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a08:	4803      	ldr	r0, [pc, #12]	; (8001a18 <MX_TIM3_Init+0xe8>)
 8001a0a:	f000 fc6d 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001a0e:	bf00      	nop
 8001a10:	3738      	adds	r7, #56	; 0x38
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200002a0 	.word	0x200002a0
 8001a1c:	40000400 	.word	0x40000400

08001a20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08e      	sub	sp, #56	; 0x38
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a34:	f107 031c 	add.w	r3, r7, #28
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a40:	463b      	mov	r3, r7
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]
 8001a4e:	615a      	str	r2, [r3, #20]
 8001a50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a52:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a54:	4a2d      	ldr	r2, [pc, #180]	; (8001b0c <MX_TIM4_Init+0xec>)
 8001a56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001a58:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5e:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a66:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a6c:	4b26      	ldr	r3, [pc, #152]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a72:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a78:	4823      	ldr	r0, [pc, #140]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a7a:	f003 fb97 	bl	80051ac <HAL_TIM_Base_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001a84:	f000 fa40 	bl	8001f08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a92:	4619      	mov	r1, r3
 8001a94:	481c      	ldr	r0, [pc, #112]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001a96:	f003 fe5b 	bl	8005750 <HAL_TIM_ConfigClockSource>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001aa0:	f000 fa32 	bl	8001f08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001aa4:	4818      	ldr	r0, [pc, #96]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001aa6:	f003 fbd8 	bl	800525a <HAL_TIM_PWM_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001ab0:	f000 fa2a 	bl	8001f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001abc:	f107 031c 	add.w	r3, r7, #28
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4811      	ldr	r0, [pc, #68]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001ac4:	f004 fb3e 	bl	8006144 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001ace:	f000 fa1b 	bl	8001f08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad2:	2360      	movs	r3, #96	; 0x60
 8001ad4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	220c      	movs	r2, #12
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4807      	ldr	r0, [pc, #28]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001aea:	f003 fd1d 	bl	8005528 <HAL_TIM_PWM_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001af4:	f000 fa08 	bl	8001f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001af8:	4803      	ldr	r0, [pc, #12]	; (8001b08 <MX_TIM4_Init+0xe8>)
 8001afa:	f000 fbf5 	bl	80022e8 <HAL_TIM_MspPostInit>

}
 8001afe:	bf00      	nop
 8001b00:	3738      	adds	r7, #56	; 0x38
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000208 	.word	0x20000208
 8001b0c:	40000800 	.word	0x40000800

08001b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08e      	sub	sp, #56	; 0x38
 8001b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
 8001b24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b26:	4bb4      	ldr	r3, [pc, #720]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2a:	4ab3      	ldr	r2, [pc, #716]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b2c:	f043 0310 	orr.w	r3, r3, #16
 8001b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b32:	4bb1      	ldr	r3, [pc, #708]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b36:	f003 0310 	and.w	r3, r3, #16
 8001b3a:	623b      	str	r3, [r7, #32]
 8001b3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	4bae      	ldr	r3, [pc, #696]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b42:	4aad      	ldr	r2, [pc, #692]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b4a:	4bab      	ldr	r3, [pc, #684]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	61fb      	str	r3, [r7, #28]
 8001b54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b56:	4ba8      	ldr	r3, [pc, #672]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5a:	4aa7      	ldr	r2, [pc, #668]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b5c:	f043 0320 	orr.w	r3, r3, #32
 8001b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b62:	4ba5      	ldr	r3, [pc, #660]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b6e:	4ba2      	ldr	r3, [pc, #648]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b72:	4aa1      	ldr	r2, [pc, #644]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7a:	4b9f      	ldr	r3, [pc, #636]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	4b9c      	ldr	r3, [pc, #624]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8a:	4a9b      	ldr	r2, [pc, #620]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b92:	4b99      	ldr	r3, [pc, #612]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	4b96      	ldr	r3, [pc, #600]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	4a95      	ldr	r2, [pc, #596]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001baa:	4b93      	ldr	r3, [pc, #588]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bb6:	4b90      	ldr	r3, [pc, #576]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4a8f      	ldr	r2, [pc, #572]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4b8d      	ldr	r3, [pc, #564]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bce:	4b8a      	ldr	r3, [pc, #552]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a89      	ldr	r2, [pc, #548]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b87      	ldr	r3, [pc, #540]	; (8001df8 <MX_GPIO_Init+0x2e8>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001be6:	f001 fee1 	bl	80039ac <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2110      	movs	r1, #16
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf2:	f001 f875 	bl	8002ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f243 0138 	movw	r1, #12344	; 0x3038
 8001bfc:	487f      	ldr	r0, [pc, #508]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001bfe:	f001 f86f 	bl	8002ce0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c02:	230c      	movs	r3, #12
 8001c04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c12:	230d      	movs	r3, #13
 8001c14:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4878      	ldr	r0, [pc, #480]	; (8001e00 <MX_GPIO_Init+0x2f0>)
 8001c1e:	f000 feb5 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c34:	4619      	mov	r1, r3
 8001c36:	4873      	ldr	r0, [pc, #460]	; (8001e04 <MX_GPIO_Init+0x2f4>)
 8001c38:	f000 fea8 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c3c:	2307      	movs	r3, #7
 8001c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c40:	2312      	movs	r3, #18
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c54:	4619      	mov	r1, r3
 8001c56:	486c      	ldr	r0, [pc, #432]	; (8001e08 <MX_GPIO_Init+0x2f8>)
 8001c58:	f000 fe98 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c5c:	2380      	movs	r3, #128	; 0x80
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c60:	2302      	movs	r3, #2
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c6c:	230d      	movs	r3, #13
 8001c6e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c74:	4619      	mov	r1, r3
 8001c76:	4864      	ldr	r0, [pc, #400]	; (8001e08 <MX_GPIO_Init+0x2f8>)
 8001c78:	f000 fe88 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c7c:	233f      	movs	r3, #63	; 0x3f
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c80:	230b      	movs	r3, #11
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	485d      	ldr	r0, [pc, #372]	; (8001e04 <MX_GPIO_Init+0x2f4>)
 8001c90:	f000 fe7c 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001c94:	230a      	movs	r3, #10
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c98:	230b      	movs	r3, #11
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001caa:	f000 fe6f 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cae:	2310      	movs	r3, #16
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc8:	f000 fe60 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ccc:	23e0      	movs	r3, #224	; 0xe0
 8001cce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cdc:	2305      	movs	r3, #5
 8001cde:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cea:	f000 fe4f 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cf2:	230b      	movs	r3, #11
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfe:	4619      	mov	r1, r3
 8001d00:	483e      	ldr	r0, [pc, #248]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001d02:	f000 fe43 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001d06:	2344      	movs	r3, #68	; 0x44
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	4619      	mov	r1, r3
 8001d18:	4838      	ldr	r0, [pc, #224]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001d1a:	f000 fe37 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d22:	2300      	movs	r3, #0
 8001d24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4836      	ldr	r0, [pc, #216]	; (8001e0c <MX_GPIO_Init+0x2fc>)
 8001d32:	f000 fe2b 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4
 8001d36:	f243 0338 	movw	r3, #12344	; 0x3038
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	482b      	ldr	r0, [pc, #172]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001d50:	f000 fe1c 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001d54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001d66:	230e      	movs	r3, #14
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4822      	ldr	r0, [pc, #136]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001d72:	f000 fe0b 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d84:	2300      	movs	r3, #0
 8001d86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001d88:	230d      	movs	r3, #13
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d90:	4619      	mov	r1, r3
 8001d92:	481a      	ldr	r0, [pc, #104]	; (8001dfc <MX_GPIO_Init+0x2ec>)
 8001d94:	f000 fdfa 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001daa:	2307      	movs	r3, #7
 8001dac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db2:	4619      	mov	r1, r3
 8001db4:	4816      	ldr	r0, [pc, #88]	; (8001e10 <MX_GPIO_Init+0x300>)
 8001db6:	f000 fde9 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dba:	2340      	movs	r3, #64	; 0x40
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001dca:	230d      	movs	r3, #13
 8001dcc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	480b      	ldr	r0, [pc, #44]	; (8001e04 <MX_GPIO_Init+0x2f4>)
 8001dd6:	f000 fdd9 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001dda:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001dec:	230c      	movs	r3, #12
 8001dee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df4:	e00e      	b.n	8001e14 <MX_GPIO_Init+0x304>
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	48000400 	.word	0x48000400
 8001e00:	48001000 	.word	0x48001000
 8001e04:	48000800 	.word	0x48000800
 8001e08:	48001400 	.word	0x48001400
 8001e0c:	48001800 	.word	0x48001800
 8001e10:	48000c00 	.word	0x48000c00
 8001e14:	4619      	mov	r1, r3
 8001e16:	4831      	ldr	r0, [pc, #196]	; (8001edc <MX_GPIO_Init+0x3cc>)
 8001e18:	f000 fdb8 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001e1c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e2e:	230a      	movs	r3, #10
 8001e30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e36:	4619      	mov	r1, r3
 8001e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3c:	f000 fda6 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e46:	2300      	movs	r3, #0
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e52:	4619      	mov	r1, r3
 8001e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e58:	f000 fd98 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e6c:	2309      	movs	r3, #9
 8001e6e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	481a      	ldr	r0, [pc, #104]	; (8001ee0 <MX_GPIO_Init+0x3d0>)
 8001e78:	f000 fd88 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4814      	ldr	r0, [pc, #80]	; (8001ee0 <MX_GPIO_Init+0x3d0>)
 8001e90:	f000 fd7c 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e94:	2304      	movs	r3, #4
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ea4:	230c      	movs	r3, #12
 8001ea6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eac:	4619      	mov	r1, r3
 8001eae:	480c      	ldr	r0, [pc, #48]	; (8001ee0 <MX_GPIO_Init+0x3d0>)
 8001eb0:	f000 fd6c 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001eb4:	2378      	movs	r3, #120	; 0x78
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ec4:	2307      	movs	r3, #7
 8001ec6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <MX_GPIO_Init+0x3d0>)
 8001ed0:	f000 fd5c 	bl	800298c <HAL_GPIO_Init>

}
 8001ed4:	bf00      	nop
 8001ed6:	3738      	adds	r7, #56	; 0x38
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	48000800 	.word	0x48000800
 8001ee0:	48000c00 	.word	0x48000c00

08001ee4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001eec:	1d39      	adds	r1, r7, #4
 8001eee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	4803      	ldr	r0, [pc, #12]	; (8001f04 <__io_putchar+0x20>)
 8001ef6:	f004 fa7b 	bl	80063f0 <HAL_UART_Transmit>
  return ch;
 8001efa:	687b      	ldr	r3, [r7, #4]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	200002ec 	.word	0x200002ec

08001f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f0c:	b672      	cpsid	i
}
 8001f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <Error_Handler+0x8>
	...

08001f14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <HAL_MspInit+0x44>)
 8001f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f1e:	4a0e      	ldr	r2, [pc, #56]	; (8001f58 <HAL_MspInit+0x44>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	6613      	str	r3, [r2, #96]	; 0x60
 8001f26:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <HAL_MspInit+0x44>)
 8001f28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	607b      	str	r3, [r7, #4]
 8001f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <HAL_MspInit+0x44>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f36:	4a08      	ldr	r2, [pc, #32]	; (8001f58 <HAL_MspInit+0x44>)
 8001f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f3e:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <HAL_MspInit+0x44>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40021000 	.word	0x40021000

08001f5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b0ae      	sub	sp, #184	; 0xb8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f74:	f107 0310 	add.w	r3, r7, #16
 8001f78:	2294      	movs	r2, #148	; 0x94
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f005 f879 	bl	8007074 <memset>
  if(hi2c->Instance==I2C1)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a21      	ldr	r2, [pc, #132]	; (800200c <HAL_I2C_MspInit+0xb0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d13b      	bne.n	8002004 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f8c:	2340      	movs	r3, #64	; 0x40
 8001f8e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f90:	2300      	movs	r3, #0
 8001f92:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f94:	f107 0310 	add.w	r3, r7, #16
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f002 fbef 	bl	800477c <HAL_RCCEx_PeriphCLKConfig>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001fa4:	f7ff ffb0 	bl	8001f08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa8:	4b19      	ldr	r3, [pc, #100]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fac:	4a18      	ldr	r2, [pc, #96]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001fae:	f043 0302 	orr.w	r3, r3, #2
 8001fb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fb4:	4b16      	ldr	r3, [pc, #88]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fc0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fc8:	2312      	movs	r3, #18
 8001fca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fda:	2304      	movs	r3, #4
 8001fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480b      	ldr	r0, [pc, #44]	; (8002014 <HAL_I2C_MspInit+0xb8>)
 8001fe8:	f000 fcd0 	bl	800298c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fec:	4b08      	ldr	r3, [pc, #32]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff0:	4a07      	ldr	r2, [pc, #28]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001ff2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ff6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ff8:	4b05      	ldr	r3, [pc, #20]	; (8002010 <HAL_I2C_MspInit+0xb4>)
 8001ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002004:	bf00      	nop
 8002006:	37b8      	adds	r7, #184	; 0xb8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40005400 	.word	0x40005400
 8002010:	40021000 	.word	0x40021000
 8002014:	48000400 	.word	0x48000400

08002018 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b0ae      	sub	sp, #184	; 0xb8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002030:	f107 0310 	add.w	r3, r7, #16
 8002034:	2294      	movs	r2, #148	; 0x94
 8002036:	2100      	movs	r1, #0
 8002038:	4618      	mov	r0, r3
 800203a:	f005 f81b 	bl	8007074 <memset>
  if(huart->Instance==LPUART1)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a22      	ldr	r2, [pc, #136]	; (80020cc <HAL_UART_MspInit+0xb4>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d13d      	bne.n	80020c4 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002048:	2320      	movs	r3, #32
 800204a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800204c:	2300      	movs	r3, #0
 800204e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002050:	f107 0310 	add.w	r3, r7, #16
 8002054:	4618      	mov	r0, r3
 8002056:	f002 fb91 	bl	800477c <HAL_RCCEx_PeriphCLKConfig>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002060:	f7ff ff52 	bl	8001f08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 8002066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002068:	4a19      	ldr	r2, [pc, #100]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002070:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 800207e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002080:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 8002082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002086:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_UART_MspInit+0xb8>)
 800208a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002094:	f001 fc8a 	bl	80039ac <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002098:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800209c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80020b2:	2308      	movs	r3, #8
 80020b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020bc:	4619      	mov	r1, r3
 80020be:	4805      	ldr	r0, [pc, #20]	; (80020d4 <HAL_UART_MspInit+0xbc>)
 80020c0:	f000 fc64 	bl	800298c <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80020c4:	bf00      	nop
 80020c6:	37b8      	adds	r7, #184	; 0xb8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40008000 	.word	0x40008000
 80020d0:	40021000 	.word	0x40021000
 80020d4:	48001800 	.word	0x48001800

080020d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b090      	sub	sp, #64	; 0x40
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a74      	ldr	r2, [pc, #464]	; (80022c8 <HAL_TIM_Base_MspInit+0x1f0>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d13a      	bne.n	8002170 <HAL_TIM_Base_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020fa:	4b74      	ldr	r3, [pc, #464]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80020fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020fe:	4a73      	ldr	r2, [pc, #460]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002100:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002104:	6613      	str	r3, [r2, #96]	; 0x60
 8002106:	4b71      	ldr	r3, [pc, #452]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002110:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002112:	4b6e      	ldr	r3, [pc, #440]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002116:	4a6d      	ldr	r2, [pc, #436]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002118:	f043 0310 	orr.w	r3, r3, #16
 800211c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800211e:	4b6b      	ldr	r3, [pc, #428]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	627b      	str	r3, [r7, #36]	; 0x24
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    PE7     ------> TIM1_ETR
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_13;
 800212a:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 800212e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	2302      	movs	r3, #2
 8002132:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002138:	2300      	movs	r3, #0
 800213a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800213c:	2301      	movs	r3, #1
 800213e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002140:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002144:	4619      	mov	r1, r3
 8002146:	4862      	ldr	r0, [pc, #392]	; (80022d0 <HAL_TIM_Base_MspInit+0x1f8>)
 8002148:	f000 fc20 	bl	800298c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800214c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002150:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800215e:	2303      	movs	r3, #3
 8002160:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002166:	4619      	mov	r1, r3
 8002168:	4859      	ldr	r0, [pc, #356]	; (80022d0 <HAL_TIM_Base_MspInit+0x1f8>)
 800216a:	f000 fc0f 	bl	800298c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800216e:	e0a6      	b.n	80022be <HAL_TIM_Base_MspInit+0x1e6>
  else if(htim_base->Instance==TIM2)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002178:	d129      	bne.n	80021ce <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800217a:	4b54      	ldr	r3, [pc, #336]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217e:	4a53      	ldr	r2, [pc, #332]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6593      	str	r3, [r2, #88]	; 0x58
 8002186:	4b51      	ldr	r3, [pc, #324]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	623b      	str	r3, [r7, #32]
 8002190:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002192:	4b4e      	ldr	r3, [pc, #312]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	4a4d      	ldr	r2, [pc, #308]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800219e:	4b4b      	ldr	r3, [pc, #300]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	61fb      	str	r3, [r7, #28]
 80021a8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021bc:	2301      	movs	r3, #1
 80021be:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021c4:	4619      	mov	r1, r3
 80021c6:	4843      	ldr	r0, [pc, #268]	; (80022d4 <HAL_TIM_Base_MspInit+0x1fc>)
 80021c8:	f000 fbe0 	bl	800298c <HAL_GPIO_Init>
}
 80021cc:	e077      	b.n	80022be <HAL_TIM_Base_MspInit+0x1e6>
  else if(htim_base->Instance==TIM3)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a41      	ldr	r2, [pc, #260]	; (80022d8 <HAL_TIM_Base_MspInit+0x200>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d128      	bne.n	800222a <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021d8:	4b3c      	ldr	r3, [pc, #240]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021dc:	4a3b      	ldr	r2, [pc, #236]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021de:	f043 0302 	orr.w	r3, r3, #2
 80021e2:	6593      	str	r3, [r2, #88]	; 0x58
 80021e4:	4b39      	ldr	r3, [pc, #228]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f0:	4b36      	ldr	r3, [pc, #216]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f4:	4a35      	ldr	r2, [pc, #212]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021f6:	f043 0304 	orr.w	r3, r3, #4
 80021fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021fc:	4b33      	ldr	r3, [pc, #204]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 80021fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002214:	2300      	movs	r3, #0
 8002216:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002218:	2302      	movs	r3, #2
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002220:	4619      	mov	r1, r3
 8002222:	482e      	ldr	r0, [pc, #184]	; (80022dc <HAL_TIM_Base_MspInit+0x204>)
 8002224:	f000 fbb2 	bl	800298c <HAL_GPIO_Init>
}
 8002228:	e049      	b.n	80022be <HAL_TIM_Base_MspInit+0x1e6>
  else if(htim_base->Instance==TIM4)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a2c      	ldr	r2, [pc, #176]	; (80022e0 <HAL_TIM_Base_MspInit+0x208>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d144      	bne.n	80022be <HAL_TIM_Base_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002234:	4b25      	ldr	r3, [pc, #148]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002238:	4a24      	ldr	r2, [pc, #144]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 800223a:	f043 0304 	orr.w	r3, r3, #4
 800223e:	6593      	str	r3, [r2, #88]	; 0x58
 8002240:	4b22      	ldr	r3, [pc, #136]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800224c:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 800224e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002250:	4a1e      	ldr	r2, [pc, #120]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002252:	f043 0308 	orr.w	r3, r3, #8
 8002256:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225c:	f003 0308 	and.w	r3, r3, #8
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002264:	4b19      	ldr	r3, [pc, #100]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002268:	4a18      	ldr	r2, [pc, #96]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 800226a:	f043 0310 	orr.w	r3, r3, #16
 800226e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002270:	4b16      	ldr	r3, [pc, #88]	; (80022cc <HAL_TIM_Base_MspInit+0x1f4>)
 8002272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002274:	f003 0310 	and.w	r3, r3, #16
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800227c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002280:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800228e:	2302      	movs	r3, #2
 8002290:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002292:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002296:	4619      	mov	r1, r3
 8002298:	4812      	ldr	r0, [pc, #72]	; (80022e4 <HAL_TIM_Base_MspInit+0x20c>)
 800229a:	f000 fb77 	bl	800298c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800229e:	2301      	movs	r3, #1
 80022a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022aa:	2300      	movs	r3, #0
 80022ac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022ae:	2302      	movs	r3, #2
 80022b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022b6:	4619      	mov	r1, r3
 80022b8:	4805      	ldr	r0, [pc, #20]	; (80022d0 <HAL_TIM_Base_MspInit+0x1f8>)
 80022ba:	f000 fb67 	bl	800298c <HAL_GPIO_Init>
}
 80022be:	bf00      	nop
 80022c0:	3740      	adds	r7, #64	; 0x40
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40012c00 	.word	0x40012c00
 80022cc:	40021000 	.word	0x40021000
 80022d0:	48001000 	.word	0x48001000
 80022d4:	48000400 	.word	0x48000400
 80022d8:	40000400 	.word	0x40000400
 80022dc:	48000800 	.word	0x48000800
 80022e0:	40000800 	.word	0x40000800
 80022e4:	48000c00 	.word	0x48000c00

080022e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08c      	sub	sp, #48	; 0x30
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a45      	ldr	r2, [pc, #276]	; (800241c <HAL_TIM_MspPostInit+0x134>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d11d      	bne.n	8002346 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800230a:	4b45      	ldr	r3, [pc, #276]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 800230c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800230e:	4a44      	ldr	r2, [pc, #272]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002316:	4b42      	ldr	r3, [pc, #264]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002322:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002326:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002334:	2301      	movs	r3, #1
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002338:	f107 031c 	add.w	r3, r7, #28
 800233c:	4619      	mov	r1, r3
 800233e:	4839      	ldr	r0, [pc, #228]	; (8002424 <HAL_TIM_MspPostInit+0x13c>)
 8002340:	f000 fb24 	bl	800298c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002344:	e066      	b.n	8002414 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800234e:	d11d      	bne.n	800238c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002350:	4b33      	ldr	r3, [pc, #204]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 8002352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002354:	4a32      	ldr	r2, [pc, #200]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800235c:	4b30      	ldr	r3, [pc, #192]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 800235e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002368:	2301      	movs	r3, #1
 800236a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	2300      	movs	r3, #0
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002378:	2301      	movs	r3, #1
 800237a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237c:	f107 031c 	add.w	r3, r7, #28
 8002380:	4619      	mov	r1, r3
 8002382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002386:	f000 fb01 	bl	800298c <HAL_GPIO_Init>
}
 800238a:	e043      	b.n	8002414 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM3)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a25      	ldr	r2, [pc, #148]	; (8002428 <HAL_TIM_MspPostInit+0x140>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d11c      	bne.n	80023d0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	4b22      	ldr	r3, [pc, #136]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	4a21      	ldr	r2, [pc, #132]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 800239c:	f043 0302 	orr.w	r3, r3, #2
 80023a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a2:	4b1f      	ldr	r3, [pc, #124]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023ae:	2301      	movs	r3, #1
 80023b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023be:	2302      	movs	r3, #2
 80023c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4818      	ldr	r0, [pc, #96]	; (800242c <HAL_TIM_MspPostInit+0x144>)
 80023ca:	f000 fadf 	bl	800298c <HAL_GPIO_Init>
}
 80023ce:	e021      	b.n	8002414 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM4)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a16      	ldr	r2, [pc, #88]	; (8002430 <HAL_TIM_MspPostInit+0x148>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d11c      	bne.n	8002414 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	4a10      	ldr	r2, [pc, #64]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 80023e0:	f043 0308 	orr.w	r3, r3, #8
 80023e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e6:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <HAL_TIM_MspPostInit+0x138>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002404:	2302      	movs	r3, #2
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002408:	f107 031c 	add.w	r3, r7, #28
 800240c:	4619      	mov	r1, r3
 800240e:	4809      	ldr	r0, [pc, #36]	; (8002434 <HAL_TIM_MspPostInit+0x14c>)
 8002410:	f000 fabc 	bl	800298c <HAL_GPIO_Init>
}
 8002414:	bf00      	nop
 8002416:	3730      	adds	r7, #48	; 0x30
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40012c00 	.word	0x40012c00
 8002420:	40021000 	.word	0x40021000
 8002424:	48001000 	.word	0x48001000
 8002428:	40000400 	.word	0x40000400
 800242c:	48000400 	.word	0x48000400
 8002430:	40000800 	.word	0x40000800
 8002434:	48000c00 	.word	0x48000c00

08002438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800243c:	e7fe      	b.n	800243c <NMI_Handler+0x4>

0800243e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002442:	e7fe      	b.n	8002442 <HardFault_Handler+0x4>

08002444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002448:	e7fe      	b.n	8002448 <MemManage_Handler+0x4>

0800244a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800244a:	b480      	push	{r7}
 800244c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800244e:	e7fe      	b.n	800244e <BusFault_Handler+0x4>

08002450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002454:	e7fe      	b.n	8002454 <UsageFault_Handler+0x4>

08002456 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002456:	b480      	push	{r7}
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002472:	b480      	push	{r7}
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002484:	f000 f958 	bl	8002738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}

0800248c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
	return 1;
 8002490:	2301      	movs	r3, #1
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <_kill>:

int _kill(int pid, int sig)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024a6:	f004 fdbb 	bl	8007020 <__errno>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2216      	movs	r2, #22
 80024ae:	601a      	str	r2, [r3, #0]
	return -1;
 80024b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <_exit>:

void _exit (int status)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024c4:	f04f 31ff 	mov.w	r1, #4294967295
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7ff ffe7 	bl	800249c <_kill>
	while (1) {}		/* Make sure we hang here */
 80024ce:	e7fe      	b.n	80024ce <_exit+0x12>

080024d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	e00a      	b.n	80024f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024e2:	f3af 8000 	nop.w
 80024e6:	4601      	mov	r1, r0
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	1c5a      	adds	r2, r3, #1
 80024ec:	60ba      	str	r2, [r7, #8]
 80024ee:	b2ca      	uxtb	r2, r1
 80024f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3301      	adds	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	dbf0      	blt.n	80024e2 <_read+0x12>
	}

return len;
 8002500:	687b      	ldr	r3, [r7, #4]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e009      	b.n	8002530 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	60ba      	str	r2, [r7, #8]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fcdd 	bl	8001ee4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	dbf1      	blt.n	800251c <_write+0x12>
	}
	return len;
 8002538:	687b      	ldr	r3, [r7, #4]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <_close>:

int _close(int file)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
	return -1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800256a:	605a      	str	r2, [r3, #4]
	return 0;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <_isatty>:

int _isatty(int file)
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
	return 1;
 8002582:	2301      	movs	r3, #1
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
	return 0;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025b4:	4a14      	ldr	r2, [pc, #80]	; (8002608 <_sbrk+0x5c>)
 80025b6:	4b15      	ldr	r3, [pc, #84]	; (800260c <_sbrk+0x60>)
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025c0:	4b13      	ldr	r3, [pc, #76]	; (8002610 <_sbrk+0x64>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d102      	bne.n	80025ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025c8:	4b11      	ldr	r3, [pc, #68]	; (8002610 <_sbrk+0x64>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	; (8002614 <_sbrk+0x68>)
 80025cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ce:	4b10      	ldr	r3, [pc, #64]	; (8002610 <_sbrk+0x64>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4413      	add	r3, r2
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d207      	bcs.n	80025ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025dc:	f004 fd20 	bl	8007020 <__errno>
 80025e0:	4603      	mov	r3, r0
 80025e2:	220c      	movs	r2, #12
 80025e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025e6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ea:	e009      	b.n	8002600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025ec:	4b08      	ldr	r3, [pc, #32]	; (8002610 <_sbrk+0x64>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025f2:	4b07      	ldr	r3, [pc, #28]	; (8002610 <_sbrk+0x64>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4413      	add	r3, r2
 80025fa:	4a05      	ldr	r2, [pc, #20]	; (8002610 <_sbrk+0x64>)
 80025fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025fe:	68fb      	ldr	r3, [r7, #12]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	200a0000 	.word	0x200a0000
 800260c:	00000400 	.word	0x00000400
 8002610:	200001fc 	.word	0x200001fc
 8002614:	20000430 	.word	0x20000430

08002618 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <SystemInit+0x20>)
 800261e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002622:	4a05      	ldr	r2, [pc, #20]	; (8002638 <SystemInit+0x20>)
 8002624:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002628:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800263c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002674 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002640:	f7ff ffea 	bl	8002618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002644:	480c      	ldr	r0, [pc, #48]	; (8002678 <LoopForever+0x6>)
  ldr r1, =_edata
 8002646:	490d      	ldr	r1, [pc, #52]	; (800267c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002648:	4a0d      	ldr	r2, [pc, #52]	; (8002680 <LoopForever+0xe>)
  movs r3, #0
 800264a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800264c:	e002      	b.n	8002654 <LoopCopyDataInit>

0800264e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800264e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002652:	3304      	adds	r3, #4

08002654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002658:	d3f9      	bcc.n	800264e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800265a:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <LoopForever+0x12>)
  ldr r4, =_ebss
 800265c:	4c0a      	ldr	r4, [pc, #40]	; (8002688 <LoopForever+0x16>)
  movs r3, #0
 800265e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002660:	e001      	b.n	8002666 <LoopFillZerobss>

08002662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002664:	3204      	adds	r2, #4

08002666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002668:	d3fb      	bcc.n	8002662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800266a:	f004 fcdf 	bl	800702c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800266e:	f7fe fe59 	bl	8001324 <main>

08002672 <LoopForever>:

LoopForever:
    b LoopForever
 8002672:	e7fe      	b.n	8002672 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002674:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800267c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002680:	08009efc 	.word	0x08009efc
  ldr r2, =_sbss
 8002684:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002688:	20000430 	.word	0x20000430

0800268c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800268c:	e7fe      	b.n	800268c <ADC1_IRQHandler>

0800268e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002694:	2300      	movs	r3, #0
 8002696:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002698:	2003      	movs	r0, #3
 800269a:	f000 f943 	bl	8002924 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800269e:	2000      	movs	r0, #0
 80026a0:	f000 f80e 	bl	80026c0 <HAL_InitTick>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	71fb      	strb	r3, [r7, #7]
 80026ae:	e001      	b.n	80026b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026b0:	f7ff fc30 	bl	8001f14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026b4:	79fb      	ldrb	r3, [r7, #7]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026c8:	2300      	movs	r3, #0
 80026ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80026cc:	4b17      	ldr	r3, [pc, #92]	; (800272c <HAL_InitTick+0x6c>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d023      	beq.n	800271c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80026d4:	4b16      	ldr	r3, [pc, #88]	; (8002730 <HAL_InitTick+0x70>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b14      	ldr	r3, [pc, #80]	; (800272c <HAL_InitTick+0x6c>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	4619      	mov	r1, r3
 80026de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 f941 	bl	8002972 <HAL_SYSTICK_Config>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10f      	bne.n	8002716 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b0f      	cmp	r3, #15
 80026fa:	d809      	bhi.n	8002710 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026fc:	2200      	movs	r2, #0
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f000 f919 	bl	800293a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002708:	4a0a      	ldr	r2, [pc, #40]	; (8002734 <HAL_InitTick+0x74>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	e007      	b.n	8002720 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
 8002714:	e004      	b.n	8002720 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e001      	b.n	8002720 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000008 	.word	0x20000008
 8002730:	20000000 	.word	0x20000000
 8002734:	20000004 	.word	0x20000004

08002738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <HAL_IncTick+0x20>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_IncTick+0x24>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4413      	add	r3, r2
 8002748:	4a04      	ldr	r2, [pc, #16]	; (800275c <HAL_IncTick+0x24>)
 800274a:	6013      	str	r3, [r2, #0]
}
 800274c:	bf00      	nop
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	20000008 	.word	0x20000008
 800275c:	2000041c 	.word	0x2000041c

08002760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return uwTick;
 8002764:	4b03      	ldr	r3, [pc, #12]	; (8002774 <HAL_GetTick+0x14>)
 8002766:	681b      	ldr	r3, [r3, #0]
}
 8002768:	4618      	mov	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	2000041c 	.word	0x2000041c

08002778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002780:	f7ff ffee 	bl	8002760 <HAL_GetTick>
 8002784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002790:	d005      	beq.n	800279e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002792:	4b0a      	ldr	r3, [pc, #40]	; (80027bc <HAL_Delay+0x44>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4413      	add	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800279e:	bf00      	nop
 80027a0:	f7ff ffde 	bl	8002760 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d8f7      	bhi.n	80027a0 <HAL_Delay+0x28>
  {
  }
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000008 	.word	0x20000008

080027c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <__NVIC_SetPriorityGrouping+0x44>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027dc:	4013      	ands	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f2:	4a04      	ldr	r2, [pc, #16]	; (8002804 <__NVIC_SetPriorityGrouping+0x44>)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	60d3      	str	r3, [r2, #12]
}
 80027f8:	bf00      	nop
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800280c:	4b04      	ldr	r3, [pc, #16]	; (8002820 <__NVIC_GetPriorityGrouping+0x18>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	0a1b      	lsrs	r3, r3, #8
 8002812:	f003 0307 	and.w	r3, r3, #7
}
 8002816:	4618      	mov	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	6039      	str	r1, [r7, #0]
 800282e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002834:	2b00      	cmp	r3, #0
 8002836:	db0a      	blt.n	800284e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	b2da      	uxtb	r2, r3
 800283c:	490c      	ldr	r1, [pc, #48]	; (8002870 <__NVIC_SetPriority+0x4c>)
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	0112      	lsls	r2, r2, #4
 8002844:	b2d2      	uxtb	r2, r2
 8002846:	440b      	add	r3, r1
 8002848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800284c:	e00a      	b.n	8002864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	b2da      	uxtb	r2, r3
 8002852:	4908      	ldr	r1, [pc, #32]	; (8002874 <__NVIC_SetPriority+0x50>)
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	3b04      	subs	r3, #4
 800285c:	0112      	lsls	r2, r2, #4
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	440b      	add	r3, r1
 8002862:	761a      	strb	r2, [r3, #24]
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	e000e100 	.word	0xe000e100
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002878:	b480      	push	{r7}
 800287a:	b089      	sub	sp, #36	; 0x24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	f1c3 0307 	rsb	r3, r3, #7
 8002892:	2b04      	cmp	r3, #4
 8002894:	bf28      	it	cs
 8002896:	2304      	movcs	r3, #4
 8002898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	3304      	adds	r3, #4
 800289e:	2b06      	cmp	r3, #6
 80028a0:	d902      	bls.n	80028a8 <NVIC_EncodePriority+0x30>
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	3b03      	subs	r3, #3
 80028a6:	e000      	b.n	80028aa <NVIC_EncodePriority+0x32>
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ac:	f04f 32ff 	mov.w	r2, #4294967295
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43da      	mvns	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	401a      	ands	r2, r3
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028c0:	f04f 31ff 	mov.w	r1, #4294967295
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ca:	43d9      	mvns	r1, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d0:	4313      	orrs	r3, r2
         );
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3724      	adds	r7, #36	; 0x24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
	...

080028e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028f0:	d301      	bcc.n	80028f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028f2:	2301      	movs	r3, #1
 80028f4:	e00f      	b.n	8002916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028f6:	4a0a      	ldr	r2, [pc, #40]	; (8002920 <SysTick_Config+0x40>)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028fe:	210f      	movs	r1, #15
 8002900:	f04f 30ff 	mov.w	r0, #4294967295
 8002904:	f7ff ff8e 	bl	8002824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002908:	4b05      	ldr	r3, [pc, #20]	; (8002920 <SysTick_Config+0x40>)
 800290a:	2200      	movs	r2, #0
 800290c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800290e:	4b04      	ldr	r3, [pc, #16]	; (8002920 <SysTick_Config+0x40>)
 8002910:	2207      	movs	r2, #7
 8002912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	e000e010 	.word	0xe000e010

08002924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff ff47 	bl	80027c0 <__NVIC_SetPriorityGrouping>
}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b086      	sub	sp, #24
 800293e:	af00      	add	r7, sp, #0
 8002940:	4603      	mov	r3, r0
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	607a      	str	r2, [r7, #4]
 8002946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800294c:	f7ff ff5c 	bl	8002808 <__NVIC_GetPriorityGrouping>
 8002950:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	68b9      	ldr	r1, [r7, #8]
 8002956:	6978      	ldr	r0, [r7, #20]
 8002958:	f7ff ff8e 	bl	8002878 <NVIC_EncodePriority>
 800295c:	4602      	mov	r2, r0
 800295e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002962:	4611      	mov	r1, r2
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff ff5d 	bl	8002824 <__NVIC_SetPriority>
}
 800296a:	bf00      	nop
 800296c:	3718      	adds	r7, #24
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff ffb0 	bl	80028e0 <SysTick_Config>
 8002980:	4603      	mov	r3, r0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800298c:	b480      	push	{r7}
 800298e:	b087      	sub	sp, #28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800299a:	e166      	b.n	8002c6a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2101      	movs	r1, #1
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	4013      	ands	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8158 	beq.w	8002c64 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d005      	beq.n	80029cc <HAL_GPIO_Init+0x40>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 0303 	and.w	r3, r3, #3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d130      	bne.n	8002a2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	2203      	movs	r2, #3
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a02:	2201      	movs	r2, #1
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	091b      	lsrs	r3, r3, #4
 8002a18:	f003 0201 	and.w	r2, r3, #1
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d017      	beq.n	8002a6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	2203      	movs	r2, #3
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d123      	bne.n	8002abe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	08da      	lsrs	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	3208      	adds	r2, #8
 8002a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	220f      	movs	r2, #15
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	691a      	ldr	r2, [r3, #16]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	08da      	lsrs	r2, r3, #3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3208      	adds	r2, #8
 8002ab8:	6939      	ldr	r1, [r7, #16]
 8002aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	2203      	movs	r2, #3
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0203 	and.w	r2, r3, #3
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80b2 	beq.w	8002c64 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b00:	4b61      	ldr	r3, [pc, #388]	; (8002c88 <HAL_GPIO_Init+0x2fc>)
 8002b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b04:	4a60      	ldr	r2, [pc, #384]	; (8002c88 <HAL_GPIO_Init+0x2fc>)
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	6613      	str	r3, [r2, #96]	; 0x60
 8002b0c:	4b5e      	ldr	r3, [pc, #376]	; (8002c88 <HAL_GPIO_Init+0x2fc>)
 8002b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b18:	4a5c      	ldr	r2, [pc, #368]	; (8002c8c <HAL_GPIO_Init+0x300>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3302      	adds	r3, #2
 8002b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	220f      	movs	r2, #15
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b42:	d02b      	beq.n	8002b9c <HAL_GPIO_Init+0x210>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a52      	ldr	r2, [pc, #328]	; (8002c90 <HAL_GPIO_Init+0x304>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d025      	beq.n	8002b98 <HAL_GPIO_Init+0x20c>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a51      	ldr	r2, [pc, #324]	; (8002c94 <HAL_GPIO_Init+0x308>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d01f      	beq.n	8002b94 <HAL_GPIO_Init+0x208>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a50      	ldr	r2, [pc, #320]	; (8002c98 <HAL_GPIO_Init+0x30c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d019      	beq.n	8002b90 <HAL_GPIO_Init+0x204>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a4f      	ldr	r2, [pc, #316]	; (8002c9c <HAL_GPIO_Init+0x310>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d013      	beq.n	8002b8c <HAL_GPIO_Init+0x200>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a4e      	ldr	r2, [pc, #312]	; (8002ca0 <HAL_GPIO_Init+0x314>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d00d      	beq.n	8002b88 <HAL_GPIO_Init+0x1fc>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a4d      	ldr	r2, [pc, #308]	; (8002ca4 <HAL_GPIO_Init+0x318>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d007      	beq.n	8002b84 <HAL_GPIO_Init+0x1f8>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a4c      	ldr	r2, [pc, #304]	; (8002ca8 <HAL_GPIO_Init+0x31c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d101      	bne.n	8002b80 <HAL_GPIO_Init+0x1f4>
 8002b7c:	2307      	movs	r3, #7
 8002b7e:	e00e      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b80:	2308      	movs	r3, #8
 8002b82:	e00c      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b84:	2306      	movs	r3, #6
 8002b86:	e00a      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b88:	2305      	movs	r3, #5
 8002b8a:	e008      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	e006      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b90:	2303      	movs	r3, #3
 8002b92:	e004      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e002      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e000      	b.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	f002 0203 	and.w	r2, r2, #3
 8002ba4:	0092      	lsls	r2, r2, #2
 8002ba6:	4093      	lsls	r3, r2
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bae:	4937      	ldr	r1, [pc, #220]	; (8002c8c <HAL_GPIO_Init+0x300>)
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	089b      	lsrs	r3, r3, #2
 8002bb4:	3302      	adds	r3, #2
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bbc:	4b3b      	ldr	r3, [pc, #236]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002be0:	4a32      	ldr	r2, [pc, #200]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002be6:	4b31      	ldr	r3, [pc, #196]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c0a:	4a28      	ldr	r2, [pc, #160]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c10:	4b26      	ldr	r3, [pc, #152]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c34:	4a1d      	ldr	r2, [pc, #116]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c3a:	4b1c      	ldr	r3, [pc, #112]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4013      	ands	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c5e:	4a13      	ldr	r2, [pc, #76]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	3301      	adds	r3, #1
 8002c68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f47f ae91 	bne.w	800299c <HAL_GPIO_Init+0x10>
  }
}
 8002c7a:	bf00      	nop
 8002c7c:	bf00      	nop
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	48000400 	.word	0x48000400
 8002c94:	48000800 	.word	0x48000800
 8002c98:	48000c00 	.word	0x48000c00
 8002c9c:	48001000 	.word	0x48001000
 8002ca0:	48001400 	.word	0x48001400
 8002ca4:	48001800 	.word	0x48001800
 8002ca8:	48001c00 	.word	0x48001c00
 8002cac:	40010400 	.word	0x40010400

08002cb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	887b      	ldrh	r3, [r7, #2]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	73fb      	strb	r3, [r7, #15]
 8002ccc:	e001      	b.n	8002cd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	460b      	mov	r3, r1
 8002cea:	807b      	strh	r3, [r7, #2]
 8002cec:	4613      	mov	r3, r2
 8002cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cf0:	787b      	ldrb	r3, [r7, #1]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cf6:	887a      	ldrh	r2, [r7, #2]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cfc:	e002      	b.n	8002d04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cfe:	887a      	ldrh	r2, [r7, #2]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e081      	b.n	8002e26 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7ff f910 	bl	8001f5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2224      	movs	r2, #36	; 0x24
 8002d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0201 	bic.w	r2, r2, #1
 8002d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d107      	bne.n	8002d8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d86:	609a      	str	r2, [r3, #8]
 8002d88:	e006      	b.n	8002d98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002d96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d104      	bne.n	8002daa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002da8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002db8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69d9      	ldr	r1, [r3, #28]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1a      	ldr	r2, [r3, #32]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0201 	orr.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	817b      	strh	r3, [r7, #10]
 8002e40:	4613      	mov	r3, r2
 8002e42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b20      	cmp	r3, #32
 8002e4e:	f040 80da 	bne.w	8003006 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_I2C_Master_Transmit+0x30>
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	e0d3      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e68:	f7ff fc7a 	bl	8002760 <HAL_GetTick>
 8002e6c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	2319      	movs	r3, #25
 8002e74:	2201      	movs	r2, #1
 8002e76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	f000 f9e6 	bl	800324c <I2C_WaitOnFlagUntilTimeout>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e0be      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2221      	movs	r2, #33	; 0x21
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2210      	movs	r2, #16
 8002e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	893a      	ldrh	r2, [r7, #8]
 8002eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2bff      	cmp	r3, #255	; 0xff
 8002eba:	d90e      	bls.n	8002eda <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	22ff      	movs	r2, #255	; 0xff
 8002ec0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	8979      	ldrh	r1, [r7, #10]
 8002eca:	4b51      	ldr	r3, [pc, #324]	; (8003010 <HAL_I2C_Master_Transmit+0x1e0>)
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 fbdc 	bl	8003690 <I2C_TransferConfig>
 8002ed8:	e06c      	b.n	8002fb4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	8979      	ldrh	r1, [r7, #10]
 8002eec:	4b48      	ldr	r3, [pc, #288]	; (8003010 <HAL_I2C_Master_Transmit+0x1e0>)
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fbcb 	bl	8003690 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002efa:	e05b      	b.n	8002fb4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	6a39      	ldr	r1, [r7, #32]
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f000 f9e3 	bl	80032cc <I2C_WaitOnTXISFlagUntilTimeout>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e07b      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f14:	781a      	ldrb	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d034      	beq.n	8002fb4 <HAL_I2C_Master_Transmit+0x184>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d130      	bne.n	8002fb4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	2180      	movs	r1, #128	; 0x80
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 f975 	bl	800324c <I2C_WaitOnFlagUntilTimeout>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e04d      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2bff      	cmp	r3, #255	; 0xff
 8002f74:	d90e      	bls.n	8002f94 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	22ff      	movs	r2, #255	; 0xff
 8002f7a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	8979      	ldrh	r1, [r7, #10]
 8002f84:	2300      	movs	r3, #0
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 fb7f 	bl	8003690 <I2C_TransferConfig>
 8002f92:	e00f      	b.n	8002fb4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	8979      	ldrh	r1, [r7, #10]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 fb6e 	bl	8003690 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d19e      	bne.n	8002efc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	6a39      	ldr	r1, [r7, #32]
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 f9c2 	bl	800334c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e01a      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6859      	ldr	r1, [r3, #4]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	4b0b      	ldr	r3, [pc, #44]	; (8003014 <HAL_I2C_Master_Transmit+0x1e4>)
 8002fe6:	400b      	ands	r3, r1
 8002fe8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	e000      	b.n	8003008 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003006:	2302      	movs	r3, #2
  }
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	80002000 	.word	0x80002000
 8003014:	fe00e800 	.word	0xfe00e800

08003018 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af02      	add	r7, sp, #8
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	461a      	mov	r2, r3
 8003024:	460b      	mov	r3, r1
 8003026:	817b      	strh	r3, [r7, #10]
 8003028:	4613      	mov	r3, r2
 800302a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b20      	cmp	r3, #32
 8003036:	f040 80db 	bne.w	80031f0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_I2C_Master_Receive+0x30>
 8003044:	2302      	movs	r3, #2
 8003046:	e0d4      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003050:	f7ff fb86 	bl	8002760 <HAL_GetTick>
 8003054:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	2319      	movs	r3, #25
 800305c:	2201      	movs	r2, #1
 800305e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 f8f2 	bl	800324c <I2C_WaitOnFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0bf      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2222      	movs	r2, #34	; 0x22
 8003076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2210      	movs	r2, #16
 800307e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2bff      	cmp	r3, #255	; 0xff
 80030a2:	d90e      	bls.n	80030c2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	22ff      	movs	r2, #255	; 0xff
 80030a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	8979      	ldrh	r1, [r7, #10]
 80030b2:	4b52      	ldr	r3, [pc, #328]	; (80031fc <HAL_I2C_Master_Receive+0x1e4>)
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 fae8 	bl	8003690 <I2C_TransferConfig>
 80030c0:	e06d      	b.n	800319e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	8979      	ldrh	r1, [r7, #10]
 80030d4:	4b49      	ldr	r3, [pc, #292]	; (80031fc <HAL_I2C_Master_Receive+0x1e4>)
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 fad7 	bl	8003690 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80030e2:	e05c      	b.n	800319e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	6a39      	ldr	r1, [r7, #32]
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f96b 	bl	80033c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e07c      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d034      	beq.n	800319e <HAL_I2C_Master_Receive+0x186>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	2b00      	cmp	r3, #0
 800313a:	d130      	bne.n	800319e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	2200      	movs	r2, #0
 8003144:	2180      	movs	r1, #128	; 0x80
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f880 	bl	800324c <I2C_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e04d      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	2bff      	cmp	r3, #255	; 0xff
 800315e:	d90e      	bls.n	800317e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	22ff      	movs	r2, #255	; 0xff
 8003164:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316a:	b2da      	uxtb	r2, r3
 800316c:	8979      	ldrh	r1, [r7, #10]
 800316e:	2300      	movs	r3, #0
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 fa8a 	bl	8003690 <I2C_TransferConfig>
 800317c:	e00f      	b.n	800319e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318c:	b2da      	uxtb	r2, r3
 800318e:	8979      	ldrh	r1, [r7, #10]
 8003190:	2300      	movs	r3, #0
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fa79 	bl	8003690 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d19d      	bne.n	80030e4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	6a39      	ldr	r1, [r7, #32]
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f8cd 	bl	800334c <I2C_WaitOnSTOPFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e01a      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2220      	movs	r2, #32
 80031c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6859      	ldr	r1, [r3, #4]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <HAL_I2C_Master_Receive+0x1e8>)
 80031d0:	400b      	ands	r3, r1
 80031d2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	e000      	b.n	80031f2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
  }
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3718      	adds	r7, #24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	80002400 	.word	0x80002400
 8003200:	fe00e800 	.word	0xfe00e800

08003204 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b02      	cmp	r3, #2
 8003218:	d103      	bne.n	8003222 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2200      	movs	r2, #0
 8003220:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b01      	cmp	r3, #1
 800322e:	d007      	beq.n	8003240 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	699a      	ldr	r2, [r3, #24]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	619a      	str	r2, [r3, #24]
  }
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	4613      	mov	r3, r2
 800325a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800325c:	e022      	b.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d01e      	beq.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003266:	f7ff fa7b 	bl	8002760 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d302      	bcc.n	800327c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d113      	bne.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	f043 0220 	orr.w	r2, r3, #32
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e00f      	b.n	80032c4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	699a      	ldr	r2, [r3, #24]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	4013      	ands	r3, r2
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	461a      	mov	r2, r3
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d0cd      	beq.n	800325e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032d8:	e02c      	b.n	8003334 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f8ea 	bl	80034b8 <I2C_IsErrorOccurred>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e02a      	b.n	8003344 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f4:	d01e      	beq.n	8003334 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f6:	f7ff fa33 	bl	8002760 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	68ba      	ldr	r2, [r7, #8]
 8003302:	429a      	cmp	r2, r3
 8003304:	d302      	bcc.n	800330c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d113      	bne.n	8003334 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003310:	f043 0220 	orr.w	r2, r3, #32
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e007      	b.n	8003344 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b02      	cmp	r3, #2
 8003340:	d1cb      	bne.n	80032da <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003358:	e028      	b.n	80033ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	68b9      	ldr	r1, [r7, #8]
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f8aa 	bl	80034b8 <I2C_IsErrorOccurred>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e026      	b.n	80033bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800336e:	f7ff f9f7 	bl	8002760 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	429a      	cmp	r2, r3
 800337c:	d302      	bcc.n	8003384 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d113      	bne.n	80033ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003388:	f043 0220 	orr.w	r2, r3, #32
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e007      	b.n	80033bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b20      	cmp	r3, #32
 80033b8:	d1cf      	bne.n	800335a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033d0:	e064      	b.n	800349c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 f86e 	bl	80034b8 <I2C_IsErrorOccurred>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e062      	b.n	80034ac <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b20      	cmp	r3, #32
 80033f2:	d138      	bne.n	8003466 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d105      	bne.n	800340e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	e04e      	b.n	80034ac <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	f003 0310 	and.w	r3, r3, #16
 8003418:	2b10      	cmp	r3, #16
 800341a:	d107      	bne.n	800342c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2210      	movs	r2, #16
 8003422:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2204      	movs	r2, #4
 8003428:	645a      	str	r2, [r3, #68]	; 0x44
 800342a:	e002      	b.n	8003432 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2220      	movs	r2, #32
 8003438:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6859      	ldr	r1, [r3, #4]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	4b1b      	ldr	r3, [pc, #108]	; (80034b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003446:	400b      	ands	r3, r1
 8003448:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2220      	movs	r2, #32
 800344e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e022      	b.n	80034ac <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7ff f97b 	bl	8002760 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10f      	bne.n	800349c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e007      	b.n	80034ac <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d193      	bne.n	80033d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	fe00e800 	.word	0xfe00e800

080034b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b08a      	sub	sp, #40	; 0x28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80034d2:	2300      	movs	r3, #0
 80034d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	f003 0310 	and.w	r3, r3, #16
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d075      	beq.n	80035d0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2210      	movs	r2, #16
 80034ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034ec:	e056      	b.n	800359c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d052      	beq.n	800359c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034f6:	f7ff f933 	bl	8002760 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	429a      	cmp	r2, r3
 8003504:	d302      	bcc.n	800350c <I2C_IsErrorOccurred+0x54>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d147      	bne.n	800359c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003516:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800351e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800352a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800352e:	d12e      	bne.n	800358e <I2C_IsErrorOccurred+0xd6>
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003536:	d02a      	beq.n	800358e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003538:	7cfb      	ldrb	r3, [r7, #19]
 800353a:	2b20      	cmp	r3, #32
 800353c:	d027      	beq.n	800358e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800354c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800354e:	f7ff f907 	bl	8002760 <HAL_GetTick>
 8003552:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003554:	e01b      	b.n	800358e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003556:	f7ff f903 	bl	8002760 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b19      	cmp	r3, #25
 8003562:	d914      	bls.n	800358e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003568:	f043 0220 	orr.w	r2, r3, #32
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	f003 0320 	and.w	r3, r3, #32
 8003598:	2b20      	cmp	r3, #32
 800359a:	d1dc      	bne.n	8003556 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d003      	beq.n	80035b2 <I2C_IsErrorOccurred+0xfa>
 80035aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d09d      	beq.n	80034ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80035b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d103      	bne.n	80035c2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2220      	movs	r2, #32
 80035c0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	f043 0304 	orr.w	r3, r3, #4
 80035c8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80035f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00b      	beq.n	800361c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	f043 0308 	orr.w	r3, r3, #8
 800360a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003614:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00b      	beq.n	800363e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003626:	6a3b      	ldr	r3, [r7, #32]
 8003628:	f043 0302 	orr.w	r3, r3, #2
 800362c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003636:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800363e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003642:	2b00      	cmp	r3, #0
 8003644:	d01c      	beq.n	8003680 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f7ff fddc 	bl	8003204 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6859      	ldr	r1, [r3, #4]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <I2C_IsErrorOccurred+0x1d4>)
 8003658:	400b      	ands	r3, r1
 800365a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	431a      	orrs	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2220      	movs	r2, #32
 800366c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003680:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003684:	4618      	mov	r0, r3
 8003686:	3728      	adds	r7, #40	; 0x28
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	fe00e800 	.word	0xfe00e800

08003690 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003690:	b480      	push	{r7}
 8003692:	b087      	sub	sp, #28
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	607b      	str	r3, [r7, #4]
 800369a:	460b      	mov	r3, r1
 800369c:	817b      	strh	r3, [r7, #10]
 800369e:	4613      	mov	r3, r2
 80036a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036a2:	897b      	ldrh	r3, [r7, #10]
 80036a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036a8:	7a7b      	ldrb	r3, [r7, #9]
 80036aa:	041b      	lsls	r3, r3, #16
 80036ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036b0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036be:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	0d5b      	lsrs	r3, r3, #21
 80036ca:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80036ce:	4b08      	ldr	r3, [pc, #32]	; (80036f0 <I2C_TransferConfig+0x60>)
 80036d0:	430b      	orrs	r3, r1
 80036d2:	43db      	mvns	r3, r3
 80036d4:	ea02 0103 	and.w	r1, r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80036e2:	bf00      	nop
 80036e4:	371c      	adds	r7, #28
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	03ff63ff 	.word	0x03ff63ff

080036f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b20      	cmp	r3, #32
 8003708:	d138      	bne.n	800377c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003714:	2302      	movs	r3, #2
 8003716:	e032      	b.n	800377e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2224      	movs	r2, #36	; 0x24
 8003724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f022 0201 	bic.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003746:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6819      	ldr	r1, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0201 	orr.w	r2, r2, #1
 8003766:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2220      	movs	r2, #32
 800376c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003778:	2300      	movs	r3, #0
 800377a:	e000      	b.n	800377e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800377c:	2302      	movs	r3, #2
  }
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b20      	cmp	r3, #32
 800379e:	d139      	bne.n	8003814 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d101      	bne.n	80037ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e033      	b.n	8003816 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2224      	movs	r2, #36	; 0x24
 80037ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0201 	bic.w	r2, r2, #1
 80037cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80037dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	021b      	lsls	r3, r3, #8
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	e000      	b.n	8003816 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003814:	2302      	movs	r3, #2
  }
}
 8003816:	4618      	mov	r0, r3
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
	...

08003824 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003828:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <HAL_PWREx_GetVoltageRange+0x3c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003834:	d102      	bne.n	800383c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800383a:	e00b      	b.n	8003854 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800383c:	4b08      	ldr	r3, [pc, #32]	; (8003860 <HAL_PWREx_GetVoltageRange+0x3c>)
 800383e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003846:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800384a:	d102      	bne.n	8003852 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800384c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003850:	e000      	b.n	8003854 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003852:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003854:	4618      	mov	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40007000 	.word	0x40007000

08003864 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d141      	bne.n	80038f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003872:	4b4b      	ldr	r3, [pc, #300]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800387a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387e:	d131      	bne.n	80038e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003880:	4b47      	ldr	r3, [pc, #284]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003882:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003886:	4a46      	ldr	r2, [pc, #280]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800388c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003890:	4b43      	ldr	r3, [pc, #268]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003898:	4a41      	ldr	r2, [pc, #260]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800389a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800389e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80038a0:	4b40      	ldr	r3, [pc, #256]	; (80039a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2232      	movs	r2, #50	; 0x32
 80038a6:	fb02 f303 	mul.w	r3, r2, r3
 80038aa:	4a3f      	ldr	r2, [pc, #252]	; (80039a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	0c9b      	lsrs	r3, r3, #18
 80038b2:	3301      	adds	r3, #1
 80038b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038b6:	e002      	b.n	80038be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038be:	4b38      	ldr	r3, [pc, #224]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ca:	d102      	bne.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f2      	bne.n	80038b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038d2:	4b33      	ldr	r3, [pc, #204]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038de:	d158      	bne.n	8003992 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e057      	b.n	8003994 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038e4:	4b2e      	ldr	r3, [pc, #184]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038ea:	4a2d      	ldr	r2, [pc, #180]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80038f4:	e04d      	b.n	8003992 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038fc:	d141      	bne.n	8003982 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80038fe:	4b28      	ldr	r3, [pc, #160]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800390a:	d131      	bne.n	8003970 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800390c:	4b24      	ldr	r3, [pc, #144]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800390e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003912:	4a23      	ldr	r2, [pc, #140]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003918:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800391c:	4b20      	ldr	r3, [pc, #128]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003924:	4a1e      	ldr	r2, [pc, #120]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003926:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800392a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800392c:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2232      	movs	r2, #50	; 0x32
 8003932:	fb02 f303 	mul.w	r3, r2, r3
 8003936:	4a1c      	ldr	r2, [pc, #112]	; (80039a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003938:	fba2 2303 	umull	r2, r3, r2, r3
 800393c:	0c9b      	lsrs	r3, r3, #18
 800393e:	3301      	adds	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003942:	e002      	b.n	800394a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	3b01      	subs	r3, #1
 8003948:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800394a:	4b15      	ldr	r3, [pc, #84]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003956:	d102      	bne.n	800395e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1f2      	bne.n	8003944 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800395e:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800396a:	d112      	bne.n	8003992 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e011      	b.n	8003994 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003970:	4b0b      	ldr	r3, [pc, #44]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003976:	4a0a      	ldr	r2, [pc, #40]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800397c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003980:	e007      	b.n	8003992 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003982:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800398a:	4a05      	ldr	r2, [pc, #20]	; (80039a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800398c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003990:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40007000 	.word	0x40007000
 80039a4:	20000000 	.word	0x20000000
 80039a8:	431bde83 	.word	0x431bde83

080039ac <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80039b0:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80039b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039ba:	6053      	str	r3, [r2, #4]
}
 80039bc:	bf00      	nop
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40007000 	.word	0x40007000

080039cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d102      	bne.n	80039e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	f000 bc16 	b.w	800420c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039e0:	4ba0      	ldr	r3, [pc, #640]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 030c 	and.w	r3, r3, #12
 80039e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039ea:	4b9e      	ldr	r3, [pc, #632]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 80e4 	beq.w	8003bca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <HAL_RCC_OscConfig+0x4c>
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	f040 808b 	bne.w	8003b26 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	f040 8087 	bne.w	8003b26 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a18:	4b92      	ldr	r3, [pc, #584]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_OscConfig+0x64>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e3ed      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a1a      	ldr	r2, [r3, #32]
 8003a34:	4b8b      	ldr	r3, [pc, #556]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_RCC_OscConfig+0x7e>
 8003a40:	4b88      	ldr	r3, [pc, #544]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a48:	e005      	b.n	8003a56 <HAL_RCC_OscConfig+0x8a>
 8003a4a:	4b86      	ldr	r3, [pc, #536]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a50:	091b      	lsrs	r3, r3, #4
 8003a52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d223      	bcs.n	8003aa2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fdca 	bl	80045f8 <RCC_SetFlashLatencyFromMSIRange>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e3ce      	b.n	800420c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a6e:	4b7d      	ldr	r3, [pc, #500]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a7c      	ldr	r2, [pc, #496]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a74:	f043 0308 	orr.w	r3, r3, #8
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	4b7a      	ldr	r3, [pc, #488]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	4977      	ldr	r1, [pc, #476]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a8c:	4b75      	ldr	r3, [pc, #468]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69db      	ldr	r3, [r3, #28]
 8003a98:	021b      	lsls	r3, r3, #8
 8003a9a:	4972      	ldr	r1, [pc, #456]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	604b      	str	r3, [r1, #4]
 8003aa0:	e025      	b.n	8003aee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003aa2:	4b70      	ldr	r3, [pc, #448]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a6f      	ldr	r2, [pc, #444]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003aa8:	f043 0308 	orr.w	r3, r3, #8
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	4b6d      	ldr	r3, [pc, #436]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	496a      	ldr	r1, [pc, #424]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ac0:	4b68      	ldr	r3, [pc, #416]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	021b      	lsls	r3, r3, #8
 8003ace:	4965      	ldr	r1, [pc, #404]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d109      	bne.n	8003aee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fd8a 	bl	80045f8 <RCC_SetFlashLatencyFromMSIRange>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e38e      	b.n	800420c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003aee:	f000 fcbf 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 8003af2:	4602      	mov	r2, r0
 8003af4:	4b5b      	ldr	r3, [pc, #364]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	091b      	lsrs	r3, r3, #4
 8003afa:	f003 030f 	and.w	r3, r3, #15
 8003afe:	495a      	ldr	r1, [pc, #360]	; (8003c68 <HAL_RCC_OscConfig+0x29c>)
 8003b00:	5ccb      	ldrb	r3, [r1, r3]
 8003b02:	f003 031f 	and.w	r3, r3, #31
 8003b06:	fa22 f303 	lsr.w	r3, r2, r3
 8003b0a:	4a58      	ldr	r2, [pc, #352]	; (8003c6c <HAL_RCC_OscConfig+0x2a0>)
 8003b0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b0e:	4b58      	ldr	r3, [pc, #352]	; (8003c70 <HAL_RCC_OscConfig+0x2a4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe fdd4 	bl	80026c0 <HAL_InitTick>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d052      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	e372      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d032      	beq.n	8003b94 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b2e:	4b4d      	ldr	r3, [pc, #308]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a4c      	ldr	r2, [pc, #304]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b3a:	f7fe fe11 	bl	8002760 <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b42:	f7fe fe0d 	bl	8002760 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e35b      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b54:	4b43      	ldr	r3, [pc, #268]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f0      	beq.n	8003b42 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b60:	4b40      	ldr	r3, [pc, #256]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a3f      	ldr	r2, [pc, #252]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b66:	f043 0308 	orr.w	r3, r3, #8
 8003b6a:	6013      	str	r3, [r2, #0]
 8003b6c:	4b3d      	ldr	r3, [pc, #244]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	493a      	ldr	r1, [pc, #232]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b7e:	4b39      	ldr	r3, [pc, #228]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	021b      	lsls	r3, r3, #8
 8003b8c:	4935      	ldr	r1, [pc, #212]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	604b      	str	r3, [r1, #4]
 8003b92:	e01a      	b.n	8003bca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b94:	4b33      	ldr	r3, [pc, #204]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a32      	ldr	r2, [pc, #200]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003b9a:	f023 0301 	bic.w	r3, r3, #1
 8003b9e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ba0:	f7fe fdde 	bl	8002760 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ba8:	f7fe fdda 	bl	8002760 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e328      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bba:	4b2a      	ldr	r3, [pc, #168]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x1dc>
 8003bc6:	e000      	b.n	8003bca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003bc8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d073      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_OscConfig+0x21c>
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	2b0c      	cmp	r3, #12
 8003be0:	d10e      	bne.n	8003c00 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d10b      	bne.n	8003c00 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be8:	4b1e      	ldr	r3, [pc, #120]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d063      	beq.n	8003cbc <HAL_RCC_OscConfig+0x2f0>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d15f      	bne.n	8003cbc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e305      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c08:	d106      	bne.n	8003c18 <HAL_RCC_OscConfig+0x24c>
 8003c0a:	4b16      	ldr	r3, [pc, #88]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a15      	ldr	r2, [pc, #84]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e01d      	b.n	8003c54 <HAL_RCC_OscConfig+0x288>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x270>
 8003c22:	4b10      	ldr	r3, [pc, #64]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a0f      	ldr	r2, [pc, #60]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a0c      	ldr	r2, [pc, #48]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e00b      	b.n	8003c54 <HAL_RCC_OscConfig+0x288>
 8003c3c:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a08      	ldr	r2, [pc, #32]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a05      	ldr	r2, [pc, #20]	; (8003c64 <HAL_RCC_OscConfig+0x298>)
 8003c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d01b      	beq.n	8003c94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5c:	f7fe fd80 	bl	8002760 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c62:	e010      	b.n	8003c86 <HAL_RCC_OscConfig+0x2ba>
 8003c64:	40021000 	.word	0x40021000
 8003c68:	08009a9c 	.word	0x08009a9c
 8003c6c:	20000000 	.word	0x20000000
 8003c70:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c74:	f7fe fd74 	bl	8002760 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	; 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e2c2      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c86:	4baf      	ldr	r3, [pc, #700]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f0      	beq.n	8003c74 <HAL_RCC_OscConfig+0x2a8>
 8003c92:	e014      	b.n	8003cbe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7fe fd64 	bl	8002760 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c9c:	f7fe fd60 	bl	8002760 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b64      	cmp	r3, #100	; 0x64
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e2ae      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cae:	4ba5      	ldr	r3, [pc, #660]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x2d0>
 8003cba:	e000      	b.n	8003cbe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d060      	beq.n	8003d8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d005      	beq.n	8003cdc <HAL_RCC_OscConfig+0x310>
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b0c      	cmp	r3, #12
 8003cd4:	d119      	bne.n	8003d0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d116      	bne.n	8003d0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cdc:	4b99      	ldr	r3, [pc, #612]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x328>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e28b      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf4:	4b93      	ldr	r3, [pc, #588]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	061b      	lsls	r3, r3, #24
 8003d02:	4990      	ldr	r1, [pc, #576]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d08:	e040      	b.n	8003d8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d023      	beq.n	8003d5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d12:	4b8c      	ldr	r3, [pc, #560]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a8b      	ldr	r2, [pc, #556]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1e:	f7fe fd1f 	bl	8002760 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d26:	f7fe fd1b 	bl	8002760 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e269      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d38:	4b82      	ldr	r3, [pc, #520]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0f0      	beq.n	8003d26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d44:	4b7f      	ldr	r3, [pc, #508]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	061b      	lsls	r3, r3, #24
 8003d52:	497c      	ldr	r1, [pc, #496]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	604b      	str	r3, [r1, #4]
 8003d58:	e018      	b.n	8003d8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d5a:	4b7a      	ldr	r3, [pc, #488]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a79      	ldr	r2, [pc, #484]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d66:	f7fe fcfb 	bl	8002760 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6e:	f7fe fcf7 	bl	8002760 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e245      	b.n	800420c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d80:	4b70      	ldr	r3, [pc, #448]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1f0      	bne.n	8003d6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0308 	and.w	r3, r3, #8
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d03c      	beq.n	8003e12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d01c      	beq.n	8003dda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003da0:	4b68      	ldr	r3, [pc, #416]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003da6:	4a67      	ldr	r2, [pc, #412]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db0:	f7fe fcd6 	bl	8002760 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db8:	f7fe fcd2 	bl	8002760 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e220      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003dca:	4b5e      	ldr	r3, [pc, #376]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ef      	beq.n	8003db8 <HAL_RCC_OscConfig+0x3ec>
 8003dd8:	e01b      	b.n	8003e12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dda:	4b5a      	ldr	r3, [pc, #360]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003de0:	4a58      	ldr	r2, [pc, #352]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dea:	f7fe fcb9 	bl	8002760 <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003df0:	e008      	b.n	8003e04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df2:	f7fe fcb5 	bl	8002760 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e203      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e04:	4b4f      	ldr	r3, [pc, #316]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1ef      	bne.n	8003df2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 80a6 	beq.w	8003f6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e20:	2300      	movs	r3, #0
 8003e22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e24:	4b47      	ldr	r3, [pc, #284]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10d      	bne.n	8003e4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e30:	4b44      	ldr	r3, [pc, #272]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e34:	4a43      	ldr	r2, [pc, #268]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e3a:	6593      	str	r3, [r2, #88]	; 0x58
 8003e3c:	4b41      	ldr	r3, [pc, #260]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e4c:	4b3e      	ldr	r3, [pc, #248]	; (8003f48 <HAL_RCC_OscConfig+0x57c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d118      	bne.n	8003e8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e58:	4b3b      	ldr	r3, [pc, #236]	; (8003f48 <HAL_RCC_OscConfig+0x57c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a3a      	ldr	r2, [pc, #232]	; (8003f48 <HAL_RCC_OscConfig+0x57c>)
 8003e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e64:	f7fe fc7c 	bl	8002760 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6c:	f7fe fc78 	bl	8002760 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e1c6      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e7e:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <HAL_RCC_OscConfig+0x57c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d108      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4d8>
 8003e92:	4b2c      	ldr	r3, [pc, #176]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e98:	4a2a      	ldr	r2, [pc, #168]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003e9a:	f043 0301 	orr.w	r3, r3, #1
 8003e9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ea2:	e024      	b.n	8003eee <HAL_RCC_OscConfig+0x522>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b05      	cmp	r3, #5
 8003eaa:	d110      	bne.n	8003ece <HAL_RCC_OscConfig+0x502>
 8003eac:	4b25      	ldr	r3, [pc, #148]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	4a24      	ldr	r2, [pc, #144]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003eb4:	f043 0304 	orr.w	r3, r3, #4
 8003eb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ebc:	4b21      	ldr	r3, [pc, #132]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec2:	4a20      	ldr	r2, [pc, #128]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ecc:	e00f      	b.n	8003eee <HAL_RCC_OscConfig+0x522>
 8003ece:	4b1d      	ldr	r3, [pc, #116]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed4:	4a1b      	ldr	r2, [pc, #108]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ed6:	f023 0301 	bic.w	r3, r3, #1
 8003eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ede:	4b19      	ldr	r3, [pc, #100]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee4:	4a17      	ldr	r2, [pc, #92]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003ee6:	f023 0304 	bic.w	r3, r3, #4
 8003eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d016      	beq.n	8003f24 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef6:	f7fe fc33 	bl	8002760 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efc:	e00a      	b.n	8003f14 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7fe fc2f 	bl	8002760 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e17b      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f14:	4b0b      	ldr	r3, [pc, #44]	; (8003f44 <HAL_RCC_OscConfig+0x578>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0ed      	beq.n	8003efe <HAL_RCC_OscConfig+0x532>
 8003f22:	e01a      	b.n	8003f5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f24:	f7fe fc1c 	bl	8002760 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f2a:	e00f      	b.n	8003f4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2c:	f7fe fc18 	bl	8002760 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d906      	bls.n	8003f4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e164      	b.n	800420c <HAL_RCC_OscConfig+0x840>
 8003f42:	bf00      	nop
 8003f44:	40021000 	.word	0x40021000
 8003f48:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f4c:	4ba8      	ldr	r3, [pc, #672]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e8      	bne.n	8003f2c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f5a:	7ffb      	ldrb	r3, [r7, #31]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d105      	bne.n	8003f6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f60:	4ba3      	ldr	r3, [pc, #652]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f64:	4aa2      	ldr	r2, [pc, #648]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003f66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f6a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0320 	and.w	r3, r3, #32
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d03c      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01c      	beq.n	8003fba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f80:	4b9b      	ldr	r3, [pc, #620]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003f82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f86:	4a9a      	ldr	r2, [pc, #616]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fe fbe6 	bl	8002760 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f96:	e008      	b.n	8003faa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f98:	f7fe fbe2 	bl	8002760 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e130      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003faa:	4b91      	ldr	r3, [pc, #580]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003fac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0ef      	beq.n	8003f98 <HAL_RCC_OscConfig+0x5cc>
 8003fb8:	e01b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003fba:	4b8d      	ldr	r3, [pc, #564]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003fbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fc0:	4a8b      	ldr	r2, [pc, #556]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003fc2:	f023 0301 	bic.w	r3, r3, #1
 8003fc6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fca:	f7fe fbc9 	bl	8002760 <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fd2:	f7fe fbc5 	bl	8002760 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e113      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003fe4:	4b82      	ldr	r3, [pc, #520]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8003fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1ef      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 8107 	beq.w	800420a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	2b02      	cmp	r3, #2
 8004002:	f040 80cb 	bne.w	800419c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004006:	4b7a      	ldr	r3, [pc, #488]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f003 0203 	and.w	r2, r3, #3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004016:	429a      	cmp	r2, r3
 8004018:	d12c      	bne.n	8004074 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004024:	3b01      	subs	r3, #1
 8004026:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d123      	bne.n	8004074 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004036:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004038:	429a      	cmp	r2, r3
 800403a:	d11b      	bne.n	8004074 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004046:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004048:	429a      	cmp	r2, r3
 800404a:	d113      	bne.n	8004074 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004056:	085b      	lsrs	r3, r3, #1
 8004058:	3b01      	subs	r3, #1
 800405a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800405c:	429a      	cmp	r2, r3
 800405e:	d109      	bne.n	8004074 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	085b      	lsrs	r3, r3, #1
 800406c:	3b01      	subs	r3, #1
 800406e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004070:	429a      	cmp	r2, r3
 8004072:	d06d      	beq.n	8004150 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d068      	beq.n	800414c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800407a:	4b5d      	ldr	r3, [pc, #372]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d105      	bne.n	8004092 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004086:	4b5a      	ldr	r3, [pc, #360]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e0ba      	b.n	800420c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004096:	4b56      	ldr	r3, [pc, #344]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a55      	ldr	r2, [pc, #340]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800409c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040a2:	f7fe fb5d 	bl	8002760 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040aa:	f7fe fb59 	bl	8002760 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e0a7      	b.n	800420c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040bc:	4b4c      	ldr	r3, [pc, #304]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1f0      	bne.n	80040aa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040c8:	4b49      	ldr	r3, [pc, #292]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80040ca:	68da      	ldr	r2, [r3, #12]
 80040cc:	4b49      	ldr	r3, [pc, #292]	; (80041f4 <HAL_RCC_OscConfig+0x828>)
 80040ce:	4013      	ands	r3, r2
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040d8:	3a01      	subs	r2, #1
 80040da:	0112      	lsls	r2, r2, #4
 80040dc:	4311      	orrs	r1, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040e2:	0212      	lsls	r2, r2, #8
 80040e4:	4311      	orrs	r1, r2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040ea:	0852      	lsrs	r2, r2, #1
 80040ec:	3a01      	subs	r2, #1
 80040ee:	0552      	lsls	r2, r2, #21
 80040f0:	4311      	orrs	r1, r2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040f6:	0852      	lsrs	r2, r2, #1
 80040f8:	3a01      	subs	r2, #1
 80040fa:	0652      	lsls	r2, r2, #25
 80040fc:	4311      	orrs	r1, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004102:	06d2      	lsls	r2, r2, #27
 8004104:	430a      	orrs	r2, r1
 8004106:	493a      	ldr	r1, [pc, #232]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004108:	4313      	orrs	r3, r2
 800410a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800410c:	4b38      	ldr	r3, [pc, #224]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a37      	ldr	r2, [pc, #220]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004116:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004118:	4b35      	ldr	r3, [pc, #212]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	4a34      	ldr	r2, [pc, #208]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800411e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004122:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004124:	f7fe fb1c 	bl	8002760 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412c:	f7fe fb18 	bl	8002760 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e066      	b.n	800420c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800413e:	4b2c      	ldr	r3, [pc, #176]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800414a:	e05e      	b.n	800420a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e05d      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004150:	4b27      	ldr	r3, [pc, #156]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d156      	bne.n	800420a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800415c:	4b24      	ldr	r3, [pc, #144]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a23      	ldr	r2, [pc, #140]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004166:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004168:	4b21      	ldr	r3, [pc, #132]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	4a20      	ldr	r2, [pc, #128]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 800416e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004172:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004174:	f7fe faf4 	bl	8002760 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417c:	f7fe faf0 	bl	8002760 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e03e      	b.n	800420c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800418e:	4b18      	ldr	r3, [pc, #96]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0x7b0>
 800419a:	e036      	b.n	800420a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2b0c      	cmp	r3, #12
 80041a0:	d031      	beq.n	8004206 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b13      	ldr	r3, [pc, #76]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a12      	ldr	r2, [pc, #72]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041ac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80041ae:	4b10      	ldr	r3, [pc, #64]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d105      	bne.n	80041c6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80041ba:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	4a0c      	ldr	r2, [pc, #48]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041c0:	f023 0303 	bic.w	r3, r3, #3
 80041c4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80041c6:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	4a09      	ldr	r2, [pc, #36]	; (80041f0 <HAL_RCC_OscConfig+0x824>)
 80041cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80041d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d6:	f7fe fac3 	bl	8002760 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041dc:	e00c      	b.n	80041f8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041de:	f7fe fabf 	bl	8002760 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d905      	bls.n	80041f8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e00d      	b.n	800420c <HAL_RCC_OscConfig+0x840>
 80041f0:	40021000 	.word	0x40021000
 80041f4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041f8:	4b06      	ldr	r3, [pc, #24]	; (8004214 <HAL_RCC_OscConfig+0x848>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1ec      	bne.n	80041de <HAL_RCC_OscConfig+0x812>
 8004204:	e001      	b.n	800420a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e000      	b.n	800420c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3720      	adds	r7, #32
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40021000 	.word	0x40021000

08004218 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e10f      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004230:	4b89      	ldr	r3, [pc, #548]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 030f 	and.w	r3, r3, #15
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	429a      	cmp	r2, r3
 800423c:	d910      	bls.n	8004260 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800423e:	4b86      	ldr	r3, [pc, #536]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f023 020f 	bic.w	r2, r3, #15
 8004246:	4984      	ldr	r1, [pc, #528]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	4313      	orrs	r3, r2
 800424c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800424e:	4b82      	ldr	r3, [pc, #520]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	429a      	cmp	r2, r3
 800425a:	d001      	beq.n	8004260 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e0f7      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 8089 	beq.w	8004380 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b03      	cmp	r3, #3
 8004274:	d133      	bne.n	80042de <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004276:	4b79      	ldr	r3, [pc, #484]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e0e4      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004286:	f000 fa11 	bl	80046ac <RCC_GetSysClockFreqFromPLLSource>
 800428a:	4603      	mov	r3, r0
 800428c:	4a74      	ldr	r2, [pc, #464]	; (8004460 <HAL_RCC_ClockConfig+0x248>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d955      	bls.n	800433e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004292:	4b72      	ldr	r3, [pc, #456]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10a      	bne.n	80042b4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800429e:	4b6f      	ldr	r3, [pc, #444]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042a6:	4a6d      	ldr	r2, [pc, #436]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80042a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042ae:	2380      	movs	r3, #128	; 0x80
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	e044      	b.n	800433e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d03e      	beq.n	800433e <HAL_RCC_ClockConfig+0x126>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d13a      	bne.n	800433e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042c8:	4b64      	ldr	r3, [pc, #400]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042d0:	4a62      	ldr	r2, [pc, #392]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80042d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042d6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042d8:	2380      	movs	r3, #128	; 0x80
 80042da:	617b      	str	r3, [r7, #20]
 80042dc:	e02f      	b.n	800433e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042e6:	4b5d      	ldr	r3, [pc, #372]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d115      	bne.n	800431e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e0ac      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d107      	bne.n	800430e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042fe:	4b57      	ldr	r3, [pc, #348]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e0a0      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800430e:	4b53      	ldr	r3, [pc, #332]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e098      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800431e:	f000 f8a7 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 8004322:	4603      	mov	r3, r0
 8004324:	4a4e      	ldr	r2, [pc, #312]	; (8004460 <HAL_RCC_ClockConfig+0x248>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d909      	bls.n	800433e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800432a:	4b4c      	ldr	r3, [pc, #304]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004332:	4a4a      	ldr	r2, [pc, #296]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004338:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800433a:	2380      	movs	r3, #128	; 0x80
 800433c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b47      	ldr	r3, [pc, #284]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4944      	ldr	r1, [pc, #272]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800434c:	4313      	orrs	r3, r2
 800434e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004350:	f7fe fa06 	bl	8002760 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fe fa02 	bl	8002760 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e070      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	4b3b      	ldr	r3, [pc, #236]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 020c 	and.w	r2, r3, #12
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	429a      	cmp	r2, r3
 800437e:	d1eb      	bne.n	8004358 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d009      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800438c:	4b33      	ldr	r3, [pc, #204]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4930      	ldr	r1, [pc, #192]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
 800439e:	e008      	b.n	80043b2 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	2b80      	cmp	r3, #128	; 0x80
 80043a4:	d105      	bne.n	80043b2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80043a6:	4b2d      	ldr	r3, [pc, #180]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	4a2c      	ldr	r2, [pc, #176]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80043ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043b0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043b2:	4b29      	ldr	r3, [pc, #164]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d210      	bcs.n	80043e2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c0:	4b25      	ldr	r3, [pc, #148]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f023 020f 	bic.w	r2, r3, #15
 80043c8:	4923      	ldr	r1, [pc, #140]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d0:	4b21      	ldr	r3, [pc, #132]	; (8004458 <HAL_RCC_ClockConfig+0x240>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 030f 	and.w	r3, r3, #15
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d001      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e036      	b.n	8004450 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0304 	and.w	r3, r3, #4
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043ee:	4b1b      	ldr	r3, [pc, #108]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	4918      	ldr	r1, [pc, #96]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b00      	cmp	r3, #0
 800440a:	d009      	beq.n	8004420 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800440c:	4b13      	ldr	r3, [pc, #76]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	4910      	ldr	r1, [pc, #64]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 800441c:	4313      	orrs	r3, r2
 800441e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004420:	f000 f826 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 8004424:	4602      	mov	r2, r0
 8004426:	4b0d      	ldr	r3, [pc, #52]	; (800445c <HAL_RCC_ClockConfig+0x244>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	091b      	lsrs	r3, r3, #4
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	490c      	ldr	r1, [pc, #48]	; (8004464 <HAL_RCC_ClockConfig+0x24c>)
 8004432:	5ccb      	ldrb	r3, [r1, r3]
 8004434:	f003 031f 	and.w	r3, r3, #31
 8004438:	fa22 f303 	lsr.w	r3, r2, r3
 800443c:	4a0a      	ldr	r2, [pc, #40]	; (8004468 <HAL_RCC_ClockConfig+0x250>)
 800443e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <HAL_RCC_ClockConfig+0x254>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe f93b 	bl	80026c0 <HAL_InitTick>
 800444a:	4603      	mov	r3, r0
 800444c:	73fb      	strb	r3, [r7, #15]

  return status;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40022000 	.word	0x40022000
 800445c:	40021000 	.word	0x40021000
 8004460:	04c4b400 	.word	0x04c4b400
 8004464:	08009a9c 	.word	0x08009a9c
 8004468:	20000000 	.word	0x20000000
 800446c:	20000004 	.word	0x20000004

08004470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004470:	b480      	push	{r7}
 8004472:	b089      	sub	sp, #36	; 0x24
 8004474:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	61fb      	str	r3, [r7, #28]
 800447a:	2300      	movs	r3, #0
 800447c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800447e:	4b3e      	ldr	r3, [pc, #248]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004488:	4b3b      	ldr	r3, [pc, #236]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0303 	and.w	r3, r3, #3
 8004490:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0x34>
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	2b0c      	cmp	r3, #12
 800449c:	d121      	bne.n	80044e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d11e      	bne.n	80044e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044a4:	4b34      	ldr	r3, [pc, #208]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d107      	bne.n	80044c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044b0:	4b31      	ldr	r3, [pc, #196]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 80044b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	61fb      	str	r3, [r7, #28]
 80044be:	e005      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044c0:	4b2d      	ldr	r3, [pc, #180]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	091b      	lsrs	r3, r3, #4
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044cc:	4a2b      	ldr	r2, [pc, #172]	; (800457c <HAL_RCC_GetSysClockFreq+0x10c>)
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10d      	bne.n	80044f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044e0:	e00a      	b.n	80044f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	2b04      	cmp	r3, #4
 80044e6:	d102      	bne.n	80044ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044e8:	4b25      	ldr	r3, [pc, #148]	; (8004580 <HAL_RCC_GetSysClockFreq+0x110>)
 80044ea:	61bb      	str	r3, [r7, #24]
 80044ec:	e004      	b.n	80044f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	d101      	bne.n	80044f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044f4:	4b23      	ldr	r3, [pc, #140]	; (8004584 <HAL_RCC_GetSysClockFreq+0x114>)
 80044f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	2b0c      	cmp	r3, #12
 80044fc:	d134      	bne.n	8004568 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044fe:	4b1e      	ldr	r3, [pc, #120]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b02      	cmp	r3, #2
 800450c:	d003      	beq.n	8004516 <HAL_RCC_GetSysClockFreq+0xa6>
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b03      	cmp	r3, #3
 8004512:	d003      	beq.n	800451c <HAL_RCC_GetSysClockFreq+0xac>
 8004514:	e005      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004516:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <HAL_RCC_GetSysClockFreq+0x110>)
 8004518:	617b      	str	r3, [r7, #20]
      break;
 800451a:	e005      	b.n	8004528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800451c:	4b19      	ldr	r3, [pc, #100]	; (8004584 <HAL_RCC_GetSysClockFreq+0x114>)
 800451e:	617b      	str	r3, [r7, #20]
      break;
 8004520:	e002      	b.n	8004528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	617b      	str	r3, [r7, #20]
      break;
 8004526:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004528:	4b13      	ldr	r3, [pc, #76]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	3301      	adds	r3, #1
 8004534:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004536:	4b10      	ldr	r3, [pc, #64]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	fb02 f203 	mul.w	r2, r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	fbb2 f3f3 	udiv	r3, r2, r3
 800454c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800454e:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <HAL_RCC_GetSysClockFreq+0x108>)
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	0e5b      	lsrs	r3, r3, #25
 8004554:	f003 0303 	and.w	r3, r3, #3
 8004558:	3301      	adds	r3, #1
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	fbb2 f3f3 	udiv	r3, r2, r3
 8004566:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004568:	69bb      	ldr	r3, [r7, #24]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3724      	adds	r7, #36	; 0x24
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40021000 	.word	0x40021000
 800457c:	08009ab4 	.word	0x08009ab4
 8004580:	00f42400 	.word	0x00f42400
 8004584:	007a1200 	.word	0x007a1200

08004588 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800458c:	4b03      	ldr	r3, [pc, #12]	; (800459c <HAL_RCC_GetHCLKFreq+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000000 	.word	0x20000000

080045a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045a4:	f7ff fff0 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	0a1b      	lsrs	r3, r3, #8
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4904      	ldr	r1, [pc, #16]	; (80045c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40021000 	.word	0x40021000
 80045c8:	08009aac 	.word	0x08009aac

080045cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045d0:	f7ff ffda 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b06      	ldr	r3, [pc, #24]	; (80045f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	0adb      	lsrs	r3, r3, #11
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4904      	ldr	r1, [pc, #16]	; (80045f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	f003 031f 	and.w	r3, r3, #31
 80045e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40021000 	.word	0x40021000
 80045f4:	08009aac 	.word	0x08009aac

080045f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004600:	2300      	movs	r3, #0
 8004602:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004604:	4b27      	ldr	r3, [pc, #156]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004610:	f7ff f908 	bl	8003824 <HAL_PWREx_GetVoltageRange>
 8004614:	6178      	str	r0, [r7, #20]
 8004616:	e014      	b.n	8004642 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004618:	4b22      	ldr	r3, [pc, #136]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800461a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461c:	4a21      	ldr	r2, [pc, #132]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800461e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004622:	6593      	str	r3, [r2, #88]	; 0x58
 8004624:	4b1f      	ldr	r3, [pc, #124]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004630:	f7ff f8f8 	bl	8003824 <HAL_PWREx_GetVoltageRange>
 8004634:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004636:	4b1b      	ldr	r3, [pc, #108]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463a:	4a1a      	ldr	r2, [pc, #104]	; (80046a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800463c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004640:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004648:	d10b      	bne.n	8004662 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b80      	cmp	r3, #128	; 0x80
 800464e:	d913      	bls.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2ba0      	cmp	r3, #160	; 0xa0
 8004654:	d902      	bls.n	800465c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004656:	2302      	movs	r3, #2
 8004658:	613b      	str	r3, [r7, #16]
 800465a:	e00d      	b.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800465c:	2301      	movs	r3, #1
 800465e:	613b      	str	r3, [r7, #16]
 8004660:	e00a      	b.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b7f      	cmp	r3, #127	; 0x7f
 8004666:	d902      	bls.n	800466e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004668:	2302      	movs	r3, #2
 800466a:	613b      	str	r3, [r7, #16]
 800466c:	e004      	b.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b70      	cmp	r3, #112	; 0x70
 8004672:	d101      	bne.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004674:	2301      	movs	r3, #1
 8004676:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004678:	4b0b      	ldr	r3, [pc, #44]	; (80046a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f023 020f 	bic.w	r2, r3, #15
 8004680:	4909      	ldr	r1, [pc, #36]	; (80046a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4313      	orrs	r3, r2
 8004686:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004688:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 030f 	and.w	r3, r3, #15
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	429a      	cmp	r2, r3
 8004694:	d001      	beq.n	800469a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40021000 	.word	0x40021000
 80046a8:	40022000 	.word	0x40022000

080046ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80046b6:	4b2d      	ldr	r3, [pc, #180]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d118      	bne.n	80046f4 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046c2:	4b2a      	ldr	r3, [pc, #168]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d107      	bne.n	80046de <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046ce:	4b27      	ldr	r3, [pc, #156]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80046d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046d4:	0a1b      	lsrs	r3, r3, #8
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	617b      	str	r3, [r7, #20]
 80046dc:	e005      	b.n	80046ea <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046de:	4b23      	ldr	r3, [pc, #140]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	091b      	lsrs	r3, r3, #4
 80046e4:	f003 030f 	and.w	r3, r3, #15
 80046e8:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046ea:	4a21      	ldr	r2, [pc, #132]	; (8004770 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046f2:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d003      	beq.n	800470c <RCC_GetSysClockFreqFromPLLSource+0x60>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2b03      	cmp	r3, #3
 8004708:	d003      	beq.n	8004712 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800470a:	e005      	b.n	8004718 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800470c:	4b19      	ldr	r3, [pc, #100]	; (8004774 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800470e:	613b      	str	r3, [r7, #16]
    break;
 8004710:	e005      	b.n	800471e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004712:	4b19      	ldr	r3, [pc, #100]	; (8004778 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004714:	613b      	str	r3, [r7, #16]
    break;
 8004716:	e002      	b.n	800471e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	613b      	str	r3, [r7, #16]
    break;
 800471c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800471e:	4b13      	ldr	r3, [pc, #76]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	f003 030f 	and.w	r3, r3, #15
 8004728:	3301      	adds	r3, #1
 800472a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800472c:	4b0f      	ldr	r3, [pc, #60]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	0a1b      	lsrs	r3, r3, #8
 8004732:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	fb02 f203 	mul.w	r2, r2, r3
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004742:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004744:	4b09      	ldr	r3, [pc, #36]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	0e5b      	lsrs	r3, r3, #25
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	3301      	adds	r3, #1
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	fbb2 f3f3 	udiv	r3, r2, r3
 800475c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800475e:	683b      	ldr	r3, [r7, #0]
}
 8004760:	4618      	mov	r0, r3
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40021000 	.word	0x40021000
 8004770:	08009ab4 	.word	0x08009ab4
 8004774:	00f42400 	.word	0x00f42400
 8004778:	007a1200 	.word	0x007a1200

0800477c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004784:	2300      	movs	r3, #0
 8004786:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004788:	2300      	movs	r3, #0
 800478a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004794:	2b00      	cmp	r3, #0
 8004796:	d040      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800479c:	2b80      	cmp	r3, #128	; 0x80
 800479e:	d02a      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80047a0:	2b80      	cmp	r3, #128	; 0x80
 80047a2:	d825      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80047a4:	2b60      	cmp	r3, #96	; 0x60
 80047a6:	d026      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80047a8:	2b60      	cmp	r3, #96	; 0x60
 80047aa:	d821      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80047ac:	2b40      	cmp	r3, #64	; 0x40
 80047ae:	d006      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x42>
 80047b0:	2b40      	cmp	r3, #64	; 0x40
 80047b2:	d81d      	bhi.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d009      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d010      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x62>
 80047bc:	e018      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047be:	4b89      	ldr	r3, [pc, #548]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	4a88      	ldr	r2, [pc, #544]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047c8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ca:	e015      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3304      	adds	r3, #4
 80047d0:	2100      	movs	r1, #0
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fb02 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 80047d8:	4603      	mov	r3, r0
 80047da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047dc:	e00c      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3320      	adds	r3, #32
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 fbed 	bl	8004fc4 <RCCEx_PLLSAI2_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ee:	e003      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	74fb      	strb	r3, [r7, #19]
      break;
 80047f4:	e000      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80047f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047f8:	7cfb      	ldrb	r3, [r7, #19]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10b      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047fe:	4b79      	ldr	r3, [pc, #484]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004800:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004804:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800480c:	4975      	ldr	r1, [pc, #468]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800480e:	4313      	orrs	r3, r2
 8004810:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004814:	e001      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004816:	7cfb      	ldrb	r3, [r7, #19]
 8004818:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d047      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800482e:	d030      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004834:	d82a      	bhi.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004836:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800483a:	d02a      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800483c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004840:	d824      	bhi.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004842:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004846:	d008      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484c:	d81e      	bhi.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004852:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004856:	d010      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004858:	e018      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800485a:	4b62      	ldr	r3, [pc, #392]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	4a61      	ldr	r2, [pc, #388]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004864:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004866:	e015      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3304      	adds	r3, #4
 800486c:	2100      	movs	r1, #0
 800486e:	4618      	mov	r0, r3
 8004870:	f000 fab4 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 8004874:	4603      	mov	r3, r0
 8004876:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004878:	e00c      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	3320      	adds	r3, #32
 800487e:	2100      	movs	r1, #0
 8004880:	4618      	mov	r0, r3
 8004882:	f000 fb9f 	bl	8004fc4 <RCCEx_PLLSAI2_Config>
 8004886:	4603      	mov	r3, r0
 8004888:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800488a:	e003      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	74fb      	strb	r3, [r7, #19]
      break;
 8004890:	e000      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004892:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004894:	7cfb      	ldrb	r3, [r7, #19]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10b      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800489a:	4b52      	ldr	r3, [pc, #328]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800489c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a8:	494e      	ldr	r1, [pc, #312]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80048b0:	e001      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b2:	7cfb      	ldrb	r3, [r7, #19]
 80048b4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 809f 	beq.w	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048c4:	2300      	movs	r3, #0
 80048c6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80048c8:	4b46      	ldr	r3, [pc, #280]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80048d8:	2300      	movs	r3, #0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00d      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048de:	4b41      	ldr	r3, [pc, #260]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e2:	4a40      	ldr	r2, [pc, #256]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048e8:	6593      	str	r3, [r2, #88]	; 0x58
 80048ea:	4b3e      	ldr	r3, [pc, #248]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048f2:	60bb      	str	r3, [r7, #8]
 80048f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048f6:	2301      	movs	r3, #1
 80048f8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048fa:	4b3b      	ldr	r3, [pc, #236]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a3a      	ldr	r2, [pc, #232]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004904:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004906:	f7fd ff2b 	bl	8002760 <HAL_GetTick>
 800490a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800490c:	e009      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800490e:	f7fd ff27 	bl	8002760 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b02      	cmp	r3, #2
 800491a:	d902      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	74fb      	strb	r3, [r7, #19]
        break;
 8004920:	e005      	b.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004922:	4b31      	ldr	r3, [pc, #196]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0ef      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800492e:	7cfb      	ldrb	r3, [r7, #19]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d15b      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004934:	4b2b      	ldr	r3, [pc, #172]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01f      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	429a      	cmp	r2, r3
 8004950:	d019      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004952:	4b24      	ldr	r3, [pc, #144]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800495c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800495e:	4b21      	ldr	r3, [pc, #132]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004964:	4a1f      	ldr	r2, [pc, #124]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800496a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800496e:	4b1d      	ldr	r3, [pc, #116]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004974:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800497a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800497e:	4a19      	ldr	r2, [pc, #100]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	2b00      	cmp	r3, #0
 800498e:	d016      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004990:	f7fd fee6 	bl	8002760 <HAL_GetTick>
 8004994:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004996:	e00b      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004998:	f7fd fee2 	bl	8002760 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d902      	bls.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	74fb      	strb	r3, [r7, #19]
            break;
 80049ae:	e006      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049b0:	4b0c      	ldr	r3, [pc, #48]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0ec      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10c      	bne.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049c4:	4b07      	ldr	r3, [pc, #28]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d4:	4903      	ldr	r1, [pc, #12]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80049dc:	e008      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049de:	7cfb      	ldrb	r3, [r7, #19]
 80049e0:	74bb      	strb	r3, [r7, #18]
 80049e2:	e005      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ec:	7cfb      	ldrb	r3, [r7, #19]
 80049ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049f0:	7c7b      	ldrb	r3, [r7, #17]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d105      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f6:	4ba0      	ldr	r3, [pc, #640]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fa:	4a9f      	ldr	r2, [pc, #636]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a0e:	4b9a      	ldr	r3, [pc, #616]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a14:	f023 0203 	bic.w	r2, r3, #3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a1c:	4996      	ldr	r1, [pc, #600]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00a      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a30:	4b91      	ldr	r3, [pc, #580]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a36:	f023 020c 	bic.w	r2, r3, #12
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	498e      	ldr	r1, [pc, #568]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a52:	4b89      	ldr	r3, [pc, #548]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a60:	4985      	ldr	r1, [pc, #532]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00a      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a74:	4b80      	ldr	r3, [pc, #512]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a82:	497d      	ldr	r1, [pc, #500]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0310 	and.w	r3, r3, #16
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a96:	4b78      	ldr	r3, [pc, #480]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa4:	4974      	ldr	r1, [pc, #464]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0320 	and.w	r3, r3, #32
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ab8:	4b6f      	ldr	r3, [pc, #444]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac6:	496c      	ldr	r1, [pc, #432]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ada:	4b67      	ldr	r3, [pc, #412]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ae8:	4963      	ldr	r1, [pc, #396]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00a      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004afc:	4b5e      	ldr	r3, [pc, #376]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b0a:	495b      	ldr	r1, [pc, #364]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b1e:	4b56      	ldr	r3, [pc, #344]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2c:	4952      	ldr	r1, [pc, #328]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b40:	4b4d      	ldr	r3, [pc, #308]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b4e:	494a      	ldr	r1, [pc, #296]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b62:	4b45      	ldr	r3, [pc, #276]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	4941      	ldr	r1, [pc, #260]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b84:	4b3c      	ldr	r3, [pc, #240]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b8a:	f023 0203 	bic.w	r2, r3, #3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b92:	4939      	ldr	r1, [pc, #228]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d028      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ba6:	4b34      	ldr	r3, [pc, #208]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bb4:	4930      	ldr	r1, [pc, #192]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bc4:	d106      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc6:	4b2c      	ldr	r3, [pc, #176]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	4a2b      	ldr	r2, [pc, #172]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bd0:	60d3      	str	r3, [r2, #12]
 8004bd2:	e011      	b.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3304      	adds	r3, #4
 8004be2:	2101      	movs	r1, #1
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 f8f9 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 8004bea:	4603      	mov	r3, r0
 8004bec:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004bee:	7cfb      	ldrb	r3, [r7, #19]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d04d      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c0c:	d108      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004c0e:	4b1a      	ldr	r3, [pc, #104]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c14:	4a18      	ldr	r2, [pc, #96]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c1a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004c1e:	e012      	b.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004c20:	4b15      	ldr	r3, [pc, #84]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c26:	4a14      	ldr	r2, [pc, #80]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c2c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004c30:	4b11      	ldr	r3, [pc, #68]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c3e:	490e      	ldr	r1, [pc, #56]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c4e:	d106      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c50:	4b09      	ldr	r3, [pc, #36]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4a08      	ldr	r2, [pc, #32]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c5a:	60d3      	str	r3, [r2, #12]
 8004c5c:	e020      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c66:	d109      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c68:	4b03      	ldr	r3, [pc, #12]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	4a02      	ldr	r2, [pc, #8]	; (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c72:	60d3      	str	r3, [r2, #12]
 8004c74:	e014      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004c76:	bf00      	nop
 8004c78:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c84:	d10c      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	2101      	movs	r1, #1
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 f8a5 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 8004c92:	4603      	mov	r3, r0
 8004c94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c96:	7cfb      	ldrb	r3, [r7, #19]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004c9c:	7cfb      	ldrb	r3, [r7, #19]
 8004c9e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d028      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cac:	4b4a      	ldr	r3, [pc, #296]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cba:	4947      	ldr	r1, [pc, #284]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cca:	d106      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ccc:	4b42      	ldr	r3, [pc, #264]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	4a41      	ldr	r2, [pc, #260]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cd6:	60d3      	str	r3, [r2, #12]
 8004cd8:	e011      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ce2:	d10c      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3304      	adds	r3, #4
 8004ce8:	2101      	movs	r1, #1
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 f876 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cf4:	7cfb      	ldrb	r3, [r7, #19]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004cfa:	7cfb      	ldrb	r3, [r7, #19]
 8004cfc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d01e      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d0a:	4b33      	ldr	r3, [pc, #204]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d10:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d1a:	492f      	ldr	r1, [pc, #188]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d2c:	d10c      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	3304      	adds	r3, #4
 8004d32:	2102      	movs	r1, #2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 f851 	bl	8004ddc <RCCEx_PLLSAI1_Config>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d3e:	7cfb      	ldrb	r3, [r7, #19]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004d44:	7cfb      	ldrb	r3, [r7, #19]
 8004d46:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00b      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d54:	4b20      	ldr	r3, [pc, #128]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d5a:	f023 0204 	bic.w	r2, r3, #4
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d64:	491c      	ldr	r1, [pc, #112]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00b      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004d78:	4b17      	ldr	r3, [pc, #92]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d7e:	f023 0218 	bic.w	r2, r3, #24
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d88:	4913      	ldr	r1, [pc, #76]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d017      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004d9c:	4b0e      	ldr	r3, [pc, #56]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004da2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dac:	490a      	ldr	r1, [pc, #40]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dbe:	d105      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc0:	4b05      	ldr	r3, [pc, #20]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a04      	ldr	r2, [pc, #16]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004dcc:	7cbb      	ldrb	r3, [r7, #18]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40021000 	.word	0x40021000

08004ddc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004de6:	2300      	movs	r3, #0
 8004de8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dea:	4b72      	ldr	r3, [pc, #456]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00e      	beq.n	8004e14 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004df6:	4b6f      	ldr	r3, [pc, #444]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f003 0203 	and.w	r2, r3, #3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d103      	bne.n	8004e0e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
       ||
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d142      	bne.n	8004e94 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	73fb      	strb	r3, [r7, #15]
 8004e12:	e03f      	b.n	8004e94 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d018      	beq.n	8004e4e <RCCEx_PLLSAI1_Config+0x72>
 8004e1c:	2b03      	cmp	r3, #3
 8004e1e:	d825      	bhi.n	8004e6c <RCCEx_PLLSAI1_Config+0x90>
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d002      	beq.n	8004e2a <RCCEx_PLLSAI1_Config+0x4e>
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d009      	beq.n	8004e3c <RCCEx_PLLSAI1_Config+0x60>
 8004e28:	e020      	b.n	8004e6c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e2a:	4b62      	ldr	r3, [pc, #392]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11d      	bne.n	8004e72 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e3a:	e01a      	b.n	8004e72 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e3c:	4b5d      	ldr	r3, [pc, #372]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d116      	bne.n	8004e76 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e4c:	e013      	b.n	8004e76 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e4e:	4b59      	ldr	r3, [pc, #356]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10f      	bne.n	8004e7a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e5a:	4b56      	ldr	r3, [pc, #344]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e6a:	e006      	b.n	8004e7a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e70:	e004      	b.n	8004e7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e72:	bf00      	nop
 8004e74:	e002      	b.n	8004e7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e76:	bf00      	nop
 8004e78:	e000      	b.n	8004e7c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004e7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d108      	bne.n	8004e94 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004e82:	4b4c      	ldr	r3, [pc, #304]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f023 0203 	bic.w	r2, r3, #3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4949      	ldr	r1, [pc, #292]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f040 8086 	bne.w	8004fa8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e9c:	4b45      	ldr	r3, [pc, #276]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a44      	ldr	r2, [pc, #272]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ea2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ea6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea8:	f7fd fc5a 	bl	8002760 <HAL_GetTick>
 8004eac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004eae:	e009      	b.n	8004ec4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004eb0:	f7fd fc56 	bl	8002760 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d902      	bls.n	8004ec4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	73fb      	strb	r3, [r7, #15]
        break;
 8004ec2:	e005      	b.n	8004ed0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ec4:	4b3b      	ldr	r3, [pc, #236]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1ef      	bne.n	8004eb0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d168      	bne.n	8004fa8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d113      	bne.n	8004f04 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004edc:	4b35      	ldr	r3, [pc, #212]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ede:	691a      	ldr	r2, [r3, #16]
 8004ee0:	4b35      	ldr	r3, [pc, #212]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6892      	ldr	r2, [r2, #8]
 8004ee8:	0211      	lsls	r1, r2, #8
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	68d2      	ldr	r2, [r2, #12]
 8004eee:	06d2      	lsls	r2, r2, #27
 8004ef0:	4311      	orrs	r1, r2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6852      	ldr	r2, [r2, #4]
 8004ef6:	3a01      	subs	r2, #1
 8004ef8:	0112      	lsls	r2, r2, #4
 8004efa:	430a      	orrs	r2, r1
 8004efc:	492d      	ldr	r1, [pc, #180]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	610b      	str	r3, [r1, #16]
 8004f02:	e02d      	b.n	8004f60 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d115      	bne.n	8004f36 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f0a:	4b2a      	ldr	r3, [pc, #168]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f0c:	691a      	ldr	r2, [r3, #16]
 8004f0e:	4b2b      	ldr	r3, [pc, #172]	; (8004fbc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6892      	ldr	r2, [r2, #8]
 8004f16:	0211      	lsls	r1, r2, #8
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6912      	ldr	r2, [r2, #16]
 8004f1c:	0852      	lsrs	r2, r2, #1
 8004f1e:	3a01      	subs	r2, #1
 8004f20:	0552      	lsls	r2, r2, #21
 8004f22:	4311      	orrs	r1, r2
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6852      	ldr	r2, [r2, #4]
 8004f28:	3a01      	subs	r2, #1
 8004f2a:	0112      	lsls	r2, r2, #4
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	4921      	ldr	r1, [pc, #132]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	610b      	str	r3, [r1, #16]
 8004f34:	e014      	b.n	8004f60 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f36:	4b1f      	ldr	r3, [pc, #124]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	4b21      	ldr	r3, [pc, #132]	; (8004fc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6892      	ldr	r2, [r2, #8]
 8004f42:	0211      	lsls	r1, r2, #8
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6952      	ldr	r2, [r2, #20]
 8004f48:	0852      	lsrs	r2, r2, #1
 8004f4a:	3a01      	subs	r2, #1
 8004f4c:	0652      	lsls	r2, r2, #25
 8004f4e:	4311      	orrs	r1, r2
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6852      	ldr	r2, [r2, #4]
 8004f54:	3a01      	subs	r2, #1
 8004f56:	0112      	lsls	r2, r2, #4
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	4916      	ldr	r1, [pc, #88]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f60:	4b14      	ldr	r3, [pc, #80]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a13      	ldr	r2, [pc, #76]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6c:	f7fd fbf8 	bl	8002760 <HAL_GetTick>
 8004f70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f72:	e009      	b.n	8004f88 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f74:	f7fd fbf4 	bl	8002760 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d902      	bls.n	8004f88 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	73fb      	strb	r3, [r7, #15]
          break;
 8004f86:	e005      	b.n	8004f94 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f88:	4b0a      	ldr	r3, [pc, #40]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0ef      	beq.n	8004f74 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004f94:	7bfb      	ldrb	r3, [r7, #15]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f9a:	4b06      	ldr	r3, [pc, #24]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f9c:	691a      	ldr	r2, [r3, #16]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	4904      	ldr	r1, [pc, #16]	; (8004fb4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	07ff800f 	.word	0x07ff800f
 8004fbc:	ff9f800f 	.word	0xff9f800f
 8004fc0:	f9ff800f 	.word	0xf9ff800f

08004fc4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004fd2:	4b72      	ldr	r3, [pc, #456]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00e      	beq.n	8004ffc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004fde:	4b6f      	ldr	r3, [pc, #444]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f003 0203 	and.w	r2, r3, #3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d103      	bne.n	8004ff6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
       ||
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d142      	bne.n	800507c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
 8004ffa:	e03f      	b.n	800507c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2b03      	cmp	r3, #3
 8005002:	d018      	beq.n	8005036 <RCCEx_PLLSAI2_Config+0x72>
 8005004:	2b03      	cmp	r3, #3
 8005006:	d825      	bhi.n	8005054 <RCCEx_PLLSAI2_Config+0x90>
 8005008:	2b01      	cmp	r3, #1
 800500a:	d002      	beq.n	8005012 <RCCEx_PLLSAI2_Config+0x4e>
 800500c:	2b02      	cmp	r3, #2
 800500e:	d009      	beq.n	8005024 <RCCEx_PLLSAI2_Config+0x60>
 8005010:	e020      	b.n	8005054 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005012:	4b62      	ldr	r3, [pc, #392]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d11d      	bne.n	800505a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005022:	e01a      	b.n	800505a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005024:	4b5d      	ldr	r3, [pc, #372]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502c:	2b00      	cmp	r3, #0
 800502e:	d116      	bne.n	800505e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005034:	e013      	b.n	800505e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005036:	4b59      	ldr	r3, [pc, #356]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10f      	bne.n	8005062 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005042:	4b56      	ldr	r3, [pc, #344]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d109      	bne.n	8005062 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005052:	e006      	b.n	8005062 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	73fb      	strb	r3, [r7, #15]
      break;
 8005058:	e004      	b.n	8005064 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800505a:	bf00      	nop
 800505c:	e002      	b.n	8005064 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800505e:	bf00      	nop
 8005060:	e000      	b.n	8005064 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005062:	bf00      	nop
    }

    if(status == HAL_OK)
 8005064:	7bfb      	ldrb	r3, [r7, #15]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d108      	bne.n	800507c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800506a:	4b4c      	ldr	r3, [pc, #304]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f023 0203 	bic.w	r2, r3, #3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4949      	ldr	r1, [pc, #292]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005078:	4313      	orrs	r3, r2
 800507a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b00      	cmp	r3, #0
 8005080:	f040 8086 	bne.w	8005190 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005084:	4b45      	ldr	r3, [pc, #276]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a44      	ldr	r2, [pc, #272]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 800508a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800508e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005090:	f7fd fb66 	bl	8002760 <HAL_GetTick>
 8005094:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005096:	e009      	b.n	80050ac <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005098:	f7fd fb62 	bl	8002760 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d902      	bls.n	80050ac <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	73fb      	strb	r3, [r7, #15]
        break;
 80050aa:	e005      	b.n	80050b8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050ac:	4b3b      	ldr	r3, [pc, #236]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1ef      	bne.n	8005098 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d168      	bne.n	8005190 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d113      	bne.n	80050ec <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050c4:	4b35      	ldr	r3, [pc, #212]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 80050c6:	695a      	ldr	r2, [r3, #20]
 80050c8:	4b35      	ldr	r3, [pc, #212]	; (80051a0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80050ca:	4013      	ands	r3, r2
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	6892      	ldr	r2, [r2, #8]
 80050d0:	0211      	lsls	r1, r2, #8
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	68d2      	ldr	r2, [r2, #12]
 80050d6:	06d2      	lsls	r2, r2, #27
 80050d8:	4311      	orrs	r1, r2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6852      	ldr	r2, [r2, #4]
 80050de:	3a01      	subs	r2, #1
 80050e0:	0112      	lsls	r2, r2, #4
 80050e2:	430a      	orrs	r2, r1
 80050e4:	492d      	ldr	r1, [pc, #180]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	614b      	str	r3, [r1, #20]
 80050ea:	e02d      	b.n	8005148 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d115      	bne.n	800511e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050f2:	4b2a      	ldr	r3, [pc, #168]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 80050f4:	695a      	ldr	r2, [r3, #20]
 80050f6:	4b2b      	ldr	r3, [pc, #172]	; (80051a4 <RCCEx_PLLSAI2_Config+0x1e0>)
 80050f8:	4013      	ands	r3, r2
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	6892      	ldr	r2, [r2, #8]
 80050fe:	0211      	lsls	r1, r2, #8
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6912      	ldr	r2, [r2, #16]
 8005104:	0852      	lsrs	r2, r2, #1
 8005106:	3a01      	subs	r2, #1
 8005108:	0552      	lsls	r2, r2, #21
 800510a:	4311      	orrs	r1, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6852      	ldr	r2, [r2, #4]
 8005110:	3a01      	subs	r2, #1
 8005112:	0112      	lsls	r2, r2, #4
 8005114:	430a      	orrs	r2, r1
 8005116:	4921      	ldr	r1, [pc, #132]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005118:	4313      	orrs	r3, r2
 800511a:	614b      	str	r3, [r1, #20]
 800511c:	e014      	b.n	8005148 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800511e:	4b1f      	ldr	r3, [pc, #124]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005120:	695a      	ldr	r2, [r3, #20]
 8005122:	4b21      	ldr	r3, [pc, #132]	; (80051a8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005124:	4013      	ands	r3, r2
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6892      	ldr	r2, [r2, #8]
 800512a:	0211      	lsls	r1, r2, #8
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6952      	ldr	r2, [r2, #20]
 8005130:	0852      	lsrs	r2, r2, #1
 8005132:	3a01      	subs	r2, #1
 8005134:	0652      	lsls	r2, r2, #25
 8005136:	4311      	orrs	r1, r2
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6852      	ldr	r2, [r2, #4]
 800513c:	3a01      	subs	r2, #1
 800513e:	0112      	lsls	r2, r2, #4
 8005140:	430a      	orrs	r2, r1
 8005142:	4916      	ldr	r1, [pc, #88]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005144:	4313      	orrs	r3, r2
 8005146:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005148:	4b14      	ldr	r3, [pc, #80]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a13      	ldr	r2, [pc, #76]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 800514e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005152:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005154:	f7fd fb04 	bl	8002760 <HAL_GetTick>
 8005158:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800515a:	e009      	b.n	8005170 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800515c:	f7fd fb00 	bl	8002760 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d902      	bls.n	8005170 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	73fb      	strb	r3, [r7, #15]
          break;
 800516e:	e005      	b.n	800517c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005170:	4b0a      	ldr	r3, [pc, #40]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0ef      	beq.n	800515c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d106      	bne.n	8005190 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005182:	4b06      	ldr	r3, [pc, #24]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	4904      	ldr	r1, [pc, #16]	; (800519c <RCCEx_PLLSAI2_Config+0x1d8>)
 800518c:	4313      	orrs	r3, r2
 800518e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005190:	7bfb      	ldrb	r3, [r7, #15]
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	40021000 	.word	0x40021000
 80051a0:	07ff800f 	.word	0x07ff800f
 80051a4:	ff9f800f 	.word	0xff9f800f
 80051a8:	f9ff800f 	.word	0xf9ff800f

080051ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e049      	b.n	8005252 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7fc ff80 	bl	80020d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f000 fb7a 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b082      	sub	sp, #8
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e049      	b.n	8005300 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d106      	bne.n	8005286 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f841 	bl	8005308 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2202      	movs	r2, #2
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3304      	adds	r3, #4
 8005296:	4619      	mov	r1, r3
 8005298:	4610      	mov	r0, r2
 800529a:	f000 fb23 	bl	80058e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d109      	bne.n	8005340 <HAL_TIM_PWM_Start+0x24>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	bf14      	ite	ne
 8005338:	2301      	movne	r3, #1
 800533a:	2300      	moveq	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	e03c      	b.n	80053ba <HAL_TIM_PWM_Start+0x9e>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b04      	cmp	r3, #4
 8005344:	d109      	bne.n	800535a <HAL_TIM_PWM_Start+0x3e>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b01      	cmp	r3, #1
 8005350:	bf14      	ite	ne
 8005352:	2301      	movne	r3, #1
 8005354:	2300      	moveq	r3, #0
 8005356:	b2db      	uxtb	r3, r3
 8005358:	e02f      	b.n	80053ba <HAL_TIM_PWM_Start+0x9e>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b08      	cmp	r3, #8
 800535e:	d109      	bne.n	8005374 <HAL_TIM_PWM_Start+0x58>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b01      	cmp	r3, #1
 800536a:	bf14      	ite	ne
 800536c:	2301      	movne	r3, #1
 800536e:	2300      	moveq	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	e022      	b.n	80053ba <HAL_TIM_PWM_Start+0x9e>
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b0c      	cmp	r3, #12
 8005378:	d109      	bne.n	800538e <HAL_TIM_PWM_Start+0x72>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b01      	cmp	r3, #1
 8005384:	bf14      	ite	ne
 8005386:	2301      	movne	r3, #1
 8005388:	2300      	moveq	r3, #0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	e015      	b.n	80053ba <HAL_TIM_PWM_Start+0x9e>
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b10      	cmp	r3, #16
 8005392:	d109      	bne.n	80053a8 <HAL_TIM_PWM_Start+0x8c>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800539a:	b2db      	uxtb	r3, r3
 800539c:	2b01      	cmp	r3, #1
 800539e:	bf14      	ite	ne
 80053a0:	2301      	movne	r3, #1
 80053a2:	2300      	moveq	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	e008      	b.n	80053ba <HAL_TIM_PWM_Start+0x9e>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	bf14      	ite	ne
 80053b4:	2301      	movne	r3, #1
 80053b6:	2300      	moveq	r3, #0
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e09c      	b.n	80054fc <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d104      	bne.n	80053d2 <HAL_TIM_PWM_Start+0xb6>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053d0:	e023      	b.n	800541a <HAL_TIM_PWM_Start+0xfe>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d104      	bne.n	80053e2 <HAL_TIM_PWM_Start+0xc6>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053e0:	e01b      	b.n	800541a <HAL_TIM_PWM_Start+0xfe>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d104      	bne.n	80053f2 <HAL_TIM_PWM_Start+0xd6>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053f0:	e013      	b.n	800541a <HAL_TIM_PWM_Start+0xfe>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b0c      	cmp	r3, #12
 80053f6:	d104      	bne.n	8005402 <HAL_TIM_PWM_Start+0xe6>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005400:	e00b      	b.n	800541a <HAL_TIM_PWM_Start+0xfe>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b10      	cmp	r3, #16
 8005406:	d104      	bne.n	8005412 <HAL_TIM_PWM_Start+0xf6>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005410:	e003      	b.n	800541a <HAL_TIM_PWM_Start+0xfe>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2202      	movs	r2, #2
 8005416:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2201      	movs	r2, #1
 8005420:	6839      	ldr	r1, [r7, #0]
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fe68 	bl	80060f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a35      	ldr	r2, [pc, #212]	; (8005504 <HAL_TIM_PWM_Start+0x1e8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d013      	beq.n	800545a <HAL_TIM_PWM_Start+0x13e>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a34      	ldr	r2, [pc, #208]	; (8005508 <HAL_TIM_PWM_Start+0x1ec>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00e      	beq.n	800545a <HAL_TIM_PWM_Start+0x13e>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a32      	ldr	r2, [pc, #200]	; (800550c <HAL_TIM_PWM_Start+0x1f0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d009      	beq.n	800545a <HAL_TIM_PWM_Start+0x13e>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a31      	ldr	r2, [pc, #196]	; (8005510 <HAL_TIM_PWM_Start+0x1f4>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d004      	beq.n	800545a <HAL_TIM_PWM_Start+0x13e>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a2f      	ldr	r2, [pc, #188]	; (8005514 <HAL_TIM_PWM_Start+0x1f8>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d101      	bne.n	800545e <HAL_TIM_PWM_Start+0x142>
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <HAL_TIM_PWM_Start+0x144>
 800545e:	2300      	movs	r3, #0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005472:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a22      	ldr	r2, [pc, #136]	; (8005504 <HAL_TIM_PWM_Start+0x1e8>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d01d      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005486:	d018      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a22      	ldr	r2, [pc, #136]	; (8005518 <HAL_TIM_PWM_Start+0x1fc>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d013      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a21      	ldr	r2, [pc, #132]	; (800551c <HAL_TIM_PWM_Start+0x200>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00e      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1f      	ldr	r2, [pc, #124]	; (8005520 <HAL_TIM_PWM_Start+0x204>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d009      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a17      	ldr	r2, [pc, #92]	; (8005508 <HAL_TIM_PWM_Start+0x1ec>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d004      	beq.n	80054ba <HAL_TIM_PWM_Start+0x19e>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a15      	ldr	r2, [pc, #84]	; (800550c <HAL_TIM_PWM_Start+0x1f0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d115      	bne.n	80054e6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	4b18      	ldr	r3, [pc, #96]	; (8005524 <HAL_TIM_PWM_Start+0x208>)
 80054c2:	4013      	ands	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2b06      	cmp	r3, #6
 80054ca:	d015      	beq.n	80054f8 <HAL_TIM_PWM_Start+0x1dc>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054d2:	d011      	beq.n	80054f8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e4:	e008      	b.n	80054f8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0201 	orr.w	r2, r2, #1
 80054f4:	601a      	str	r2, [r3, #0]
 80054f6:	e000      	b.n	80054fa <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40013400 	.word	0x40013400
 800550c:	40014000 	.word	0x40014000
 8005510:	40014400 	.word	0x40014400
 8005514:	40014800 	.word	0x40014800
 8005518:	40000400 	.word	0x40000400
 800551c:	40000800 	.word	0x40000800
 8005520:	40000c00 	.word	0x40000c00
 8005524:	00010007 	.word	0x00010007

08005528 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005534:	2300      	movs	r3, #0
 8005536:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800553e:	2b01      	cmp	r3, #1
 8005540:	d101      	bne.n	8005546 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005542:	2302      	movs	r3, #2
 8005544:	e0ff      	b.n	8005746 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b14      	cmp	r3, #20
 8005552:	f200 80f0 	bhi.w	8005736 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005556:	a201      	add	r2, pc, #4	; (adr r2, 800555c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555c:	080055b1 	.word	0x080055b1
 8005560:	08005737 	.word	0x08005737
 8005564:	08005737 	.word	0x08005737
 8005568:	08005737 	.word	0x08005737
 800556c:	080055f1 	.word	0x080055f1
 8005570:	08005737 	.word	0x08005737
 8005574:	08005737 	.word	0x08005737
 8005578:	08005737 	.word	0x08005737
 800557c:	08005633 	.word	0x08005633
 8005580:	08005737 	.word	0x08005737
 8005584:	08005737 	.word	0x08005737
 8005588:	08005737 	.word	0x08005737
 800558c:	08005673 	.word	0x08005673
 8005590:	08005737 	.word	0x08005737
 8005594:	08005737 	.word	0x08005737
 8005598:	08005737 	.word	0x08005737
 800559c:	080056b5 	.word	0x080056b5
 80055a0:	08005737 	.word	0x08005737
 80055a4:	08005737 	.word	0x08005737
 80055a8:	08005737 	.word	0x08005737
 80055ac:	080056f5 	.word	0x080056f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68b9      	ldr	r1, [r7, #8]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fa2e 	bl	8005a18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	699a      	ldr	r2, [r3, #24]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0208 	orr.w	r2, r2, #8
 80055ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699a      	ldr	r2, [r3, #24]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0204 	bic.w	r2, r2, #4
 80055da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6999      	ldr	r1, [r3, #24]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	691a      	ldr	r2, [r3, #16]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	619a      	str	r2, [r3, #24]
      break;
 80055ee:	e0a5      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 fa9e 	bl	8005b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800560a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699a      	ldr	r2, [r3, #24]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800561a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6999      	ldr	r1, [r3, #24]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	021a      	lsls	r2, r3, #8
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	619a      	str	r2, [r3, #24]
      break;
 8005630:	e084      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68b9      	ldr	r1, [r7, #8]
 8005638:	4618      	mov	r0, r3
 800563a:	f000 fb07 	bl	8005c4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	69da      	ldr	r2, [r3, #28]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f042 0208 	orr.w	r2, r2, #8
 800564c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69da      	ldr	r2, [r3, #28]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f022 0204 	bic.w	r2, r2, #4
 800565c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69d9      	ldr	r1, [r3, #28]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	61da      	str	r2, [r3, #28]
      break;
 8005670:	e064      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68b9      	ldr	r1, [r7, #8]
 8005678:	4618      	mov	r0, r3
 800567a:	f000 fb6f 	bl	8005d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800568c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69da      	ldr	r2, [r3, #28]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800569c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69d9      	ldr	r1, [r3, #28]
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	021a      	lsls	r2, r3, #8
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	61da      	str	r2, [r3, #28]
      break;
 80056b2:	e043      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fbb8 	bl	8005e30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 0208 	orr.w	r2, r2, #8
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0204 	bic.w	r2, r2, #4
 80056de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056f2:	e023      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fbfc 	bl	8005ef8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800570e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800571e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	021a      	lsls	r2, r3, #8
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005734:	e002      	b.n	800573c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	75fb      	strb	r3, [r7, #23]
      break;
 800573a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005744:	7dfb      	ldrb	r3, [r7, #23]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop

08005750 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIM_ConfigClockSource+0x1c>
 8005768:	2302      	movs	r3, #2
 800576a:	e0b6      	b.n	80058da <HAL_TIM_ConfigClockSource+0x18a>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800578a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800578e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005796:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057a8:	d03e      	beq.n	8005828 <HAL_TIM_ConfigClockSource+0xd8>
 80057aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ae:	f200 8087 	bhi.w	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b6:	f000 8086 	beq.w	80058c6 <HAL_TIM_ConfigClockSource+0x176>
 80057ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057be:	d87f      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057c0:	2b70      	cmp	r3, #112	; 0x70
 80057c2:	d01a      	beq.n	80057fa <HAL_TIM_ConfigClockSource+0xaa>
 80057c4:	2b70      	cmp	r3, #112	; 0x70
 80057c6:	d87b      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057c8:	2b60      	cmp	r3, #96	; 0x60
 80057ca:	d050      	beq.n	800586e <HAL_TIM_ConfigClockSource+0x11e>
 80057cc:	2b60      	cmp	r3, #96	; 0x60
 80057ce:	d877      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057d0:	2b50      	cmp	r3, #80	; 0x50
 80057d2:	d03c      	beq.n	800584e <HAL_TIM_ConfigClockSource+0xfe>
 80057d4:	2b50      	cmp	r3, #80	; 0x50
 80057d6:	d873      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057d8:	2b40      	cmp	r3, #64	; 0x40
 80057da:	d058      	beq.n	800588e <HAL_TIM_ConfigClockSource+0x13e>
 80057dc:	2b40      	cmp	r3, #64	; 0x40
 80057de:	d86f      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057e0:	2b30      	cmp	r3, #48	; 0x30
 80057e2:	d064      	beq.n	80058ae <HAL_TIM_ConfigClockSource+0x15e>
 80057e4:	2b30      	cmp	r3, #48	; 0x30
 80057e6:	d86b      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d060      	beq.n	80058ae <HAL_TIM_ConfigClockSource+0x15e>
 80057ec:	2b20      	cmp	r3, #32
 80057ee:	d867      	bhi.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d05c      	beq.n	80058ae <HAL_TIM_ConfigClockSource+0x15e>
 80057f4:	2b10      	cmp	r3, #16
 80057f6:	d05a      	beq.n	80058ae <HAL_TIM_ConfigClockSource+0x15e>
 80057f8:	e062      	b.n	80058c0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6818      	ldr	r0, [r3, #0]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	6899      	ldr	r1, [r3, #8]
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f000 fc55 	bl	80060b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800581c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	609a      	str	r2, [r3, #8]
      break;
 8005826:	e04f      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6818      	ldr	r0, [r3, #0]
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	6899      	ldr	r1, [r3, #8]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f000 fc3e 	bl	80060b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689a      	ldr	r2, [r3, #8]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800584a:	609a      	str	r2, [r3, #8]
      break;
 800584c:	e03c      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6818      	ldr	r0, [r3, #0]
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	6859      	ldr	r1, [r3, #4]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	461a      	mov	r2, r3
 800585c:	f000 fbb2 	bl	8005fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2150      	movs	r1, #80	; 0x50
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fc0b 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 800586c:	e02c      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	6859      	ldr	r1, [r3, #4]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	461a      	mov	r2, r3
 800587c:	f000 fbd1 	bl	8006022 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2160      	movs	r1, #96	; 0x60
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fbfb 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 800588c:	e01c      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	6859      	ldr	r1, [r3, #4]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	461a      	mov	r2, r3
 800589c:	f000 fb92 	bl	8005fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2140      	movs	r1, #64	; 0x40
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fbeb 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 80058ac:	e00c      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4619      	mov	r1, r3
 80058b8:	4610      	mov	r0, r2
 80058ba:	f000 fbe2 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 80058be:	e003      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	73fb      	strb	r3, [r7, #15]
      break;
 80058c4:	e000      	b.n	80058c8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80058c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a40      	ldr	r2, [pc, #256]	; (80059f8 <TIM_Base_SetConfig+0x114>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d013      	beq.n	8005924 <TIM_Base_SetConfig+0x40>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005902:	d00f      	beq.n	8005924 <TIM_Base_SetConfig+0x40>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a3d      	ldr	r2, [pc, #244]	; (80059fc <TIM_Base_SetConfig+0x118>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d00b      	beq.n	8005924 <TIM_Base_SetConfig+0x40>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a3c      	ldr	r2, [pc, #240]	; (8005a00 <TIM_Base_SetConfig+0x11c>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d007      	beq.n	8005924 <TIM_Base_SetConfig+0x40>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a3b      	ldr	r2, [pc, #236]	; (8005a04 <TIM_Base_SetConfig+0x120>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d003      	beq.n	8005924 <TIM_Base_SetConfig+0x40>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a3a      	ldr	r2, [pc, #232]	; (8005a08 <TIM_Base_SetConfig+0x124>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d108      	bne.n	8005936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800592a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a2f      	ldr	r2, [pc, #188]	; (80059f8 <TIM_Base_SetConfig+0x114>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d01f      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005944:	d01b      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a2c      	ldr	r2, [pc, #176]	; (80059fc <TIM_Base_SetConfig+0x118>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d017      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a2b      	ldr	r2, [pc, #172]	; (8005a00 <TIM_Base_SetConfig+0x11c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d013      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a2a      	ldr	r2, [pc, #168]	; (8005a04 <TIM_Base_SetConfig+0x120>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d00f      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a29      	ldr	r2, [pc, #164]	; (8005a08 <TIM_Base_SetConfig+0x124>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d00b      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a28      	ldr	r2, [pc, #160]	; (8005a0c <TIM_Base_SetConfig+0x128>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d007      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a27      	ldr	r2, [pc, #156]	; (8005a10 <TIM_Base_SetConfig+0x12c>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d003      	beq.n	800597e <TIM_Base_SetConfig+0x9a>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a26      	ldr	r2, [pc, #152]	; (8005a14 <TIM_Base_SetConfig+0x130>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d108      	bne.n	8005990 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	4313      	orrs	r3, r2
 800598e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	4313      	orrs	r3, r2
 800599c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a10      	ldr	r2, [pc, #64]	; (80059f8 <TIM_Base_SetConfig+0x114>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00f      	beq.n	80059dc <TIM_Base_SetConfig+0xf8>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a12      	ldr	r2, [pc, #72]	; (8005a08 <TIM_Base_SetConfig+0x124>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d00b      	beq.n	80059dc <TIM_Base_SetConfig+0xf8>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a11      	ldr	r2, [pc, #68]	; (8005a0c <TIM_Base_SetConfig+0x128>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d007      	beq.n	80059dc <TIM_Base_SetConfig+0xf8>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a10      	ldr	r2, [pc, #64]	; (8005a10 <TIM_Base_SetConfig+0x12c>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d003      	beq.n	80059dc <TIM_Base_SetConfig+0xf8>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a0f      	ldr	r2, [pc, #60]	; (8005a14 <TIM_Base_SetConfig+0x130>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d103      	bne.n	80059e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	691a      	ldr	r2, [r3, #16]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	615a      	str	r2, [r3, #20]
}
 80059ea:	bf00      	nop
 80059ec:	3714      	adds	r7, #20
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	40012c00 	.word	0x40012c00
 80059fc:	40000400 	.word	0x40000400
 8005a00:	40000800 	.word	0x40000800
 8005a04:	40000c00 	.word	0x40000c00
 8005a08:	40013400 	.word	0x40013400
 8005a0c:	40014000 	.word	0x40014000
 8005a10:	40014400 	.word	0x40014400
 8005a14:	40014800 	.word	0x40014800

08005a18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	f023 0201 	bic.w	r2, r3, #1
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0303 	bic.w	r3, r3, #3
 8005a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f023 0302 	bic.w	r3, r3, #2
 8005a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a2c      	ldr	r2, [pc, #176]	; (8005b24 <TIM_OC1_SetConfig+0x10c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d00f      	beq.n	8005a98 <TIM_OC1_SetConfig+0x80>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a2b      	ldr	r2, [pc, #172]	; (8005b28 <TIM_OC1_SetConfig+0x110>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d00b      	beq.n	8005a98 <TIM_OC1_SetConfig+0x80>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a2a      	ldr	r2, [pc, #168]	; (8005b2c <TIM_OC1_SetConfig+0x114>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d007      	beq.n	8005a98 <TIM_OC1_SetConfig+0x80>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a29      	ldr	r2, [pc, #164]	; (8005b30 <TIM_OC1_SetConfig+0x118>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d003      	beq.n	8005a98 <TIM_OC1_SetConfig+0x80>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a28      	ldr	r2, [pc, #160]	; (8005b34 <TIM_OC1_SetConfig+0x11c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d10c      	bne.n	8005ab2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f023 0308 	bic.w	r3, r3, #8
 8005a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f023 0304 	bic.w	r3, r3, #4
 8005ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a1b      	ldr	r2, [pc, #108]	; (8005b24 <TIM_OC1_SetConfig+0x10c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d00f      	beq.n	8005ada <TIM_OC1_SetConfig+0xc2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a1a      	ldr	r2, [pc, #104]	; (8005b28 <TIM_OC1_SetConfig+0x110>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d00b      	beq.n	8005ada <TIM_OC1_SetConfig+0xc2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a19      	ldr	r2, [pc, #100]	; (8005b2c <TIM_OC1_SetConfig+0x114>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d007      	beq.n	8005ada <TIM_OC1_SetConfig+0xc2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a18      	ldr	r2, [pc, #96]	; (8005b30 <TIM_OC1_SetConfig+0x118>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d003      	beq.n	8005ada <TIM_OC1_SetConfig+0xc2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a17      	ldr	r2, [pc, #92]	; (8005b34 <TIM_OC1_SetConfig+0x11c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d111      	bne.n	8005afe <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ae0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	621a      	str	r2, [r3, #32]
}
 8005b18:	bf00      	nop
 8005b1a:	371c      	adds	r7, #28
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	40012c00 	.word	0x40012c00
 8005b28:	40013400 	.word	0x40013400
 8005b2c:	40014000 	.word	0x40014000
 8005b30:	40014400 	.word	0x40014400
 8005b34:	40014800 	.word	0x40014800

08005b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b087      	sub	sp, #28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
 8005b46:	f023 0210 	bic.w	r2, r3, #16
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	021b      	lsls	r3, r3, #8
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f023 0320 	bic.w	r3, r3, #32
 8005b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a28      	ldr	r2, [pc, #160]	; (8005c38 <TIM_OC2_SetConfig+0x100>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d003      	beq.n	8005ba4 <TIM_OC2_SetConfig+0x6c>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a27      	ldr	r2, [pc, #156]	; (8005c3c <TIM_OC2_SetConfig+0x104>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d10d      	bne.n	8005bc0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a1d      	ldr	r2, [pc, #116]	; (8005c38 <TIM_OC2_SetConfig+0x100>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d00f      	beq.n	8005be8 <TIM_OC2_SetConfig+0xb0>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a1c      	ldr	r2, [pc, #112]	; (8005c3c <TIM_OC2_SetConfig+0x104>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00b      	beq.n	8005be8 <TIM_OC2_SetConfig+0xb0>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a1b      	ldr	r2, [pc, #108]	; (8005c40 <TIM_OC2_SetConfig+0x108>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d007      	beq.n	8005be8 <TIM_OC2_SetConfig+0xb0>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a1a      	ldr	r2, [pc, #104]	; (8005c44 <TIM_OC2_SetConfig+0x10c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d003      	beq.n	8005be8 <TIM_OC2_SetConfig+0xb0>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a19      	ldr	r2, [pc, #100]	; (8005c48 <TIM_OC2_SetConfig+0x110>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d113      	bne.n	8005c10 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	621a      	str	r2, [r3, #32]
}
 8005c2a:	bf00      	nop
 8005c2c:	371c      	adds	r7, #28
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40012c00 	.word	0x40012c00
 8005c3c:	40013400 	.word	0x40013400
 8005c40:	40014000 	.word	0x40014000
 8005c44:	40014400 	.word	0x40014400
 8005c48:	40014800 	.word	0x40014800

08005c4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f023 0303 	bic.w	r3, r3, #3
 8005c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	021b      	lsls	r3, r3, #8
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a27      	ldr	r2, [pc, #156]	; (8005d48 <TIM_OC3_SetConfig+0xfc>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d003      	beq.n	8005cb6 <TIM_OC3_SetConfig+0x6a>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a26      	ldr	r2, [pc, #152]	; (8005d4c <TIM_OC3_SetConfig+0x100>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d10d      	bne.n	8005cd2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	021b      	lsls	r3, r3, #8
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a1c      	ldr	r2, [pc, #112]	; (8005d48 <TIM_OC3_SetConfig+0xfc>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d00f      	beq.n	8005cfa <TIM_OC3_SetConfig+0xae>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a1b      	ldr	r2, [pc, #108]	; (8005d4c <TIM_OC3_SetConfig+0x100>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00b      	beq.n	8005cfa <TIM_OC3_SetConfig+0xae>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a1a      	ldr	r2, [pc, #104]	; (8005d50 <TIM_OC3_SetConfig+0x104>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d007      	beq.n	8005cfa <TIM_OC3_SetConfig+0xae>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a19      	ldr	r2, [pc, #100]	; (8005d54 <TIM_OC3_SetConfig+0x108>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d003      	beq.n	8005cfa <TIM_OC3_SetConfig+0xae>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	; (8005d58 <TIM_OC3_SetConfig+0x10c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d113      	bne.n	8005d22 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	011b      	lsls	r3, r3, #4
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	693a      	ldr	r2, [r7, #16]
 8005d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	621a      	str	r2, [r3, #32]
}
 8005d3c:	bf00      	nop
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	40012c00 	.word	0x40012c00
 8005d4c:	40013400 	.word	0x40013400
 8005d50:	40014000 	.word	0x40014000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800

08005d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	021b      	lsls	r3, r3, #8
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	031b      	lsls	r3, r3, #12
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a18      	ldr	r2, [pc, #96]	; (8005e1c <TIM_OC4_SetConfig+0xc0>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d00f      	beq.n	8005de0 <TIM_OC4_SetConfig+0x84>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a17      	ldr	r2, [pc, #92]	; (8005e20 <TIM_OC4_SetConfig+0xc4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00b      	beq.n	8005de0 <TIM_OC4_SetConfig+0x84>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a16      	ldr	r2, [pc, #88]	; (8005e24 <TIM_OC4_SetConfig+0xc8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d007      	beq.n	8005de0 <TIM_OC4_SetConfig+0x84>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a15      	ldr	r2, [pc, #84]	; (8005e28 <TIM_OC4_SetConfig+0xcc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_OC4_SetConfig+0x84>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a14      	ldr	r2, [pc, #80]	; (8005e2c <TIM_OC4_SetConfig+0xd0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d109      	bne.n	8005df4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005de6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	019b      	lsls	r3, r3, #6
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	621a      	str	r2, [r3, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	371c      	adds	r7, #28
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	40012c00 	.word	0x40012c00
 8005e20:	40013400 	.word	0x40013400
 8005e24:	40014000 	.word	0x40014000
 8005e28:	40014400 	.word	0x40014400
 8005e2c:	40014800 	.word	0x40014800

08005e30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b087      	sub	sp, #28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	041b      	lsls	r3, r3, #16
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a17      	ldr	r2, [pc, #92]	; (8005ee4 <TIM_OC5_SetConfig+0xb4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d00f      	beq.n	8005eaa <TIM_OC5_SetConfig+0x7a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a16      	ldr	r2, [pc, #88]	; (8005ee8 <TIM_OC5_SetConfig+0xb8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00b      	beq.n	8005eaa <TIM_OC5_SetConfig+0x7a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a15      	ldr	r2, [pc, #84]	; (8005eec <TIM_OC5_SetConfig+0xbc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d007      	beq.n	8005eaa <TIM_OC5_SetConfig+0x7a>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a14      	ldr	r2, [pc, #80]	; (8005ef0 <TIM_OC5_SetConfig+0xc0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <TIM_OC5_SetConfig+0x7a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a13      	ldr	r2, [pc, #76]	; (8005ef4 <TIM_OC5_SetConfig+0xc4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d109      	bne.n	8005ebe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	021b      	lsls	r3, r3, #8
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685a      	ldr	r2, [r3, #4]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	621a      	str	r2, [r3, #32]
}
 8005ed8:	bf00      	nop
 8005eda:	371c      	adds	r7, #28
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr
 8005ee4:	40012c00 	.word	0x40012c00
 8005ee8:	40013400 	.word	0x40013400
 8005eec:	40014000 	.word	0x40014000
 8005ef0:	40014400 	.word	0x40014400
 8005ef4:	40014800 	.word	0x40014800

08005ef8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b087      	sub	sp, #28
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	021b      	lsls	r3, r3, #8
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005f3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	051b      	lsls	r3, r3, #20
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a18      	ldr	r2, [pc, #96]	; (8005fb0 <TIM_OC6_SetConfig+0xb8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d00f      	beq.n	8005f74 <TIM_OC6_SetConfig+0x7c>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a17      	ldr	r2, [pc, #92]	; (8005fb4 <TIM_OC6_SetConfig+0xbc>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d00b      	beq.n	8005f74 <TIM_OC6_SetConfig+0x7c>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a16      	ldr	r2, [pc, #88]	; (8005fb8 <TIM_OC6_SetConfig+0xc0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d007      	beq.n	8005f74 <TIM_OC6_SetConfig+0x7c>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a15      	ldr	r2, [pc, #84]	; (8005fbc <TIM_OC6_SetConfig+0xc4>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d003      	beq.n	8005f74 <TIM_OC6_SetConfig+0x7c>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a14      	ldr	r2, [pc, #80]	; (8005fc0 <TIM_OC6_SetConfig+0xc8>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d109      	bne.n	8005f88 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	029b      	lsls	r3, r3, #10
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	621a      	str	r2, [r3, #32]
}
 8005fa2:	bf00      	nop
 8005fa4:	371c      	adds	r7, #28
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	40012c00 	.word	0x40012c00
 8005fb4:	40013400 	.word	0x40013400
 8005fb8:	40014000 	.word	0x40014000
 8005fbc:	40014400 	.word	0x40014400
 8005fc0:	40014800 	.word	0x40014800

08005fc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f023 0201 	bic.w	r2, r3, #1
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	011b      	lsls	r3, r3, #4
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f023 030a 	bic.w	r3, r3, #10
 8006000:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4313      	orrs	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	621a      	str	r2, [r3, #32]
}
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr

08006022 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006022:	b480      	push	{r7}
 8006024:	b087      	sub	sp, #28
 8006026:	af00      	add	r7, sp, #0
 8006028:	60f8      	str	r0, [r7, #12]
 800602a:	60b9      	str	r1, [r7, #8]
 800602c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	f023 0210 	bic.w	r2, r3, #16
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800604c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	031b      	lsls	r3, r3, #12
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800605e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4313      	orrs	r3, r2
 8006068:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	621a      	str	r2, [r3, #32]
}
 8006076:	bf00      	nop
 8006078:	371c      	adds	r7, #28
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006098:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800609a:	683a      	ldr	r2, [r7, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4313      	orrs	r3, r2
 80060a0:	f043 0307 	orr.w	r3, r3, #7
 80060a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	609a      	str	r2, [r3, #8]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	021a      	lsls	r2, r3, #8
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	431a      	orrs	r2, r3
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4313      	orrs	r3, r2
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	609a      	str	r2, [r3, #8]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f003 031f 	and.w	r3, r3, #31
 800610a:	2201      	movs	r2, #1
 800610c:	fa02 f303 	lsl.w	r3, r2, r3
 8006110:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a1a      	ldr	r2, [r3, #32]
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	43db      	mvns	r3, r3
 800611a:	401a      	ands	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1a      	ldr	r2, [r3, #32]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 031f 	and.w	r3, r3, #31
 800612a:	6879      	ldr	r1, [r7, #4]
 800612c:	fa01 f303 	lsl.w	r3, r1, r3
 8006130:	431a      	orrs	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	621a      	str	r2, [r3, #32]
}
 8006136:	bf00      	nop
 8006138:	371c      	adds	r7, #28
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
	...

08006144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006158:	2302      	movs	r3, #2
 800615a:	e068      	b.n	800622e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a2e      	ldr	r2, [pc, #184]	; (800623c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d004      	beq.n	8006190 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a2d      	ldr	r2, [pc, #180]	; (8006240 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d108      	bne.n	80061a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006196:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a1e      	ldr	r2, [pc, #120]	; (800623c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d01d      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ce:	d018      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a1b      	ldr	r2, [pc, #108]	; (8006244 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d013      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1a      	ldr	r2, [pc, #104]	; (8006248 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00e      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a18      	ldr	r2, [pc, #96]	; (800624c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d009      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a13      	ldr	r2, [pc, #76]	; (8006240 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d004      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a14      	ldr	r2, [pc, #80]	; (8006250 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d10c      	bne.n	800621c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006208:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	4313      	orrs	r3, r2
 8006212:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40012c00 	.word	0x40012c00
 8006240:	40013400 	.word	0x40013400
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40014000 	.word	0x40014000

08006254 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800625e:	2300      	movs	r3, #0
 8006260:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800626c:	2302      	movs	r3, #2
 800626e:	e065      	b.n	800633c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	4313      	orrs	r3, r2
 8006292:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	4313      	orrs	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	041b      	lsls	r3, r3, #16
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a16      	ldr	r2, [pc, #88]	; (8006348 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d004      	beq.n	80062fe <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a14      	ldr	r2, [pc, #80]	; (800634c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d115      	bne.n	800632a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006308:	051b      	lsls	r3, r3, #20
 800630a:	4313      	orrs	r3, r2
 800630c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	69db      	ldr	r3, [r3, #28]
 8006318:	4313      	orrs	r3, r2
 800631a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	3714      	adds	r7, #20
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	40012c00 	.word	0x40012c00
 800634c:	40013400 	.word	0x40013400

08006350 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d101      	bne.n	8006362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e042      	b.n	80063e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006368:	2b00      	cmp	r3, #0
 800636a:	d106      	bne.n	800637a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7fb fe4f 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2224      	movs	r2, #36	; 0x24
 800637e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0201 	bic.w	r2, r2, #1
 8006390:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f8c4 	bl	8006520 <UART_SetConfig>
 8006398:	4603      	mov	r3, r0
 800639a:	2b01      	cmp	r3, #1
 800639c:	d101      	bne.n	80063a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e022      	b.n	80063e8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fb80 	bl	8006ab0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689a      	ldr	r2, [r3, #8]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 fc07 	bl	8006bf4 <UART_CheckIdleState>
 80063e6:	4603      	mov	r3, r0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b08a      	sub	sp, #40	; 0x28
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	4613      	mov	r3, r2
 80063fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006406:	2b20      	cmp	r3, #32
 8006408:	f040 8084 	bne.w	8006514 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d002      	beq.n	8006418 <HAL_UART_Transmit+0x28>
 8006412:	88fb      	ldrh	r3, [r7, #6]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e07c      	b.n	8006516 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_UART_Transmit+0x3a>
 8006426:	2302      	movs	r3, #2
 8006428:	e075      	b.n	8006516 <HAL_UART_Transmit+0x126>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2221      	movs	r2, #33	; 0x21
 800643e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006442:	f7fc f98d 	bl	8002760 <HAL_GetTick>
 8006446:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	88fa      	ldrh	r2, [r7, #6]
 800644c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	88fa      	ldrh	r2, [r7, #6]
 8006454:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006460:	d108      	bne.n	8006474 <HAL_UART_Transmit+0x84>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d104      	bne.n	8006474 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800646a:	2300      	movs	r3, #0
 800646c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	e003      	b.n	800647c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006478:	2300      	movs	r3, #0
 800647a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006484:	e02d      	b.n	80064e2 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	2200      	movs	r2, #0
 800648e:	2180      	movs	r1, #128	; 0x80
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 fbfa 	bl	8006c8a <UART_WaitOnFlagUntilTimeout>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d001      	beq.n	80064a0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e03a      	b.n	8006516 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10b      	bne.n	80064be <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	881a      	ldrh	r2, [r3, #0]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b2:	b292      	uxth	r2, r2
 80064b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	3302      	adds	r3, #2
 80064ba:	61bb      	str	r3, [r7, #24]
 80064bc:	e008      	b.n	80064d0 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	781a      	ldrb	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	b292      	uxth	r2, r2
 80064c8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	3301      	adds	r3, #1
 80064ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1cb      	bne.n	8006486 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2200      	movs	r2, #0
 80064f6:	2140      	movs	r1, #64	; 0x40
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 fbc6 	bl	8006c8a <UART_WaitOnFlagUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e006      	b.n	8006516 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2220      	movs	r2, #32
 800650c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	e000      	b.n	8006516 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006514:	2302      	movs	r3, #2
  }
}
 8006516:	4618      	mov	r0, r3
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006520:	b5b0      	push	{r4, r5, r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689a      	ldr	r2, [r3, #8]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	431a      	orrs	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	431a      	orrs	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	4313      	orrs	r3, r2
 8006542:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	4bb1      	ldr	r3, [pc, #708]	; (8006810 <UART_SetConfig+0x2f0>)
 800654c:	4013      	ands	r3, r2
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	6812      	ldr	r2, [r2, #0]
 8006552:	69f9      	ldr	r1, [r7, #28]
 8006554:	430b      	orrs	r3, r1
 8006556:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	430a      	orrs	r2, r1
 800656c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4aa6      	ldr	r2, [pc, #664]	; (8006814 <UART_SetConfig+0x2f4>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d004      	beq.n	8006588 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a1b      	ldr	r3, [r3, #32]
 8006582:	69fa      	ldr	r2, [r7, #28]
 8006584:	4313      	orrs	r3, r2
 8006586:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006592:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	6812      	ldr	r2, [r2, #0]
 800659a:	69f9      	ldr	r1, [r7, #28]
 800659c:	430b      	orrs	r3, r1
 800659e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a6:	f023 010f 	bic.w	r1, r3, #15
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	430a      	orrs	r2, r1
 80065b4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a97      	ldr	r2, [pc, #604]	; (8006818 <UART_SetConfig+0x2f8>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d120      	bne.n	8006602 <UART_SetConfig+0xe2>
 80065c0:	4b96      	ldr	r3, [pc, #600]	; (800681c <UART_SetConfig+0x2fc>)
 80065c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c6:	f003 0303 	and.w	r3, r3, #3
 80065ca:	2b03      	cmp	r3, #3
 80065cc:	d816      	bhi.n	80065fc <UART_SetConfig+0xdc>
 80065ce:	a201      	add	r2, pc, #4	; (adr r2, 80065d4 <UART_SetConfig+0xb4>)
 80065d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d4:	080065e5 	.word	0x080065e5
 80065d8:	080065f1 	.word	0x080065f1
 80065dc:	080065eb 	.word	0x080065eb
 80065e0:	080065f7 	.word	0x080065f7
 80065e4:	2301      	movs	r3, #1
 80065e6:	76fb      	strb	r3, [r7, #27]
 80065e8:	e0e7      	b.n	80067ba <UART_SetConfig+0x29a>
 80065ea:	2302      	movs	r3, #2
 80065ec:	76fb      	strb	r3, [r7, #27]
 80065ee:	e0e4      	b.n	80067ba <UART_SetConfig+0x29a>
 80065f0:	2304      	movs	r3, #4
 80065f2:	76fb      	strb	r3, [r7, #27]
 80065f4:	e0e1      	b.n	80067ba <UART_SetConfig+0x29a>
 80065f6:	2308      	movs	r3, #8
 80065f8:	76fb      	strb	r3, [r7, #27]
 80065fa:	e0de      	b.n	80067ba <UART_SetConfig+0x29a>
 80065fc:	2310      	movs	r3, #16
 80065fe:	76fb      	strb	r3, [r7, #27]
 8006600:	e0db      	b.n	80067ba <UART_SetConfig+0x29a>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a86      	ldr	r2, [pc, #536]	; (8006820 <UART_SetConfig+0x300>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d132      	bne.n	8006672 <UART_SetConfig+0x152>
 800660c:	4b83      	ldr	r3, [pc, #524]	; (800681c <UART_SetConfig+0x2fc>)
 800660e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006612:	f003 030c 	and.w	r3, r3, #12
 8006616:	2b0c      	cmp	r3, #12
 8006618:	d828      	bhi.n	800666c <UART_SetConfig+0x14c>
 800661a:	a201      	add	r2, pc, #4	; (adr r2, 8006620 <UART_SetConfig+0x100>)
 800661c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006620:	08006655 	.word	0x08006655
 8006624:	0800666d 	.word	0x0800666d
 8006628:	0800666d 	.word	0x0800666d
 800662c:	0800666d 	.word	0x0800666d
 8006630:	08006661 	.word	0x08006661
 8006634:	0800666d 	.word	0x0800666d
 8006638:	0800666d 	.word	0x0800666d
 800663c:	0800666d 	.word	0x0800666d
 8006640:	0800665b 	.word	0x0800665b
 8006644:	0800666d 	.word	0x0800666d
 8006648:	0800666d 	.word	0x0800666d
 800664c:	0800666d 	.word	0x0800666d
 8006650:	08006667 	.word	0x08006667
 8006654:	2300      	movs	r3, #0
 8006656:	76fb      	strb	r3, [r7, #27]
 8006658:	e0af      	b.n	80067ba <UART_SetConfig+0x29a>
 800665a:	2302      	movs	r3, #2
 800665c:	76fb      	strb	r3, [r7, #27]
 800665e:	e0ac      	b.n	80067ba <UART_SetConfig+0x29a>
 8006660:	2304      	movs	r3, #4
 8006662:	76fb      	strb	r3, [r7, #27]
 8006664:	e0a9      	b.n	80067ba <UART_SetConfig+0x29a>
 8006666:	2308      	movs	r3, #8
 8006668:	76fb      	strb	r3, [r7, #27]
 800666a:	e0a6      	b.n	80067ba <UART_SetConfig+0x29a>
 800666c:	2310      	movs	r3, #16
 800666e:	76fb      	strb	r3, [r7, #27]
 8006670:	e0a3      	b.n	80067ba <UART_SetConfig+0x29a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a6b      	ldr	r2, [pc, #428]	; (8006824 <UART_SetConfig+0x304>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d120      	bne.n	80066be <UART_SetConfig+0x19e>
 800667c:	4b67      	ldr	r3, [pc, #412]	; (800681c <UART_SetConfig+0x2fc>)
 800667e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006682:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006686:	2b30      	cmp	r3, #48	; 0x30
 8006688:	d013      	beq.n	80066b2 <UART_SetConfig+0x192>
 800668a:	2b30      	cmp	r3, #48	; 0x30
 800668c:	d814      	bhi.n	80066b8 <UART_SetConfig+0x198>
 800668e:	2b20      	cmp	r3, #32
 8006690:	d009      	beq.n	80066a6 <UART_SetConfig+0x186>
 8006692:	2b20      	cmp	r3, #32
 8006694:	d810      	bhi.n	80066b8 <UART_SetConfig+0x198>
 8006696:	2b00      	cmp	r3, #0
 8006698:	d002      	beq.n	80066a0 <UART_SetConfig+0x180>
 800669a:	2b10      	cmp	r3, #16
 800669c:	d006      	beq.n	80066ac <UART_SetConfig+0x18c>
 800669e:	e00b      	b.n	80066b8 <UART_SetConfig+0x198>
 80066a0:	2300      	movs	r3, #0
 80066a2:	76fb      	strb	r3, [r7, #27]
 80066a4:	e089      	b.n	80067ba <UART_SetConfig+0x29a>
 80066a6:	2302      	movs	r3, #2
 80066a8:	76fb      	strb	r3, [r7, #27]
 80066aa:	e086      	b.n	80067ba <UART_SetConfig+0x29a>
 80066ac:	2304      	movs	r3, #4
 80066ae:	76fb      	strb	r3, [r7, #27]
 80066b0:	e083      	b.n	80067ba <UART_SetConfig+0x29a>
 80066b2:	2308      	movs	r3, #8
 80066b4:	76fb      	strb	r3, [r7, #27]
 80066b6:	e080      	b.n	80067ba <UART_SetConfig+0x29a>
 80066b8:	2310      	movs	r3, #16
 80066ba:	76fb      	strb	r3, [r7, #27]
 80066bc:	e07d      	b.n	80067ba <UART_SetConfig+0x29a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a59      	ldr	r2, [pc, #356]	; (8006828 <UART_SetConfig+0x308>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d120      	bne.n	800670a <UART_SetConfig+0x1ea>
 80066c8:	4b54      	ldr	r3, [pc, #336]	; (800681c <UART_SetConfig+0x2fc>)
 80066ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066d2:	2bc0      	cmp	r3, #192	; 0xc0
 80066d4:	d013      	beq.n	80066fe <UART_SetConfig+0x1de>
 80066d6:	2bc0      	cmp	r3, #192	; 0xc0
 80066d8:	d814      	bhi.n	8006704 <UART_SetConfig+0x1e4>
 80066da:	2b80      	cmp	r3, #128	; 0x80
 80066dc:	d009      	beq.n	80066f2 <UART_SetConfig+0x1d2>
 80066de:	2b80      	cmp	r3, #128	; 0x80
 80066e0:	d810      	bhi.n	8006704 <UART_SetConfig+0x1e4>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <UART_SetConfig+0x1cc>
 80066e6:	2b40      	cmp	r3, #64	; 0x40
 80066e8:	d006      	beq.n	80066f8 <UART_SetConfig+0x1d8>
 80066ea:	e00b      	b.n	8006704 <UART_SetConfig+0x1e4>
 80066ec:	2300      	movs	r3, #0
 80066ee:	76fb      	strb	r3, [r7, #27]
 80066f0:	e063      	b.n	80067ba <UART_SetConfig+0x29a>
 80066f2:	2302      	movs	r3, #2
 80066f4:	76fb      	strb	r3, [r7, #27]
 80066f6:	e060      	b.n	80067ba <UART_SetConfig+0x29a>
 80066f8:	2304      	movs	r3, #4
 80066fa:	76fb      	strb	r3, [r7, #27]
 80066fc:	e05d      	b.n	80067ba <UART_SetConfig+0x29a>
 80066fe:	2308      	movs	r3, #8
 8006700:	76fb      	strb	r3, [r7, #27]
 8006702:	e05a      	b.n	80067ba <UART_SetConfig+0x29a>
 8006704:	2310      	movs	r3, #16
 8006706:	76fb      	strb	r3, [r7, #27]
 8006708:	e057      	b.n	80067ba <UART_SetConfig+0x29a>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a47      	ldr	r2, [pc, #284]	; (800682c <UART_SetConfig+0x30c>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d125      	bne.n	8006760 <UART_SetConfig+0x240>
 8006714:	4b41      	ldr	r3, [pc, #260]	; (800681c <UART_SetConfig+0x2fc>)
 8006716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800671a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800671e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006722:	d017      	beq.n	8006754 <UART_SetConfig+0x234>
 8006724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006728:	d817      	bhi.n	800675a <UART_SetConfig+0x23a>
 800672a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800672e:	d00b      	beq.n	8006748 <UART_SetConfig+0x228>
 8006730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006734:	d811      	bhi.n	800675a <UART_SetConfig+0x23a>
 8006736:	2b00      	cmp	r3, #0
 8006738:	d003      	beq.n	8006742 <UART_SetConfig+0x222>
 800673a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800673e:	d006      	beq.n	800674e <UART_SetConfig+0x22e>
 8006740:	e00b      	b.n	800675a <UART_SetConfig+0x23a>
 8006742:	2300      	movs	r3, #0
 8006744:	76fb      	strb	r3, [r7, #27]
 8006746:	e038      	b.n	80067ba <UART_SetConfig+0x29a>
 8006748:	2302      	movs	r3, #2
 800674a:	76fb      	strb	r3, [r7, #27]
 800674c:	e035      	b.n	80067ba <UART_SetConfig+0x29a>
 800674e:	2304      	movs	r3, #4
 8006750:	76fb      	strb	r3, [r7, #27]
 8006752:	e032      	b.n	80067ba <UART_SetConfig+0x29a>
 8006754:	2308      	movs	r3, #8
 8006756:	76fb      	strb	r3, [r7, #27]
 8006758:	e02f      	b.n	80067ba <UART_SetConfig+0x29a>
 800675a:	2310      	movs	r3, #16
 800675c:	76fb      	strb	r3, [r7, #27]
 800675e:	e02c      	b.n	80067ba <UART_SetConfig+0x29a>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a2b      	ldr	r2, [pc, #172]	; (8006814 <UART_SetConfig+0x2f4>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d125      	bne.n	80067b6 <UART_SetConfig+0x296>
 800676a:	4b2c      	ldr	r3, [pc, #176]	; (800681c <UART_SetConfig+0x2fc>)
 800676c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006770:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006774:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006778:	d017      	beq.n	80067aa <UART_SetConfig+0x28a>
 800677a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800677e:	d817      	bhi.n	80067b0 <UART_SetConfig+0x290>
 8006780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006784:	d00b      	beq.n	800679e <UART_SetConfig+0x27e>
 8006786:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800678a:	d811      	bhi.n	80067b0 <UART_SetConfig+0x290>
 800678c:	2b00      	cmp	r3, #0
 800678e:	d003      	beq.n	8006798 <UART_SetConfig+0x278>
 8006790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006794:	d006      	beq.n	80067a4 <UART_SetConfig+0x284>
 8006796:	e00b      	b.n	80067b0 <UART_SetConfig+0x290>
 8006798:	2300      	movs	r3, #0
 800679a:	76fb      	strb	r3, [r7, #27]
 800679c:	e00d      	b.n	80067ba <UART_SetConfig+0x29a>
 800679e:	2302      	movs	r3, #2
 80067a0:	76fb      	strb	r3, [r7, #27]
 80067a2:	e00a      	b.n	80067ba <UART_SetConfig+0x29a>
 80067a4:	2304      	movs	r3, #4
 80067a6:	76fb      	strb	r3, [r7, #27]
 80067a8:	e007      	b.n	80067ba <UART_SetConfig+0x29a>
 80067aa:	2308      	movs	r3, #8
 80067ac:	76fb      	strb	r3, [r7, #27]
 80067ae:	e004      	b.n	80067ba <UART_SetConfig+0x29a>
 80067b0:	2310      	movs	r3, #16
 80067b2:	76fb      	strb	r3, [r7, #27]
 80067b4:	e001      	b.n	80067ba <UART_SetConfig+0x29a>
 80067b6:	2310      	movs	r3, #16
 80067b8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a15      	ldr	r2, [pc, #84]	; (8006814 <UART_SetConfig+0x2f4>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	f040 809f 	bne.w	8006904 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067c6:	7efb      	ldrb	r3, [r7, #27]
 80067c8:	2b08      	cmp	r3, #8
 80067ca:	d837      	bhi.n	800683c <UART_SetConfig+0x31c>
 80067cc:	a201      	add	r2, pc, #4	; (adr r2, 80067d4 <UART_SetConfig+0x2b4>)
 80067ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d2:	bf00      	nop
 80067d4:	080067f9 	.word	0x080067f9
 80067d8:	0800683d 	.word	0x0800683d
 80067dc:	08006801 	.word	0x08006801
 80067e0:	0800683d 	.word	0x0800683d
 80067e4:	08006807 	.word	0x08006807
 80067e8:	0800683d 	.word	0x0800683d
 80067ec:	0800683d 	.word	0x0800683d
 80067f0:	0800683d 	.word	0x0800683d
 80067f4:	08006835 	.word	0x08006835
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067f8:	f7fd fed2 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 80067fc:	6178      	str	r0, [r7, #20]
        break;
 80067fe:	e022      	b.n	8006846 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006800:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <UART_SetConfig+0x310>)
 8006802:	617b      	str	r3, [r7, #20]
        break;
 8006804:	e01f      	b.n	8006846 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006806:	f7fd fe33 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 800680a:	6178      	str	r0, [r7, #20]
        break;
 800680c:	e01b      	b.n	8006846 <UART_SetConfig+0x326>
 800680e:	bf00      	nop
 8006810:	cfff69f3 	.word	0xcfff69f3
 8006814:	40008000 	.word	0x40008000
 8006818:	40013800 	.word	0x40013800
 800681c:	40021000 	.word	0x40021000
 8006820:	40004400 	.word	0x40004400
 8006824:	40004800 	.word	0x40004800
 8006828:	40004c00 	.word	0x40004c00
 800682c:	40005000 	.word	0x40005000
 8006830:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006834:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006838:	617b      	str	r3, [r7, #20]
        break;
 800683a:	e004      	b.n	8006846 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	76bb      	strb	r3, [r7, #26]
        break;
 8006844:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 8119 	beq.w	8006a80 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	4a95      	ldr	r2, [pc, #596]	; (8006aa8 <UART_SetConfig+0x588>)
 8006854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006858:	461a      	mov	r2, r3
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006860:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	4613      	mov	r3, r2
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	4413      	add	r3, r2
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	429a      	cmp	r2, r3
 8006870:	d305      	bcc.n	800687e <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	429a      	cmp	r2, r3
 800687c:	d902      	bls.n	8006884 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	76bb      	strb	r3, [r7, #26]
 8006882:	e0fd      	b.n	8006a80 <UART_SetConfig+0x560>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	4618      	mov	r0, r3
 8006888:	f04f 0100 	mov.w	r1, #0
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006890:	4a85      	ldr	r2, [pc, #532]	; (8006aa8 <UART_SetConfig+0x588>)
 8006892:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006896:	b29a      	uxth	r2, r3
 8006898:	f04f 0300 	mov.w	r3, #0
 800689c:	f7fa f9ec 	bl	8000c78 <__aeabi_uldivmod>
 80068a0:	4602      	mov	r2, r0
 80068a2:	460b      	mov	r3, r1
 80068a4:	4610      	mov	r0, r2
 80068a6:	4619      	mov	r1, r3
 80068a8:	f04f 0200 	mov.w	r2, #0
 80068ac:	f04f 0300 	mov.w	r3, #0
 80068b0:	020b      	lsls	r3, r1, #8
 80068b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068b6:	0202      	lsls	r2, r0, #8
 80068b8:	6879      	ldr	r1, [r7, #4]
 80068ba:	6849      	ldr	r1, [r1, #4]
 80068bc:	0849      	lsrs	r1, r1, #1
 80068be:	4608      	mov	r0, r1
 80068c0:	f04f 0100 	mov.w	r1, #0
 80068c4:	1814      	adds	r4, r2, r0
 80068c6:	eb43 0501 	adc.w	r5, r3, r1
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	461a      	mov	r2, r3
 80068d0:	f04f 0300 	mov.w	r3, #0
 80068d4:	4620      	mov	r0, r4
 80068d6:	4629      	mov	r1, r5
 80068d8:	f7fa f9ce 	bl	8000c78 <__aeabi_uldivmod>
 80068dc:	4602      	mov	r2, r0
 80068de:	460b      	mov	r3, r1
 80068e0:	4613      	mov	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068ea:	d308      	bcc.n	80068fe <UART_SetConfig+0x3de>
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068f2:	d204      	bcs.n	80068fe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	60da      	str	r2, [r3, #12]
 80068fc:	e0c0      	b.n	8006a80 <UART_SetConfig+0x560>
        }
        else
        {
          ret = HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	76bb      	strb	r3, [r7, #26]
 8006902:	e0bd      	b.n	8006a80 <UART_SetConfig+0x560>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	69db      	ldr	r3, [r3, #28]
 8006908:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800690c:	d164      	bne.n	80069d8 <UART_SetConfig+0x4b8>
  {
    switch (clocksource)
 800690e:	7efb      	ldrb	r3, [r7, #27]
 8006910:	2b08      	cmp	r3, #8
 8006912:	d828      	bhi.n	8006966 <UART_SetConfig+0x446>
 8006914:	a201      	add	r2, pc, #4	; (adr r2, 800691c <UART_SetConfig+0x3fc>)
 8006916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691a:	bf00      	nop
 800691c:	08006941 	.word	0x08006941
 8006920:	08006949 	.word	0x08006949
 8006924:	08006951 	.word	0x08006951
 8006928:	08006967 	.word	0x08006967
 800692c:	08006957 	.word	0x08006957
 8006930:	08006967 	.word	0x08006967
 8006934:	08006967 	.word	0x08006967
 8006938:	08006967 	.word	0x08006967
 800693c:	0800695f 	.word	0x0800695f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006940:	f7fd fe2e 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 8006944:	6178      	str	r0, [r7, #20]
        break;
 8006946:	e013      	b.n	8006970 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006948:	f7fd fe40 	bl	80045cc <HAL_RCC_GetPCLK2Freq>
 800694c:	6178      	str	r0, [r7, #20]
        break;
 800694e:	e00f      	b.n	8006970 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006950:	4b56      	ldr	r3, [pc, #344]	; (8006aac <UART_SetConfig+0x58c>)
 8006952:	617b      	str	r3, [r7, #20]
        break;
 8006954:	e00c      	b.n	8006970 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006956:	f7fd fd8b 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 800695a:	6178      	str	r0, [r7, #20]
        break;
 800695c:	e008      	b.n	8006970 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800695e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006962:	617b      	str	r3, [r7, #20]
        break;
 8006964:	e004      	b.n	8006970 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8006966:	2300      	movs	r3, #0
 8006968:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	76bb      	strb	r3, [r7, #26]
        break;
 800696e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	2b00      	cmp	r3, #0
 8006974:	f000 8084 	beq.w	8006a80 <UART_SetConfig+0x560>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697c:	4a4a      	ldr	r2, [pc, #296]	; (8006aa8 <UART_SetConfig+0x588>)
 800697e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006982:	461a      	mov	r2, r3
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	fbb3 f3f2 	udiv	r3, r3, r2
 800698a:	005a      	lsls	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	441a      	add	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	fbb2 f3f3 	udiv	r3, r2, r3
 800699c:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	2b0f      	cmp	r3, #15
 80069a2:	d916      	bls.n	80069d2 <UART_SetConfig+0x4b2>
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069aa:	d212      	bcs.n	80069d2 <UART_SetConfig+0x4b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	f023 030f 	bic.w	r3, r3, #15
 80069b4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	085b      	lsrs	r3, r3, #1
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	f003 0307 	and.w	r3, r3, #7
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	89fb      	ldrh	r3, [r7, #14]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	89fa      	ldrh	r2, [r7, #14]
 80069ce:	60da      	str	r2, [r3, #12]
 80069d0:	e056      	b.n	8006a80 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	76bb      	strb	r3, [r7, #26]
 80069d6:	e053      	b.n	8006a80 <UART_SetConfig+0x560>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069d8:	7efb      	ldrb	r3, [r7, #27]
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d827      	bhi.n	8006a2e <UART_SetConfig+0x50e>
 80069de:	a201      	add	r2, pc, #4	; (adr r2, 80069e4 <UART_SetConfig+0x4c4>)
 80069e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e4:	08006a09 	.word	0x08006a09
 80069e8:	08006a11 	.word	0x08006a11
 80069ec:	08006a19 	.word	0x08006a19
 80069f0:	08006a2f 	.word	0x08006a2f
 80069f4:	08006a1f 	.word	0x08006a1f
 80069f8:	08006a2f 	.word	0x08006a2f
 80069fc:	08006a2f 	.word	0x08006a2f
 8006a00:	08006a2f 	.word	0x08006a2f
 8006a04:	08006a27 	.word	0x08006a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a08:	f7fd fdca 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 8006a0c:	6178      	str	r0, [r7, #20]
        break;
 8006a0e:	e013      	b.n	8006a38 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a10:	f7fd fddc 	bl	80045cc <HAL_RCC_GetPCLK2Freq>
 8006a14:	6178      	str	r0, [r7, #20]
        break;
 8006a16:	e00f      	b.n	8006a38 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a18:	4b24      	ldr	r3, [pc, #144]	; (8006aac <UART_SetConfig+0x58c>)
 8006a1a:	617b      	str	r3, [r7, #20]
        break;
 8006a1c:	e00c      	b.n	8006a38 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a1e:	f7fd fd27 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 8006a22:	6178      	str	r0, [r7, #20]
        break;
 8006a24:	e008      	b.n	8006a38 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a2a:	617b      	str	r3, [r7, #20]
        break;
 8006a2c:	e004      	b.n	8006a38 <UART_SetConfig+0x518>
      default:
        pclk = 0U;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	76bb      	strb	r3, [r7, #26]
        break;
 8006a36:	bf00      	nop
    }

    if (pclk != 0U)
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d020      	beq.n	8006a80 <UART_SetConfig+0x560>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	4a19      	ldr	r2, [pc, #100]	; (8006aa8 <UART_SetConfig+0x588>)
 8006a44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a48:	461a      	mov	r2, r3
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	085b      	lsrs	r3, r3, #1
 8006a56:	441a      	add	r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a60:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	2b0f      	cmp	r3, #15
 8006a66:	d909      	bls.n	8006a7c <UART_SetConfig+0x55c>
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a6e:	d205      	bcs.n	8006a7c <UART_SetConfig+0x55c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	60da      	str	r2, [r3, #12]
 8006a7a:	e001      	b.n	8006a80 <UART_SetConfig+0x560>
      }
      else
      {
        ret = HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006a9c:	7ebb      	ldrb	r3, [r7, #26]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3720      	adds	r7, #32
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bdb0      	pop	{r4, r5, r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	08009ae4 	.word	0x08009ae4
 8006aac:	00f42400 	.word	0x00f42400

08006ab0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00a      	beq.n	8006ada <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b00:	f003 0304 	and.w	r3, r3, #4
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00a      	beq.n	8006b1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b22:	f003 0308 	and.w	r3, r3, #8
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00a      	beq.n	8006b40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b44:	f003 0310 	and.w	r3, r3, #16
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00a      	beq.n	8006b62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b66:	f003 0320 	and.w	r3, r3, #32
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00a      	beq.n	8006b84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01a      	beq.n	8006bc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006baa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bae:	d10a      	bne.n	8006bc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00a      	beq.n	8006be8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	430a      	orrs	r2, r1
 8006be6:	605a      	str	r2, [r3, #4]
  }
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c04:	f7fb fdac 	bl	8002760 <HAL_GetTick>
 8006c08:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0308 	and.w	r3, r3, #8
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d10e      	bne.n	8006c36 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f82f 	bl	8006c8a <UART_WaitOnFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e025      	b.n	8006c82 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b04      	cmp	r3, #4
 8006c42:	d10e      	bne.n	8006c62 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f819 	bl	8006c8a <UART_WaitOnFlagUntilTimeout>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e00f      	b.n	8006c82 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b09c      	sub	sp, #112	; 0x70
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	60f8      	str	r0, [r7, #12]
 8006c92:	60b9      	str	r1, [r7, #8]
 8006c94:	603b      	str	r3, [r7, #0]
 8006c96:	4613      	mov	r3, r2
 8006c98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9a:	e0a9      	b.n	8006df0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca2:	f000 80a5 	beq.w	8006df0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca6:	f7fb fd5b 	bl	8002760 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d302      	bcc.n	8006cbc <UART_WaitOnFlagUntilTimeout+0x32>
 8006cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d140      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cc4:	e853 3f00 	ldrex	r3, [r3]
 8006cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ccc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cd0:	667b      	str	r3, [r7, #100]	; 0x64
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cdc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ce0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006ce2:	e841 2300 	strex	r3, r2, [r1]
 8006ce6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006ce8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1e6      	bne.n	8006cbc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	3308      	adds	r3, #8
 8006cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf8:	e853 3f00 	ldrex	r3, [r3]
 8006cfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d00:	f023 0301 	bic.w	r3, r3, #1
 8006d04:	663b      	str	r3, [r7, #96]	; 0x60
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3308      	adds	r3, #8
 8006d0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d0e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006d10:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1e5      	bne.n	8006cee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2220      	movs	r2, #32
 8006d26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e069      	b.n	8006e12 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0304 	and.w	r3, r3, #4
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d051      	beq.n	8006df0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d5a:	d149      	bne.n	8006df0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d64:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	e853 3f00 	ldrex	r3, [r3]
 8006d72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	461a      	mov	r2, r3
 8006d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d84:	637b      	str	r3, [r7, #52]	; 0x34
 8006d86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d8c:	e841 2300 	strex	r3, r2, [r1]
 8006d90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1e6      	bne.n	8006d66 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3308      	adds	r3, #8
 8006d9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	e853 3f00 	ldrex	r3, [r3]
 8006da6:	613b      	str	r3, [r7, #16]
   return(result);
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	f023 0301 	bic.w	r3, r3, #1
 8006dae:	66bb      	str	r3, [r7, #104]	; 0x68
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3308      	adds	r3, #8
 8006db6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006db8:	623a      	str	r2, [r7, #32]
 8006dba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbc:	69f9      	ldr	r1, [r7, #28]
 8006dbe:	6a3a      	ldr	r2, [r7, #32]
 8006dc0:	e841 2300 	strex	r3, r2, [r1]
 8006dc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1e5      	bne.n	8006d98 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2220      	movs	r2, #32
 8006dd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2220      	movs	r2, #32
 8006de0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e010      	b.n	8006e12 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	69da      	ldr	r2, [r3, #28]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	4013      	ands	r3, r2
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	bf0c      	ite	eq
 8006e00:	2301      	moveq	r3, #1
 8006e02:	2300      	movne	r3, #0
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	461a      	mov	r2, r3
 8006e08:	79fb      	ldrb	r3, [r7, #7]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	f43f af46 	beq.w	8006c9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3770      	adds	r7, #112	; 0x70
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d101      	bne.n	8006e30 <HAL_UARTEx_DisableFifoMode+0x16>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	e027      	b.n	8006e80 <HAL_UARTEx_DisableFifoMode+0x66>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2224      	movs	r2, #36	; 0x24
 8006e3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0201 	bic.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006e5e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2220      	movs	r2, #32
 8006e72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e02d      	b.n	8006f00 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2224      	movs	r2, #36	; 0x24
 8006eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 0201 	bic.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f84f 	bl	8006f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e02d      	b.n	8006f7c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2224      	movs	r2, #36	; 0x24
 8006f2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f811 	bl	8006f84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d108      	bne.n	8006fa6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006fa4:	e031      	b.n	800700a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006fa6:	2308      	movs	r3, #8
 8006fa8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006faa:	2308      	movs	r3, #8
 8006fac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	0e5b      	lsrs	r3, r3, #25
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	f003 0307 	and.w	r3, r3, #7
 8006fbc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	0f5b      	lsrs	r3, r3, #29
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	f003 0307 	and.w	r3, r3, #7
 8006fcc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fce:	7bbb      	ldrb	r3, [r7, #14]
 8006fd0:	7b3a      	ldrb	r2, [r7, #12]
 8006fd2:	4911      	ldr	r1, [pc, #68]	; (8007018 <UARTEx_SetNbDataToProcess+0x94>)
 8006fd4:	5c8a      	ldrb	r2, [r1, r2]
 8006fd6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006fda:	7b3a      	ldrb	r2, [r7, #12]
 8006fdc:	490f      	ldr	r1, [pc, #60]	; (800701c <UARTEx_SetNbDataToProcess+0x98>)
 8006fde:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006fe0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
 8006fee:	7b7a      	ldrb	r2, [r7, #13]
 8006ff0:	4909      	ldr	r1, [pc, #36]	; (8007018 <UARTEx_SetNbDataToProcess+0x94>)
 8006ff2:	5c8a      	ldrb	r2, [r1, r2]
 8006ff4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ff8:	7b7a      	ldrb	r2, [r7, #13]
 8006ffa:	4908      	ldr	r1, [pc, #32]	; (800701c <UARTEx_SetNbDataToProcess+0x98>)
 8006ffc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ffe:	fb93 f3f2 	sdiv	r3, r3, r2
 8007002:	b29a      	uxth	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800700a:	bf00      	nop
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	08009afc 	.word	0x08009afc
 800701c:	08009b04 	.word	0x08009b04

08007020 <__errno>:
 8007020:	4b01      	ldr	r3, [pc, #4]	; (8007028 <__errno+0x8>)
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	2000000c 	.word	0x2000000c

0800702c <__libc_init_array>:
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	4d0d      	ldr	r5, [pc, #52]	; (8007064 <__libc_init_array+0x38>)
 8007030:	4c0d      	ldr	r4, [pc, #52]	; (8007068 <__libc_init_array+0x3c>)
 8007032:	1b64      	subs	r4, r4, r5
 8007034:	10a4      	asrs	r4, r4, #2
 8007036:	2600      	movs	r6, #0
 8007038:	42a6      	cmp	r6, r4
 800703a:	d109      	bne.n	8007050 <__libc_init_array+0x24>
 800703c:	4d0b      	ldr	r5, [pc, #44]	; (800706c <__libc_init_array+0x40>)
 800703e:	4c0c      	ldr	r4, [pc, #48]	; (8007070 <__libc_init_array+0x44>)
 8007040:	f002 fd08 	bl	8009a54 <_init>
 8007044:	1b64      	subs	r4, r4, r5
 8007046:	10a4      	asrs	r4, r4, #2
 8007048:	2600      	movs	r6, #0
 800704a:	42a6      	cmp	r6, r4
 800704c:	d105      	bne.n	800705a <__libc_init_array+0x2e>
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	f855 3b04 	ldr.w	r3, [r5], #4
 8007054:	4798      	blx	r3
 8007056:	3601      	adds	r6, #1
 8007058:	e7ee      	b.n	8007038 <__libc_init_array+0xc>
 800705a:	f855 3b04 	ldr.w	r3, [r5], #4
 800705e:	4798      	blx	r3
 8007060:	3601      	adds	r6, #1
 8007062:	e7f2      	b.n	800704a <__libc_init_array+0x1e>
 8007064:	08009ef4 	.word	0x08009ef4
 8007068:	08009ef4 	.word	0x08009ef4
 800706c:	08009ef4 	.word	0x08009ef4
 8007070:	08009ef8 	.word	0x08009ef8

08007074 <memset>:
 8007074:	4402      	add	r2, r0
 8007076:	4603      	mov	r3, r0
 8007078:	4293      	cmp	r3, r2
 800707a:	d100      	bne.n	800707e <memset+0xa>
 800707c:	4770      	bx	lr
 800707e:	f803 1b01 	strb.w	r1, [r3], #1
 8007082:	e7f9      	b.n	8007078 <memset+0x4>

08007084 <__cvt>:
 8007084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007088:	ec55 4b10 	vmov	r4, r5, d0
 800708c:	2d00      	cmp	r5, #0
 800708e:	460e      	mov	r6, r1
 8007090:	4619      	mov	r1, r3
 8007092:	462b      	mov	r3, r5
 8007094:	bfbb      	ittet	lt
 8007096:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800709a:	461d      	movlt	r5, r3
 800709c:	2300      	movge	r3, #0
 800709e:	232d      	movlt	r3, #45	; 0x2d
 80070a0:	700b      	strb	r3, [r1, #0]
 80070a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070a8:	4691      	mov	r9, r2
 80070aa:	f023 0820 	bic.w	r8, r3, #32
 80070ae:	bfbc      	itt	lt
 80070b0:	4622      	movlt	r2, r4
 80070b2:	4614      	movlt	r4, r2
 80070b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070b8:	d005      	beq.n	80070c6 <__cvt+0x42>
 80070ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80070be:	d100      	bne.n	80070c2 <__cvt+0x3e>
 80070c0:	3601      	adds	r6, #1
 80070c2:	2102      	movs	r1, #2
 80070c4:	e000      	b.n	80070c8 <__cvt+0x44>
 80070c6:	2103      	movs	r1, #3
 80070c8:	ab03      	add	r3, sp, #12
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	ab02      	add	r3, sp, #8
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	ec45 4b10 	vmov	d0, r4, r5
 80070d4:	4653      	mov	r3, sl
 80070d6:	4632      	mov	r2, r6
 80070d8:	f000 fce2 	bl	8007aa0 <_dtoa_r>
 80070dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80070e0:	4607      	mov	r7, r0
 80070e2:	d102      	bne.n	80070ea <__cvt+0x66>
 80070e4:	f019 0f01 	tst.w	r9, #1
 80070e8:	d022      	beq.n	8007130 <__cvt+0xac>
 80070ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070ee:	eb07 0906 	add.w	r9, r7, r6
 80070f2:	d110      	bne.n	8007116 <__cvt+0x92>
 80070f4:	783b      	ldrb	r3, [r7, #0]
 80070f6:	2b30      	cmp	r3, #48	; 0x30
 80070f8:	d10a      	bne.n	8007110 <__cvt+0x8c>
 80070fa:	2200      	movs	r2, #0
 80070fc:	2300      	movs	r3, #0
 80070fe:	4620      	mov	r0, r4
 8007100:	4629      	mov	r1, r5
 8007102:	f7f9 fcf9 	bl	8000af8 <__aeabi_dcmpeq>
 8007106:	b918      	cbnz	r0, 8007110 <__cvt+0x8c>
 8007108:	f1c6 0601 	rsb	r6, r6, #1
 800710c:	f8ca 6000 	str.w	r6, [sl]
 8007110:	f8da 3000 	ldr.w	r3, [sl]
 8007114:	4499      	add	r9, r3
 8007116:	2200      	movs	r2, #0
 8007118:	2300      	movs	r3, #0
 800711a:	4620      	mov	r0, r4
 800711c:	4629      	mov	r1, r5
 800711e:	f7f9 fceb 	bl	8000af8 <__aeabi_dcmpeq>
 8007122:	b108      	cbz	r0, 8007128 <__cvt+0xa4>
 8007124:	f8cd 900c 	str.w	r9, [sp, #12]
 8007128:	2230      	movs	r2, #48	; 0x30
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	454b      	cmp	r3, r9
 800712e:	d307      	bcc.n	8007140 <__cvt+0xbc>
 8007130:	9b03      	ldr	r3, [sp, #12]
 8007132:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007134:	1bdb      	subs	r3, r3, r7
 8007136:	4638      	mov	r0, r7
 8007138:	6013      	str	r3, [r2, #0]
 800713a:	b004      	add	sp, #16
 800713c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007140:	1c59      	adds	r1, r3, #1
 8007142:	9103      	str	r1, [sp, #12]
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	e7f0      	b.n	800712a <__cvt+0xa6>

08007148 <__exponent>:
 8007148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800714a:	4603      	mov	r3, r0
 800714c:	2900      	cmp	r1, #0
 800714e:	bfb8      	it	lt
 8007150:	4249      	neglt	r1, r1
 8007152:	f803 2b02 	strb.w	r2, [r3], #2
 8007156:	bfb4      	ite	lt
 8007158:	222d      	movlt	r2, #45	; 0x2d
 800715a:	222b      	movge	r2, #43	; 0x2b
 800715c:	2909      	cmp	r1, #9
 800715e:	7042      	strb	r2, [r0, #1]
 8007160:	dd2a      	ble.n	80071b8 <__exponent+0x70>
 8007162:	f10d 0407 	add.w	r4, sp, #7
 8007166:	46a4      	mov	ip, r4
 8007168:	270a      	movs	r7, #10
 800716a:	46a6      	mov	lr, r4
 800716c:	460a      	mov	r2, r1
 800716e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007172:	fb07 1516 	mls	r5, r7, r6, r1
 8007176:	3530      	adds	r5, #48	; 0x30
 8007178:	2a63      	cmp	r2, #99	; 0x63
 800717a:	f104 34ff 	add.w	r4, r4, #4294967295
 800717e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007182:	4631      	mov	r1, r6
 8007184:	dcf1      	bgt.n	800716a <__exponent+0x22>
 8007186:	3130      	adds	r1, #48	; 0x30
 8007188:	f1ae 0502 	sub.w	r5, lr, #2
 800718c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007190:	1c44      	adds	r4, r0, #1
 8007192:	4629      	mov	r1, r5
 8007194:	4561      	cmp	r1, ip
 8007196:	d30a      	bcc.n	80071ae <__exponent+0x66>
 8007198:	f10d 0209 	add.w	r2, sp, #9
 800719c:	eba2 020e 	sub.w	r2, r2, lr
 80071a0:	4565      	cmp	r5, ip
 80071a2:	bf88      	it	hi
 80071a4:	2200      	movhi	r2, #0
 80071a6:	4413      	add	r3, r2
 80071a8:	1a18      	subs	r0, r3, r0
 80071aa:	b003      	add	sp, #12
 80071ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071b2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80071b6:	e7ed      	b.n	8007194 <__exponent+0x4c>
 80071b8:	2330      	movs	r3, #48	; 0x30
 80071ba:	3130      	adds	r1, #48	; 0x30
 80071bc:	7083      	strb	r3, [r0, #2]
 80071be:	70c1      	strb	r1, [r0, #3]
 80071c0:	1d03      	adds	r3, r0, #4
 80071c2:	e7f1      	b.n	80071a8 <__exponent+0x60>

080071c4 <_printf_float>:
 80071c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c8:	ed2d 8b02 	vpush	{d8}
 80071cc:	b08d      	sub	sp, #52	; 0x34
 80071ce:	460c      	mov	r4, r1
 80071d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80071d4:	4616      	mov	r6, r2
 80071d6:	461f      	mov	r7, r3
 80071d8:	4605      	mov	r5, r0
 80071da:	f001 fb43 	bl	8008864 <_localeconv_r>
 80071de:	f8d0 a000 	ldr.w	sl, [r0]
 80071e2:	4650      	mov	r0, sl
 80071e4:	f7f9 f80c 	bl	8000200 <strlen>
 80071e8:	2300      	movs	r3, #0
 80071ea:	930a      	str	r3, [sp, #40]	; 0x28
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	9305      	str	r3, [sp, #20]
 80071f0:	f8d8 3000 	ldr.w	r3, [r8]
 80071f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80071f8:	3307      	adds	r3, #7
 80071fa:	f023 0307 	bic.w	r3, r3, #7
 80071fe:	f103 0208 	add.w	r2, r3, #8
 8007202:	f8c8 2000 	str.w	r2, [r8]
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800720e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007212:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007216:	9307      	str	r3, [sp, #28]
 8007218:	f8cd 8018 	str.w	r8, [sp, #24]
 800721c:	ee08 0a10 	vmov	s16, r0
 8007220:	4b9f      	ldr	r3, [pc, #636]	; (80074a0 <_printf_float+0x2dc>)
 8007222:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007226:	f04f 32ff 	mov.w	r2, #4294967295
 800722a:	f7f9 fc97 	bl	8000b5c <__aeabi_dcmpun>
 800722e:	bb88      	cbnz	r0, 8007294 <_printf_float+0xd0>
 8007230:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007234:	4b9a      	ldr	r3, [pc, #616]	; (80074a0 <_printf_float+0x2dc>)
 8007236:	f04f 32ff 	mov.w	r2, #4294967295
 800723a:	f7f9 fc71 	bl	8000b20 <__aeabi_dcmple>
 800723e:	bb48      	cbnz	r0, 8007294 <_printf_float+0xd0>
 8007240:	2200      	movs	r2, #0
 8007242:	2300      	movs	r3, #0
 8007244:	4640      	mov	r0, r8
 8007246:	4649      	mov	r1, r9
 8007248:	f7f9 fc60 	bl	8000b0c <__aeabi_dcmplt>
 800724c:	b110      	cbz	r0, 8007254 <_printf_float+0x90>
 800724e:	232d      	movs	r3, #45	; 0x2d
 8007250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007254:	4b93      	ldr	r3, [pc, #588]	; (80074a4 <_printf_float+0x2e0>)
 8007256:	4894      	ldr	r0, [pc, #592]	; (80074a8 <_printf_float+0x2e4>)
 8007258:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800725c:	bf94      	ite	ls
 800725e:	4698      	movls	r8, r3
 8007260:	4680      	movhi	r8, r0
 8007262:	2303      	movs	r3, #3
 8007264:	6123      	str	r3, [r4, #16]
 8007266:	9b05      	ldr	r3, [sp, #20]
 8007268:	f023 0204 	bic.w	r2, r3, #4
 800726c:	6022      	str	r2, [r4, #0]
 800726e:	f04f 0900 	mov.w	r9, #0
 8007272:	9700      	str	r7, [sp, #0]
 8007274:	4633      	mov	r3, r6
 8007276:	aa0b      	add	r2, sp, #44	; 0x2c
 8007278:	4621      	mov	r1, r4
 800727a:	4628      	mov	r0, r5
 800727c:	f000 f9d8 	bl	8007630 <_printf_common>
 8007280:	3001      	adds	r0, #1
 8007282:	f040 8090 	bne.w	80073a6 <_printf_float+0x1e2>
 8007286:	f04f 30ff 	mov.w	r0, #4294967295
 800728a:	b00d      	add	sp, #52	; 0x34
 800728c:	ecbd 8b02 	vpop	{d8}
 8007290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	4640      	mov	r0, r8
 800729a:	4649      	mov	r1, r9
 800729c:	f7f9 fc5e 	bl	8000b5c <__aeabi_dcmpun>
 80072a0:	b140      	cbz	r0, 80072b4 <_printf_float+0xf0>
 80072a2:	464b      	mov	r3, r9
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	bfbc      	itt	lt
 80072a8:	232d      	movlt	r3, #45	; 0x2d
 80072aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072ae:	487f      	ldr	r0, [pc, #508]	; (80074ac <_printf_float+0x2e8>)
 80072b0:	4b7f      	ldr	r3, [pc, #508]	; (80074b0 <_printf_float+0x2ec>)
 80072b2:	e7d1      	b.n	8007258 <_printf_float+0x94>
 80072b4:	6863      	ldr	r3, [r4, #4]
 80072b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80072ba:	9206      	str	r2, [sp, #24]
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	d13f      	bne.n	8007340 <_printf_float+0x17c>
 80072c0:	2306      	movs	r3, #6
 80072c2:	6063      	str	r3, [r4, #4]
 80072c4:	9b05      	ldr	r3, [sp, #20]
 80072c6:	6861      	ldr	r1, [r4, #4]
 80072c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80072cc:	2300      	movs	r3, #0
 80072ce:	9303      	str	r3, [sp, #12]
 80072d0:	ab0a      	add	r3, sp, #40	; 0x28
 80072d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80072d6:	ab09      	add	r3, sp, #36	; 0x24
 80072d8:	ec49 8b10 	vmov	d0, r8, r9
 80072dc:	9300      	str	r3, [sp, #0]
 80072de:	6022      	str	r2, [r4, #0]
 80072e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072e4:	4628      	mov	r0, r5
 80072e6:	f7ff fecd 	bl	8007084 <__cvt>
 80072ea:	9b06      	ldr	r3, [sp, #24]
 80072ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072ee:	2b47      	cmp	r3, #71	; 0x47
 80072f0:	4680      	mov	r8, r0
 80072f2:	d108      	bne.n	8007306 <_printf_float+0x142>
 80072f4:	1cc8      	adds	r0, r1, #3
 80072f6:	db02      	blt.n	80072fe <_printf_float+0x13a>
 80072f8:	6863      	ldr	r3, [r4, #4]
 80072fa:	4299      	cmp	r1, r3
 80072fc:	dd41      	ble.n	8007382 <_printf_float+0x1be>
 80072fe:	f1ab 0b02 	sub.w	fp, fp, #2
 8007302:	fa5f fb8b 	uxtb.w	fp, fp
 8007306:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800730a:	d820      	bhi.n	800734e <_printf_float+0x18a>
 800730c:	3901      	subs	r1, #1
 800730e:	465a      	mov	r2, fp
 8007310:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007314:	9109      	str	r1, [sp, #36]	; 0x24
 8007316:	f7ff ff17 	bl	8007148 <__exponent>
 800731a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800731c:	1813      	adds	r3, r2, r0
 800731e:	2a01      	cmp	r2, #1
 8007320:	4681      	mov	r9, r0
 8007322:	6123      	str	r3, [r4, #16]
 8007324:	dc02      	bgt.n	800732c <_printf_float+0x168>
 8007326:	6822      	ldr	r2, [r4, #0]
 8007328:	07d2      	lsls	r2, r2, #31
 800732a:	d501      	bpl.n	8007330 <_printf_float+0x16c>
 800732c:	3301      	adds	r3, #1
 800732e:	6123      	str	r3, [r4, #16]
 8007330:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007334:	2b00      	cmp	r3, #0
 8007336:	d09c      	beq.n	8007272 <_printf_float+0xae>
 8007338:	232d      	movs	r3, #45	; 0x2d
 800733a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800733e:	e798      	b.n	8007272 <_printf_float+0xae>
 8007340:	9a06      	ldr	r2, [sp, #24]
 8007342:	2a47      	cmp	r2, #71	; 0x47
 8007344:	d1be      	bne.n	80072c4 <_printf_float+0x100>
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1bc      	bne.n	80072c4 <_printf_float+0x100>
 800734a:	2301      	movs	r3, #1
 800734c:	e7b9      	b.n	80072c2 <_printf_float+0xfe>
 800734e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007352:	d118      	bne.n	8007386 <_printf_float+0x1c2>
 8007354:	2900      	cmp	r1, #0
 8007356:	6863      	ldr	r3, [r4, #4]
 8007358:	dd0b      	ble.n	8007372 <_printf_float+0x1ae>
 800735a:	6121      	str	r1, [r4, #16]
 800735c:	b913      	cbnz	r3, 8007364 <_printf_float+0x1a0>
 800735e:	6822      	ldr	r2, [r4, #0]
 8007360:	07d0      	lsls	r0, r2, #31
 8007362:	d502      	bpl.n	800736a <_printf_float+0x1a6>
 8007364:	3301      	adds	r3, #1
 8007366:	440b      	add	r3, r1
 8007368:	6123      	str	r3, [r4, #16]
 800736a:	65a1      	str	r1, [r4, #88]	; 0x58
 800736c:	f04f 0900 	mov.w	r9, #0
 8007370:	e7de      	b.n	8007330 <_printf_float+0x16c>
 8007372:	b913      	cbnz	r3, 800737a <_printf_float+0x1b6>
 8007374:	6822      	ldr	r2, [r4, #0]
 8007376:	07d2      	lsls	r2, r2, #31
 8007378:	d501      	bpl.n	800737e <_printf_float+0x1ba>
 800737a:	3302      	adds	r3, #2
 800737c:	e7f4      	b.n	8007368 <_printf_float+0x1a4>
 800737e:	2301      	movs	r3, #1
 8007380:	e7f2      	b.n	8007368 <_printf_float+0x1a4>
 8007382:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007388:	4299      	cmp	r1, r3
 800738a:	db05      	blt.n	8007398 <_printf_float+0x1d4>
 800738c:	6823      	ldr	r3, [r4, #0]
 800738e:	6121      	str	r1, [r4, #16]
 8007390:	07d8      	lsls	r0, r3, #31
 8007392:	d5ea      	bpl.n	800736a <_printf_float+0x1a6>
 8007394:	1c4b      	adds	r3, r1, #1
 8007396:	e7e7      	b.n	8007368 <_printf_float+0x1a4>
 8007398:	2900      	cmp	r1, #0
 800739a:	bfd4      	ite	le
 800739c:	f1c1 0202 	rsble	r2, r1, #2
 80073a0:	2201      	movgt	r2, #1
 80073a2:	4413      	add	r3, r2
 80073a4:	e7e0      	b.n	8007368 <_printf_float+0x1a4>
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	055a      	lsls	r2, r3, #21
 80073aa:	d407      	bmi.n	80073bc <_printf_float+0x1f8>
 80073ac:	6923      	ldr	r3, [r4, #16]
 80073ae:	4642      	mov	r2, r8
 80073b0:	4631      	mov	r1, r6
 80073b2:	4628      	mov	r0, r5
 80073b4:	47b8      	blx	r7
 80073b6:	3001      	adds	r0, #1
 80073b8:	d12c      	bne.n	8007414 <_printf_float+0x250>
 80073ba:	e764      	b.n	8007286 <_printf_float+0xc2>
 80073bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073c0:	f240 80e0 	bls.w	8007584 <_printf_float+0x3c0>
 80073c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073c8:	2200      	movs	r2, #0
 80073ca:	2300      	movs	r3, #0
 80073cc:	f7f9 fb94 	bl	8000af8 <__aeabi_dcmpeq>
 80073d0:	2800      	cmp	r0, #0
 80073d2:	d034      	beq.n	800743e <_printf_float+0x27a>
 80073d4:	4a37      	ldr	r2, [pc, #220]	; (80074b4 <_printf_float+0x2f0>)
 80073d6:	2301      	movs	r3, #1
 80073d8:	4631      	mov	r1, r6
 80073da:	4628      	mov	r0, r5
 80073dc:	47b8      	blx	r7
 80073de:	3001      	adds	r0, #1
 80073e0:	f43f af51 	beq.w	8007286 <_printf_float+0xc2>
 80073e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073e8:	429a      	cmp	r2, r3
 80073ea:	db02      	blt.n	80073f2 <_printf_float+0x22e>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	07d8      	lsls	r0, r3, #31
 80073f0:	d510      	bpl.n	8007414 <_printf_float+0x250>
 80073f2:	ee18 3a10 	vmov	r3, s16
 80073f6:	4652      	mov	r2, sl
 80073f8:	4631      	mov	r1, r6
 80073fa:	4628      	mov	r0, r5
 80073fc:	47b8      	blx	r7
 80073fe:	3001      	adds	r0, #1
 8007400:	f43f af41 	beq.w	8007286 <_printf_float+0xc2>
 8007404:	f04f 0800 	mov.w	r8, #0
 8007408:	f104 091a 	add.w	r9, r4, #26
 800740c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740e:	3b01      	subs	r3, #1
 8007410:	4543      	cmp	r3, r8
 8007412:	dc09      	bgt.n	8007428 <_printf_float+0x264>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	079b      	lsls	r3, r3, #30
 8007418:	f100 8105 	bmi.w	8007626 <_printf_float+0x462>
 800741c:	68e0      	ldr	r0, [r4, #12]
 800741e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007420:	4298      	cmp	r0, r3
 8007422:	bfb8      	it	lt
 8007424:	4618      	movlt	r0, r3
 8007426:	e730      	b.n	800728a <_printf_float+0xc6>
 8007428:	2301      	movs	r3, #1
 800742a:	464a      	mov	r2, r9
 800742c:	4631      	mov	r1, r6
 800742e:	4628      	mov	r0, r5
 8007430:	47b8      	blx	r7
 8007432:	3001      	adds	r0, #1
 8007434:	f43f af27 	beq.w	8007286 <_printf_float+0xc2>
 8007438:	f108 0801 	add.w	r8, r8, #1
 800743c:	e7e6      	b.n	800740c <_printf_float+0x248>
 800743e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007440:	2b00      	cmp	r3, #0
 8007442:	dc39      	bgt.n	80074b8 <_printf_float+0x2f4>
 8007444:	4a1b      	ldr	r2, [pc, #108]	; (80074b4 <_printf_float+0x2f0>)
 8007446:	2301      	movs	r3, #1
 8007448:	4631      	mov	r1, r6
 800744a:	4628      	mov	r0, r5
 800744c:	47b8      	blx	r7
 800744e:	3001      	adds	r0, #1
 8007450:	f43f af19 	beq.w	8007286 <_printf_float+0xc2>
 8007454:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007458:	4313      	orrs	r3, r2
 800745a:	d102      	bne.n	8007462 <_printf_float+0x29e>
 800745c:	6823      	ldr	r3, [r4, #0]
 800745e:	07d9      	lsls	r1, r3, #31
 8007460:	d5d8      	bpl.n	8007414 <_printf_float+0x250>
 8007462:	ee18 3a10 	vmov	r3, s16
 8007466:	4652      	mov	r2, sl
 8007468:	4631      	mov	r1, r6
 800746a:	4628      	mov	r0, r5
 800746c:	47b8      	blx	r7
 800746e:	3001      	adds	r0, #1
 8007470:	f43f af09 	beq.w	8007286 <_printf_float+0xc2>
 8007474:	f04f 0900 	mov.w	r9, #0
 8007478:	f104 0a1a 	add.w	sl, r4, #26
 800747c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747e:	425b      	negs	r3, r3
 8007480:	454b      	cmp	r3, r9
 8007482:	dc01      	bgt.n	8007488 <_printf_float+0x2c4>
 8007484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007486:	e792      	b.n	80073ae <_printf_float+0x1ea>
 8007488:	2301      	movs	r3, #1
 800748a:	4652      	mov	r2, sl
 800748c:	4631      	mov	r1, r6
 800748e:	4628      	mov	r0, r5
 8007490:	47b8      	blx	r7
 8007492:	3001      	adds	r0, #1
 8007494:	f43f aef7 	beq.w	8007286 <_printf_float+0xc2>
 8007498:	f109 0901 	add.w	r9, r9, #1
 800749c:	e7ee      	b.n	800747c <_printf_float+0x2b8>
 800749e:	bf00      	nop
 80074a0:	7fefffff 	.word	0x7fefffff
 80074a4:	08009b10 	.word	0x08009b10
 80074a8:	08009b14 	.word	0x08009b14
 80074ac:	08009b1c 	.word	0x08009b1c
 80074b0:	08009b18 	.word	0x08009b18
 80074b4:	08009b20 	.word	0x08009b20
 80074b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074bc:	429a      	cmp	r2, r3
 80074be:	bfa8      	it	ge
 80074c0:	461a      	movge	r2, r3
 80074c2:	2a00      	cmp	r2, #0
 80074c4:	4691      	mov	r9, r2
 80074c6:	dc37      	bgt.n	8007538 <_printf_float+0x374>
 80074c8:	f04f 0b00 	mov.w	fp, #0
 80074cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074d0:	f104 021a 	add.w	r2, r4, #26
 80074d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074d6:	9305      	str	r3, [sp, #20]
 80074d8:	eba3 0309 	sub.w	r3, r3, r9
 80074dc:	455b      	cmp	r3, fp
 80074de:	dc33      	bgt.n	8007548 <_printf_float+0x384>
 80074e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074e4:	429a      	cmp	r2, r3
 80074e6:	db3b      	blt.n	8007560 <_printf_float+0x39c>
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	07da      	lsls	r2, r3, #31
 80074ec:	d438      	bmi.n	8007560 <_printf_float+0x39c>
 80074ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074f0:	9b05      	ldr	r3, [sp, #20]
 80074f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	eba2 0901 	sub.w	r9, r2, r1
 80074fa:	4599      	cmp	r9, r3
 80074fc:	bfa8      	it	ge
 80074fe:	4699      	movge	r9, r3
 8007500:	f1b9 0f00 	cmp.w	r9, #0
 8007504:	dc35      	bgt.n	8007572 <_printf_float+0x3ae>
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800750e:	f104 0a1a 	add.w	sl, r4, #26
 8007512:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007516:	1a9b      	subs	r3, r3, r2
 8007518:	eba3 0309 	sub.w	r3, r3, r9
 800751c:	4543      	cmp	r3, r8
 800751e:	f77f af79 	ble.w	8007414 <_printf_float+0x250>
 8007522:	2301      	movs	r3, #1
 8007524:	4652      	mov	r2, sl
 8007526:	4631      	mov	r1, r6
 8007528:	4628      	mov	r0, r5
 800752a:	47b8      	blx	r7
 800752c:	3001      	adds	r0, #1
 800752e:	f43f aeaa 	beq.w	8007286 <_printf_float+0xc2>
 8007532:	f108 0801 	add.w	r8, r8, #1
 8007536:	e7ec      	b.n	8007512 <_printf_float+0x34e>
 8007538:	4613      	mov	r3, r2
 800753a:	4631      	mov	r1, r6
 800753c:	4642      	mov	r2, r8
 800753e:	4628      	mov	r0, r5
 8007540:	47b8      	blx	r7
 8007542:	3001      	adds	r0, #1
 8007544:	d1c0      	bne.n	80074c8 <_printf_float+0x304>
 8007546:	e69e      	b.n	8007286 <_printf_float+0xc2>
 8007548:	2301      	movs	r3, #1
 800754a:	4631      	mov	r1, r6
 800754c:	4628      	mov	r0, r5
 800754e:	9205      	str	r2, [sp, #20]
 8007550:	47b8      	blx	r7
 8007552:	3001      	adds	r0, #1
 8007554:	f43f ae97 	beq.w	8007286 <_printf_float+0xc2>
 8007558:	9a05      	ldr	r2, [sp, #20]
 800755a:	f10b 0b01 	add.w	fp, fp, #1
 800755e:	e7b9      	b.n	80074d4 <_printf_float+0x310>
 8007560:	ee18 3a10 	vmov	r3, s16
 8007564:	4652      	mov	r2, sl
 8007566:	4631      	mov	r1, r6
 8007568:	4628      	mov	r0, r5
 800756a:	47b8      	blx	r7
 800756c:	3001      	adds	r0, #1
 800756e:	d1be      	bne.n	80074ee <_printf_float+0x32a>
 8007570:	e689      	b.n	8007286 <_printf_float+0xc2>
 8007572:	9a05      	ldr	r2, [sp, #20]
 8007574:	464b      	mov	r3, r9
 8007576:	4442      	add	r2, r8
 8007578:	4631      	mov	r1, r6
 800757a:	4628      	mov	r0, r5
 800757c:	47b8      	blx	r7
 800757e:	3001      	adds	r0, #1
 8007580:	d1c1      	bne.n	8007506 <_printf_float+0x342>
 8007582:	e680      	b.n	8007286 <_printf_float+0xc2>
 8007584:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007586:	2a01      	cmp	r2, #1
 8007588:	dc01      	bgt.n	800758e <_printf_float+0x3ca>
 800758a:	07db      	lsls	r3, r3, #31
 800758c:	d538      	bpl.n	8007600 <_printf_float+0x43c>
 800758e:	2301      	movs	r3, #1
 8007590:	4642      	mov	r2, r8
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	f43f ae74 	beq.w	8007286 <_printf_float+0xc2>
 800759e:	ee18 3a10 	vmov	r3, s16
 80075a2:	4652      	mov	r2, sl
 80075a4:	4631      	mov	r1, r6
 80075a6:	4628      	mov	r0, r5
 80075a8:	47b8      	blx	r7
 80075aa:	3001      	adds	r0, #1
 80075ac:	f43f ae6b 	beq.w	8007286 <_printf_float+0xc2>
 80075b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80075b4:	2200      	movs	r2, #0
 80075b6:	2300      	movs	r3, #0
 80075b8:	f7f9 fa9e 	bl	8000af8 <__aeabi_dcmpeq>
 80075bc:	b9d8      	cbnz	r0, 80075f6 <_printf_float+0x432>
 80075be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075c0:	f108 0201 	add.w	r2, r8, #1
 80075c4:	3b01      	subs	r3, #1
 80075c6:	4631      	mov	r1, r6
 80075c8:	4628      	mov	r0, r5
 80075ca:	47b8      	blx	r7
 80075cc:	3001      	adds	r0, #1
 80075ce:	d10e      	bne.n	80075ee <_printf_float+0x42a>
 80075d0:	e659      	b.n	8007286 <_printf_float+0xc2>
 80075d2:	2301      	movs	r3, #1
 80075d4:	4652      	mov	r2, sl
 80075d6:	4631      	mov	r1, r6
 80075d8:	4628      	mov	r0, r5
 80075da:	47b8      	blx	r7
 80075dc:	3001      	adds	r0, #1
 80075de:	f43f ae52 	beq.w	8007286 <_printf_float+0xc2>
 80075e2:	f108 0801 	add.w	r8, r8, #1
 80075e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075e8:	3b01      	subs	r3, #1
 80075ea:	4543      	cmp	r3, r8
 80075ec:	dcf1      	bgt.n	80075d2 <_printf_float+0x40e>
 80075ee:	464b      	mov	r3, r9
 80075f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075f4:	e6dc      	b.n	80073b0 <_printf_float+0x1ec>
 80075f6:	f04f 0800 	mov.w	r8, #0
 80075fa:	f104 0a1a 	add.w	sl, r4, #26
 80075fe:	e7f2      	b.n	80075e6 <_printf_float+0x422>
 8007600:	2301      	movs	r3, #1
 8007602:	4642      	mov	r2, r8
 8007604:	e7df      	b.n	80075c6 <_printf_float+0x402>
 8007606:	2301      	movs	r3, #1
 8007608:	464a      	mov	r2, r9
 800760a:	4631      	mov	r1, r6
 800760c:	4628      	mov	r0, r5
 800760e:	47b8      	blx	r7
 8007610:	3001      	adds	r0, #1
 8007612:	f43f ae38 	beq.w	8007286 <_printf_float+0xc2>
 8007616:	f108 0801 	add.w	r8, r8, #1
 800761a:	68e3      	ldr	r3, [r4, #12]
 800761c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800761e:	1a5b      	subs	r3, r3, r1
 8007620:	4543      	cmp	r3, r8
 8007622:	dcf0      	bgt.n	8007606 <_printf_float+0x442>
 8007624:	e6fa      	b.n	800741c <_printf_float+0x258>
 8007626:	f04f 0800 	mov.w	r8, #0
 800762a:	f104 0919 	add.w	r9, r4, #25
 800762e:	e7f4      	b.n	800761a <_printf_float+0x456>

08007630 <_printf_common>:
 8007630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007634:	4616      	mov	r6, r2
 8007636:	4699      	mov	r9, r3
 8007638:	688a      	ldr	r2, [r1, #8]
 800763a:	690b      	ldr	r3, [r1, #16]
 800763c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007640:	4293      	cmp	r3, r2
 8007642:	bfb8      	it	lt
 8007644:	4613      	movlt	r3, r2
 8007646:	6033      	str	r3, [r6, #0]
 8007648:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800764c:	4607      	mov	r7, r0
 800764e:	460c      	mov	r4, r1
 8007650:	b10a      	cbz	r2, 8007656 <_printf_common+0x26>
 8007652:	3301      	adds	r3, #1
 8007654:	6033      	str	r3, [r6, #0]
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	0699      	lsls	r1, r3, #26
 800765a:	bf42      	ittt	mi
 800765c:	6833      	ldrmi	r3, [r6, #0]
 800765e:	3302      	addmi	r3, #2
 8007660:	6033      	strmi	r3, [r6, #0]
 8007662:	6825      	ldr	r5, [r4, #0]
 8007664:	f015 0506 	ands.w	r5, r5, #6
 8007668:	d106      	bne.n	8007678 <_printf_common+0x48>
 800766a:	f104 0a19 	add.w	sl, r4, #25
 800766e:	68e3      	ldr	r3, [r4, #12]
 8007670:	6832      	ldr	r2, [r6, #0]
 8007672:	1a9b      	subs	r3, r3, r2
 8007674:	42ab      	cmp	r3, r5
 8007676:	dc26      	bgt.n	80076c6 <_printf_common+0x96>
 8007678:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800767c:	1e13      	subs	r3, r2, #0
 800767e:	6822      	ldr	r2, [r4, #0]
 8007680:	bf18      	it	ne
 8007682:	2301      	movne	r3, #1
 8007684:	0692      	lsls	r2, r2, #26
 8007686:	d42b      	bmi.n	80076e0 <_printf_common+0xb0>
 8007688:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800768c:	4649      	mov	r1, r9
 800768e:	4638      	mov	r0, r7
 8007690:	47c0      	blx	r8
 8007692:	3001      	adds	r0, #1
 8007694:	d01e      	beq.n	80076d4 <_printf_common+0xa4>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	68e5      	ldr	r5, [r4, #12]
 800769a:	6832      	ldr	r2, [r6, #0]
 800769c:	f003 0306 	and.w	r3, r3, #6
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	bf08      	it	eq
 80076a4:	1aad      	subeq	r5, r5, r2
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	6922      	ldr	r2, [r4, #16]
 80076aa:	bf0c      	ite	eq
 80076ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076b0:	2500      	movne	r5, #0
 80076b2:	4293      	cmp	r3, r2
 80076b4:	bfc4      	itt	gt
 80076b6:	1a9b      	subgt	r3, r3, r2
 80076b8:	18ed      	addgt	r5, r5, r3
 80076ba:	2600      	movs	r6, #0
 80076bc:	341a      	adds	r4, #26
 80076be:	42b5      	cmp	r5, r6
 80076c0:	d11a      	bne.n	80076f8 <_printf_common+0xc8>
 80076c2:	2000      	movs	r0, #0
 80076c4:	e008      	b.n	80076d8 <_printf_common+0xa8>
 80076c6:	2301      	movs	r3, #1
 80076c8:	4652      	mov	r2, sl
 80076ca:	4649      	mov	r1, r9
 80076cc:	4638      	mov	r0, r7
 80076ce:	47c0      	blx	r8
 80076d0:	3001      	adds	r0, #1
 80076d2:	d103      	bne.n	80076dc <_printf_common+0xac>
 80076d4:	f04f 30ff 	mov.w	r0, #4294967295
 80076d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076dc:	3501      	adds	r5, #1
 80076de:	e7c6      	b.n	800766e <_printf_common+0x3e>
 80076e0:	18e1      	adds	r1, r4, r3
 80076e2:	1c5a      	adds	r2, r3, #1
 80076e4:	2030      	movs	r0, #48	; 0x30
 80076e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076ea:	4422      	add	r2, r4
 80076ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076f4:	3302      	adds	r3, #2
 80076f6:	e7c7      	b.n	8007688 <_printf_common+0x58>
 80076f8:	2301      	movs	r3, #1
 80076fa:	4622      	mov	r2, r4
 80076fc:	4649      	mov	r1, r9
 80076fe:	4638      	mov	r0, r7
 8007700:	47c0      	blx	r8
 8007702:	3001      	adds	r0, #1
 8007704:	d0e6      	beq.n	80076d4 <_printf_common+0xa4>
 8007706:	3601      	adds	r6, #1
 8007708:	e7d9      	b.n	80076be <_printf_common+0x8e>
	...

0800770c <_printf_i>:
 800770c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007710:	460c      	mov	r4, r1
 8007712:	4691      	mov	r9, r2
 8007714:	7e27      	ldrb	r7, [r4, #24]
 8007716:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007718:	2f78      	cmp	r7, #120	; 0x78
 800771a:	4680      	mov	r8, r0
 800771c:	469a      	mov	sl, r3
 800771e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007722:	d807      	bhi.n	8007734 <_printf_i+0x28>
 8007724:	2f62      	cmp	r7, #98	; 0x62
 8007726:	d80a      	bhi.n	800773e <_printf_i+0x32>
 8007728:	2f00      	cmp	r7, #0
 800772a:	f000 80d8 	beq.w	80078de <_printf_i+0x1d2>
 800772e:	2f58      	cmp	r7, #88	; 0x58
 8007730:	f000 80a3 	beq.w	800787a <_printf_i+0x16e>
 8007734:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007738:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800773c:	e03a      	b.n	80077b4 <_printf_i+0xa8>
 800773e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007742:	2b15      	cmp	r3, #21
 8007744:	d8f6      	bhi.n	8007734 <_printf_i+0x28>
 8007746:	a001      	add	r0, pc, #4	; (adr r0, 800774c <_printf_i+0x40>)
 8007748:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800774c:	080077a5 	.word	0x080077a5
 8007750:	080077b9 	.word	0x080077b9
 8007754:	08007735 	.word	0x08007735
 8007758:	08007735 	.word	0x08007735
 800775c:	08007735 	.word	0x08007735
 8007760:	08007735 	.word	0x08007735
 8007764:	080077b9 	.word	0x080077b9
 8007768:	08007735 	.word	0x08007735
 800776c:	08007735 	.word	0x08007735
 8007770:	08007735 	.word	0x08007735
 8007774:	08007735 	.word	0x08007735
 8007778:	080078c5 	.word	0x080078c5
 800777c:	080077e9 	.word	0x080077e9
 8007780:	080078a7 	.word	0x080078a7
 8007784:	08007735 	.word	0x08007735
 8007788:	08007735 	.word	0x08007735
 800778c:	080078e7 	.word	0x080078e7
 8007790:	08007735 	.word	0x08007735
 8007794:	080077e9 	.word	0x080077e9
 8007798:	08007735 	.word	0x08007735
 800779c:	08007735 	.word	0x08007735
 80077a0:	080078af 	.word	0x080078af
 80077a4:	680b      	ldr	r3, [r1, #0]
 80077a6:	1d1a      	adds	r2, r3, #4
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	600a      	str	r2, [r1, #0]
 80077ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077b4:	2301      	movs	r3, #1
 80077b6:	e0a3      	b.n	8007900 <_printf_i+0x1f4>
 80077b8:	6825      	ldr	r5, [r4, #0]
 80077ba:	6808      	ldr	r0, [r1, #0]
 80077bc:	062e      	lsls	r6, r5, #24
 80077be:	f100 0304 	add.w	r3, r0, #4
 80077c2:	d50a      	bpl.n	80077da <_printf_i+0xce>
 80077c4:	6805      	ldr	r5, [r0, #0]
 80077c6:	600b      	str	r3, [r1, #0]
 80077c8:	2d00      	cmp	r5, #0
 80077ca:	da03      	bge.n	80077d4 <_printf_i+0xc8>
 80077cc:	232d      	movs	r3, #45	; 0x2d
 80077ce:	426d      	negs	r5, r5
 80077d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077d4:	485e      	ldr	r0, [pc, #376]	; (8007950 <_printf_i+0x244>)
 80077d6:	230a      	movs	r3, #10
 80077d8:	e019      	b.n	800780e <_printf_i+0x102>
 80077da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80077de:	6805      	ldr	r5, [r0, #0]
 80077e0:	600b      	str	r3, [r1, #0]
 80077e2:	bf18      	it	ne
 80077e4:	b22d      	sxthne	r5, r5
 80077e6:	e7ef      	b.n	80077c8 <_printf_i+0xbc>
 80077e8:	680b      	ldr	r3, [r1, #0]
 80077ea:	6825      	ldr	r5, [r4, #0]
 80077ec:	1d18      	adds	r0, r3, #4
 80077ee:	6008      	str	r0, [r1, #0]
 80077f0:	0628      	lsls	r0, r5, #24
 80077f2:	d501      	bpl.n	80077f8 <_printf_i+0xec>
 80077f4:	681d      	ldr	r5, [r3, #0]
 80077f6:	e002      	b.n	80077fe <_printf_i+0xf2>
 80077f8:	0669      	lsls	r1, r5, #25
 80077fa:	d5fb      	bpl.n	80077f4 <_printf_i+0xe8>
 80077fc:	881d      	ldrh	r5, [r3, #0]
 80077fe:	4854      	ldr	r0, [pc, #336]	; (8007950 <_printf_i+0x244>)
 8007800:	2f6f      	cmp	r7, #111	; 0x6f
 8007802:	bf0c      	ite	eq
 8007804:	2308      	moveq	r3, #8
 8007806:	230a      	movne	r3, #10
 8007808:	2100      	movs	r1, #0
 800780a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800780e:	6866      	ldr	r6, [r4, #4]
 8007810:	60a6      	str	r6, [r4, #8]
 8007812:	2e00      	cmp	r6, #0
 8007814:	bfa2      	ittt	ge
 8007816:	6821      	ldrge	r1, [r4, #0]
 8007818:	f021 0104 	bicge.w	r1, r1, #4
 800781c:	6021      	strge	r1, [r4, #0]
 800781e:	b90d      	cbnz	r5, 8007824 <_printf_i+0x118>
 8007820:	2e00      	cmp	r6, #0
 8007822:	d04d      	beq.n	80078c0 <_printf_i+0x1b4>
 8007824:	4616      	mov	r6, r2
 8007826:	fbb5 f1f3 	udiv	r1, r5, r3
 800782a:	fb03 5711 	mls	r7, r3, r1, r5
 800782e:	5dc7      	ldrb	r7, [r0, r7]
 8007830:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007834:	462f      	mov	r7, r5
 8007836:	42bb      	cmp	r3, r7
 8007838:	460d      	mov	r5, r1
 800783a:	d9f4      	bls.n	8007826 <_printf_i+0x11a>
 800783c:	2b08      	cmp	r3, #8
 800783e:	d10b      	bne.n	8007858 <_printf_i+0x14c>
 8007840:	6823      	ldr	r3, [r4, #0]
 8007842:	07df      	lsls	r7, r3, #31
 8007844:	d508      	bpl.n	8007858 <_printf_i+0x14c>
 8007846:	6923      	ldr	r3, [r4, #16]
 8007848:	6861      	ldr	r1, [r4, #4]
 800784a:	4299      	cmp	r1, r3
 800784c:	bfde      	ittt	le
 800784e:	2330      	movle	r3, #48	; 0x30
 8007850:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007854:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007858:	1b92      	subs	r2, r2, r6
 800785a:	6122      	str	r2, [r4, #16]
 800785c:	f8cd a000 	str.w	sl, [sp]
 8007860:	464b      	mov	r3, r9
 8007862:	aa03      	add	r2, sp, #12
 8007864:	4621      	mov	r1, r4
 8007866:	4640      	mov	r0, r8
 8007868:	f7ff fee2 	bl	8007630 <_printf_common>
 800786c:	3001      	adds	r0, #1
 800786e:	d14c      	bne.n	800790a <_printf_i+0x1fe>
 8007870:	f04f 30ff 	mov.w	r0, #4294967295
 8007874:	b004      	add	sp, #16
 8007876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787a:	4835      	ldr	r0, [pc, #212]	; (8007950 <_printf_i+0x244>)
 800787c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	680e      	ldr	r6, [r1, #0]
 8007884:	061f      	lsls	r7, r3, #24
 8007886:	f856 5b04 	ldr.w	r5, [r6], #4
 800788a:	600e      	str	r6, [r1, #0]
 800788c:	d514      	bpl.n	80078b8 <_printf_i+0x1ac>
 800788e:	07d9      	lsls	r1, r3, #31
 8007890:	bf44      	itt	mi
 8007892:	f043 0320 	orrmi.w	r3, r3, #32
 8007896:	6023      	strmi	r3, [r4, #0]
 8007898:	b91d      	cbnz	r5, 80078a2 <_printf_i+0x196>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	f023 0320 	bic.w	r3, r3, #32
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	2310      	movs	r3, #16
 80078a4:	e7b0      	b.n	8007808 <_printf_i+0xfc>
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	f043 0320 	orr.w	r3, r3, #32
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	2378      	movs	r3, #120	; 0x78
 80078b0:	4828      	ldr	r0, [pc, #160]	; (8007954 <_printf_i+0x248>)
 80078b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80078b6:	e7e3      	b.n	8007880 <_printf_i+0x174>
 80078b8:	065e      	lsls	r6, r3, #25
 80078ba:	bf48      	it	mi
 80078bc:	b2ad      	uxthmi	r5, r5
 80078be:	e7e6      	b.n	800788e <_printf_i+0x182>
 80078c0:	4616      	mov	r6, r2
 80078c2:	e7bb      	b.n	800783c <_printf_i+0x130>
 80078c4:	680b      	ldr	r3, [r1, #0]
 80078c6:	6826      	ldr	r6, [r4, #0]
 80078c8:	6960      	ldr	r0, [r4, #20]
 80078ca:	1d1d      	adds	r5, r3, #4
 80078cc:	600d      	str	r5, [r1, #0]
 80078ce:	0635      	lsls	r5, r6, #24
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	d501      	bpl.n	80078d8 <_printf_i+0x1cc>
 80078d4:	6018      	str	r0, [r3, #0]
 80078d6:	e002      	b.n	80078de <_printf_i+0x1d2>
 80078d8:	0671      	lsls	r1, r6, #25
 80078da:	d5fb      	bpl.n	80078d4 <_printf_i+0x1c8>
 80078dc:	8018      	strh	r0, [r3, #0]
 80078de:	2300      	movs	r3, #0
 80078e0:	6123      	str	r3, [r4, #16]
 80078e2:	4616      	mov	r6, r2
 80078e4:	e7ba      	b.n	800785c <_printf_i+0x150>
 80078e6:	680b      	ldr	r3, [r1, #0]
 80078e8:	1d1a      	adds	r2, r3, #4
 80078ea:	600a      	str	r2, [r1, #0]
 80078ec:	681e      	ldr	r6, [r3, #0]
 80078ee:	6862      	ldr	r2, [r4, #4]
 80078f0:	2100      	movs	r1, #0
 80078f2:	4630      	mov	r0, r6
 80078f4:	f7f8 fc8c 	bl	8000210 <memchr>
 80078f8:	b108      	cbz	r0, 80078fe <_printf_i+0x1f2>
 80078fa:	1b80      	subs	r0, r0, r6
 80078fc:	6060      	str	r0, [r4, #4]
 80078fe:	6863      	ldr	r3, [r4, #4]
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	2300      	movs	r3, #0
 8007904:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007908:	e7a8      	b.n	800785c <_printf_i+0x150>
 800790a:	6923      	ldr	r3, [r4, #16]
 800790c:	4632      	mov	r2, r6
 800790e:	4649      	mov	r1, r9
 8007910:	4640      	mov	r0, r8
 8007912:	47d0      	blx	sl
 8007914:	3001      	adds	r0, #1
 8007916:	d0ab      	beq.n	8007870 <_printf_i+0x164>
 8007918:	6823      	ldr	r3, [r4, #0]
 800791a:	079b      	lsls	r3, r3, #30
 800791c:	d413      	bmi.n	8007946 <_printf_i+0x23a>
 800791e:	68e0      	ldr	r0, [r4, #12]
 8007920:	9b03      	ldr	r3, [sp, #12]
 8007922:	4298      	cmp	r0, r3
 8007924:	bfb8      	it	lt
 8007926:	4618      	movlt	r0, r3
 8007928:	e7a4      	b.n	8007874 <_printf_i+0x168>
 800792a:	2301      	movs	r3, #1
 800792c:	4632      	mov	r2, r6
 800792e:	4649      	mov	r1, r9
 8007930:	4640      	mov	r0, r8
 8007932:	47d0      	blx	sl
 8007934:	3001      	adds	r0, #1
 8007936:	d09b      	beq.n	8007870 <_printf_i+0x164>
 8007938:	3501      	adds	r5, #1
 800793a:	68e3      	ldr	r3, [r4, #12]
 800793c:	9903      	ldr	r1, [sp, #12]
 800793e:	1a5b      	subs	r3, r3, r1
 8007940:	42ab      	cmp	r3, r5
 8007942:	dcf2      	bgt.n	800792a <_printf_i+0x21e>
 8007944:	e7eb      	b.n	800791e <_printf_i+0x212>
 8007946:	2500      	movs	r5, #0
 8007948:	f104 0619 	add.w	r6, r4, #25
 800794c:	e7f5      	b.n	800793a <_printf_i+0x22e>
 800794e:	bf00      	nop
 8007950:	08009b22 	.word	0x08009b22
 8007954:	08009b33 	.word	0x08009b33

08007958 <iprintf>:
 8007958:	b40f      	push	{r0, r1, r2, r3}
 800795a:	4b0a      	ldr	r3, [pc, #40]	; (8007984 <iprintf+0x2c>)
 800795c:	b513      	push	{r0, r1, r4, lr}
 800795e:	681c      	ldr	r4, [r3, #0]
 8007960:	b124      	cbz	r4, 800796c <iprintf+0x14>
 8007962:	69a3      	ldr	r3, [r4, #24]
 8007964:	b913      	cbnz	r3, 800796c <iprintf+0x14>
 8007966:	4620      	mov	r0, r4
 8007968:	f000 fede 	bl	8008728 <__sinit>
 800796c:	ab05      	add	r3, sp, #20
 800796e:	9a04      	ldr	r2, [sp, #16]
 8007970:	68a1      	ldr	r1, [r4, #8]
 8007972:	9301      	str	r3, [sp, #4]
 8007974:	4620      	mov	r0, r4
 8007976:	f001 fbf5 	bl	8009164 <_vfiprintf_r>
 800797a:	b002      	add	sp, #8
 800797c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007980:	b004      	add	sp, #16
 8007982:	4770      	bx	lr
 8007984:	2000000c 	.word	0x2000000c

08007988 <quorem>:
 8007988:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800798c:	6903      	ldr	r3, [r0, #16]
 800798e:	690c      	ldr	r4, [r1, #16]
 8007990:	42a3      	cmp	r3, r4
 8007992:	4607      	mov	r7, r0
 8007994:	f2c0 8081 	blt.w	8007a9a <quorem+0x112>
 8007998:	3c01      	subs	r4, #1
 800799a:	f101 0814 	add.w	r8, r1, #20
 800799e:	f100 0514 	add.w	r5, r0, #20
 80079a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079b0:	3301      	adds	r3, #1
 80079b2:	429a      	cmp	r2, r3
 80079b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80079b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80079c0:	d331      	bcc.n	8007a26 <quorem+0x9e>
 80079c2:	f04f 0e00 	mov.w	lr, #0
 80079c6:	4640      	mov	r0, r8
 80079c8:	46ac      	mov	ip, r5
 80079ca:	46f2      	mov	sl, lr
 80079cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80079d0:	b293      	uxth	r3, r2
 80079d2:	fb06 e303 	mla	r3, r6, r3, lr
 80079d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80079da:	b29b      	uxth	r3, r3
 80079dc:	ebaa 0303 	sub.w	r3, sl, r3
 80079e0:	0c12      	lsrs	r2, r2, #16
 80079e2:	f8dc a000 	ldr.w	sl, [ip]
 80079e6:	fb06 e202 	mla	r2, r6, r2, lr
 80079ea:	fa13 f38a 	uxtah	r3, r3, sl
 80079ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079f2:	fa1f fa82 	uxth.w	sl, r2
 80079f6:	f8dc 2000 	ldr.w	r2, [ip]
 80079fa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80079fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a08:	4581      	cmp	r9, r0
 8007a0a:	f84c 3b04 	str.w	r3, [ip], #4
 8007a0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a12:	d2db      	bcs.n	80079cc <quorem+0x44>
 8007a14:	f855 300b 	ldr.w	r3, [r5, fp]
 8007a18:	b92b      	cbnz	r3, 8007a26 <quorem+0x9e>
 8007a1a:	9b01      	ldr	r3, [sp, #4]
 8007a1c:	3b04      	subs	r3, #4
 8007a1e:	429d      	cmp	r5, r3
 8007a20:	461a      	mov	r2, r3
 8007a22:	d32e      	bcc.n	8007a82 <quorem+0xfa>
 8007a24:	613c      	str	r4, [r7, #16]
 8007a26:	4638      	mov	r0, r7
 8007a28:	f001 f9b8 	bl	8008d9c <__mcmp>
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	db24      	blt.n	8007a7a <quorem+0xf2>
 8007a30:	3601      	adds	r6, #1
 8007a32:	4628      	mov	r0, r5
 8007a34:	f04f 0c00 	mov.w	ip, #0
 8007a38:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a3c:	f8d0 e000 	ldr.w	lr, [r0]
 8007a40:	b293      	uxth	r3, r2
 8007a42:	ebac 0303 	sub.w	r3, ip, r3
 8007a46:	0c12      	lsrs	r2, r2, #16
 8007a48:	fa13 f38e 	uxtah	r3, r3, lr
 8007a4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007a50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a5a:	45c1      	cmp	r9, r8
 8007a5c:	f840 3b04 	str.w	r3, [r0], #4
 8007a60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007a64:	d2e8      	bcs.n	8007a38 <quorem+0xb0>
 8007a66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a6e:	b922      	cbnz	r2, 8007a7a <quorem+0xf2>
 8007a70:	3b04      	subs	r3, #4
 8007a72:	429d      	cmp	r5, r3
 8007a74:	461a      	mov	r2, r3
 8007a76:	d30a      	bcc.n	8007a8e <quorem+0x106>
 8007a78:	613c      	str	r4, [r7, #16]
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	b003      	add	sp, #12
 8007a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a82:	6812      	ldr	r2, [r2, #0]
 8007a84:	3b04      	subs	r3, #4
 8007a86:	2a00      	cmp	r2, #0
 8007a88:	d1cc      	bne.n	8007a24 <quorem+0x9c>
 8007a8a:	3c01      	subs	r4, #1
 8007a8c:	e7c7      	b.n	8007a1e <quorem+0x96>
 8007a8e:	6812      	ldr	r2, [r2, #0]
 8007a90:	3b04      	subs	r3, #4
 8007a92:	2a00      	cmp	r2, #0
 8007a94:	d1f0      	bne.n	8007a78 <quorem+0xf0>
 8007a96:	3c01      	subs	r4, #1
 8007a98:	e7eb      	b.n	8007a72 <quorem+0xea>
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	e7ee      	b.n	8007a7c <quorem+0xf4>
	...

08007aa0 <_dtoa_r>:
 8007aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa4:	ed2d 8b02 	vpush	{d8}
 8007aa8:	ec57 6b10 	vmov	r6, r7, d0
 8007aac:	b095      	sub	sp, #84	; 0x54
 8007aae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ab0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ab4:	9105      	str	r1, [sp, #20]
 8007ab6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007aba:	4604      	mov	r4, r0
 8007abc:	9209      	str	r2, [sp, #36]	; 0x24
 8007abe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ac0:	b975      	cbnz	r5, 8007ae0 <_dtoa_r+0x40>
 8007ac2:	2010      	movs	r0, #16
 8007ac4:	f000 fed6 	bl	8008874 <malloc>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	6260      	str	r0, [r4, #36]	; 0x24
 8007acc:	b920      	cbnz	r0, 8007ad8 <_dtoa_r+0x38>
 8007ace:	4bb2      	ldr	r3, [pc, #712]	; (8007d98 <_dtoa_r+0x2f8>)
 8007ad0:	21ea      	movs	r1, #234	; 0xea
 8007ad2:	48b2      	ldr	r0, [pc, #712]	; (8007d9c <_dtoa_r+0x2fc>)
 8007ad4:	f001 fd9c 	bl	8009610 <__assert_func>
 8007ad8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007adc:	6005      	str	r5, [r0, #0]
 8007ade:	60c5      	str	r5, [r0, #12]
 8007ae0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ae2:	6819      	ldr	r1, [r3, #0]
 8007ae4:	b151      	cbz	r1, 8007afc <_dtoa_r+0x5c>
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	604a      	str	r2, [r1, #4]
 8007aea:	2301      	movs	r3, #1
 8007aec:	4093      	lsls	r3, r2
 8007aee:	608b      	str	r3, [r1, #8]
 8007af0:	4620      	mov	r0, r4
 8007af2:	f000 ff15 	bl	8008920 <_Bfree>
 8007af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007af8:	2200      	movs	r2, #0
 8007afa:	601a      	str	r2, [r3, #0]
 8007afc:	1e3b      	subs	r3, r7, #0
 8007afe:	bfb9      	ittee	lt
 8007b00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b04:	9303      	strlt	r3, [sp, #12]
 8007b06:	2300      	movge	r3, #0
 8007b08:	f8c8 3000 	strge.w	r3, [r8]
 8007b0c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007b10:	4ba3      	ldr	r3, [pc, #652]	; (8007da0 <_dtoa_r+0x300>)
 8007b12:	bfbc      	itt	lt
 8007b14:	2201      	movlt	r2, #1
 8007b16:	f8c8 2000 	strlt.w	r2, [r8]
 8007b1a:	ea33 0309 	bics.w	r3, r3, r9
 8007b1e:	d11b      	bne.n	8007b58 <_dtoa_r+0xb8>
 8007b20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b22:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b26:	6013      	str	r3, [r2, #0]
 8007b28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b2c:	4333      	orrs	r3, r6
 8007b2e:	f000 857a 	beq.w	8008626 <_dtoa_r+0xb86>
 8007b32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b34:	b963      	cbnz	r3, 8007b50 <_dtoa_r+0xb0>
 8007b36:	4b9b      	ldr	r3, [pc, #620]	; (8007da4 <_dtoa_r+0x304>)
 8007b38:	e024      	b.n	8007b84 <_dtoa_r+0xe4>
 8007b3a:	4b9b      	ldr	r3, [pc, #620]	; (8007da8 <_dtoa_r+0x308>)
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	3308      	adds	r3, #8
 8007b40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b42:	6013      	str	r3, [r2, #0]
 8007b44:	9800      	ldr	r0, [sp, #0]
 8007b46:	b015      	add	sp, #84	; 0x54
 8007b48:	ecbd 8b02 	vpop	{d8}
 8007b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b50:	4b94      	ldr	r3, [pc, #592]	; (8007da4 <_dtoa_r+0x304>)
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	3303      	adds	r3, #3
 8007b56:	e7f3      	b.n	8007b40 <_dtoa_r+0xa0>
 8007b58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	ec51 0b17 	vmov	r0, r1, d7
 8007b62:	2300      	movs	r3, #0
 8007b64:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007b68:	f7f8 ffc6 	bl	8000af8 <__aeabi_dcmpeq>
 8007b6c:	4680      	mov	r8, r0
 8007b6e:	b158      	cbz	r0, 8007b88 <_dtoa_r+0xe8>
 8007b70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b72:	2301      	movs	r3, #1
 8007b74:	6013      	str	r3, [r2, #0]
 8007b76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 8551 	beq.w	8008620 <_dtoa_r+0xb80>
 8007b7e:	488b      	ldr	r0, [pc, #556]	; (8007dac <_dtoa_r+0x30c>)
 8007b80:	6018      	str	r0, [r3, #0]
 8007b82:	1e43      	subs	r3, r0, #1
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	e7dd      	b.n	8007b44 <_dtoa_r+0xa4>
 8007b88:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007b8c:	aa12      	add	r2, sp, #72	; 0x48
 8007b8e:	a913      	add	r1, sp, #76	; 0x4c
 8007b90:	4620      	mov	r0, r4
 8007b92:	f001 f9a7 	bl	8008ee4 <__d2b>
 8007b96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b9a:	4683      	mov	fp, r0
 8007b9c:	2d00      	cmp	r5, #0
 8007b9e:	d07c      	beq.n	8007c9a <_dtoa_r+0x1fa>
 8007ba0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ba2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007ba6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007baa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007bae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007bb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007bb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007bba:	4b7d      	ldr	r3, [pc, #500]	; (8007db0 <_dtoa_r+0x310>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	4639      	mov	r1, r7
 8007bc2:	f7f8 fb79 	bl	80002b8 <__aeabi_dsub>
 8007bc6:	a36e      	add	r3, pc, #440	; (adr r3, 8007d80 <_dtoa_r+0x2e0>)
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	f7f8 fd2c 	bl	8000628 <__aeabi_dmul>
 8007bd0:	a36d      	add	r3, pc, #436	; (adr r3, 8007d88 <_dtoa_r+0x2e8>)
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f7f8 fb71 	bl	80002bc <__adddf3>
 8007bda:	4606      	mov	r6, r0
 8007bdc:	4628      	mov	r0, r5
 8007bde:	460f      	mov	r7, r1
 8007be0:	f7f8 fcb8 	bl	8000554 <__aeabi_i2d>
 8007be4:	a36a      	add	r3, pc, #424	; (adr r3, 8007d90 <_dtoa_r+0x2f0>)
 8007be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bea:	f7f8 fd1d 	bl	8000628 <__aeabi_dmul>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	f7f8 fb61 	bl	80002bc <__adddf3>
 8007bfa:	4606      	mov	r6, r0
 8007bfc:	460f      	mov	r7, r1
 8007bfe:	f7f8 ffc3 	bl	8000b88 <__aeabi_d2iz>
 8007c02:	2200      	movs	r2, #0
 8007c04:	4682      	mov	sl, r0
 8007c06:	2300      	movs	r3, #0
 8007c08:	4630      	mov	r0, r6
 8007c0a:	4639      	mov	r1, r7
 8007c0c:	f7f8 ff7e 	bl	8000b0c <__aeabi_dcmplt>
 8007c10:	b148      	cbz	r0, 8007c26 <_dtoa_r+0x186>
 8007c12:	4650      	mov	r0, sl
 8007c14:	f7f8 fc9e 	bl	8000554 <__aeabi_i2d>
 8007c18:	4632      	mov	r2, r6
 8007c1a:	463b      	mov	r3, r7
 8007c1c:	f7f8 ff6c 	bl	8000af8 <__aeabi_dcmpeq>
 8007c20:	b908      	cbnz	r0, 8007c26 <_dtoa_r+0x186>
 8007c22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c26:	f1ba 0f16 	cmp.w	sl, #22
 8007c2a:	d854      	bhi.n	8007cd6 <_dtoa_r+0x236>
 8007c2c:	4b61      	ldr	r3, [pc, #388]	; (8007db4 <_dtoa_r+0x314>)
 8007c2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c3a:	f7f8 ff67 	bl	8000b0c <__aeabi_dcmplt>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d04b      	beq.n	8007cda <_dtoa_r+0x23a>
 8007c42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c46:	2300      	movs	r3, #0
 8007c48:	930e      	str	r3, [sp, #56]	; 0x38
 8007c4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c4c:	1b5d      	subs	r5, r3, r5
 8007c4e:	1e6b      	subs	r3, r5, #1
 8007c50:	9304      	str	r3, [sp, #16]
 8007c52:	bf43      	ittte	mi
 8007c54:	2300      	movmi	r3, #0
 8007c56:	f1c5 0801 	rsbmi	r8, r5, #1
 8007c5a:	9304      	strmi	r3, [sp, #16]
 8007c5c:	f04f 0800 	movpl.w	r8, #0
 8007c60:	f1ba 0f00 	cmp.w	sl, #0
 8007c64:	db3b      	blt.n	8007cde <_dtoa_r+0x23e>
 8007c66:	9b04      	ldr	r3, [sp, #16]
 8007c68:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007c6c:	4453      	add	r3, sl
 8007c6e:	9304      	str	r3, [sp, #16]
 8007c70:	2300      	movs	r3, #0
 8007c72:	9306      	str	r3, [sp, #24]
 8007c74:	9b05      	ldr	r3, [sp, #20]
 8007c76:	2b09      	cmp	r3, #9
 8007c78:	d869      	bhi.n	8007d4e <_dtoa_r+0x2ae>
 8007c7a:	2b05      	cmp	r3, #5
 8007c7c:	bfc4      	itt	gt
 8007c7e:	3b04      	subgt	r3, #4
 8007c80:	9305      	strgt	r3, [sp, #20]
 8007c82:	9b05      	ldr	r3, [sp, #20]
 8007c84:	f1a3 0302 	sub.w	r3, r3, #2
 8007c88:	bfcc      	ite	gt
 8007c8a:	2500      	movgt	r5, #0
 8007c8c:	2501      	movle	r5, #1
 8007c8e:	2b03      	cmp	r3, #3
 8007c90:	d869      	bhi.n	8007d66 <_dtoa_r+0x2c6>
 8007c92:	e8df f003 	tbb	[pc, r3]
 8007c96:	4e2c      	.short	0x4e2c
 8007c98:	5a4c      	.short	0x5a4c
 8007c9a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007c9e:	441d      	add	r5, r3
 8007ca0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ca4:	2b20      	cmp	r3, #32
 8007ca6:	bfc1      	itttt	gt
 8007ca8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007cac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007cb0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007cb4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007cb8:	bfda      	itte	le
 8007cba:	f1c3 0320 	rsble	r3, r3, #32
 8007cbe:	fa06 f003 	lslle.w	r0, r6, r3
 8007cc2:	4318      	orrgt	r0, r3
 8007cc4:	f7f8 fc36 	bl	8000534 <__aeabi_ui2d>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	4606      	mov	r6, r0
 8007ccc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007cd0:	3d01      	subs	r5, #1
 8007cd2:	9310      	str	r3, [sp, #64]	; 0x40
 8007cd4:	e771      	b.n	8007bba <_dtoa_r+0x11a>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e7b6      	b.n	8007c48 <_dtoa_r+0x1a8>
 8007cda:	900e      	str	r0, [sp, #56]	; 0x38
 8007cdc:	e7b5      	b.n	8007c4a <_dtoa_r+0x1aa>
 8007cde:	f1ca 0300 	rsb	r3, sl, #0
 8007ce2:	9306      	str	r3, [sp, #24]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	eba8 080a 	sub.w	r8, r8, sl
 8007cea:	930d      	str	r3, [sp, #52]	; 0x34
 8007cec:	e7c2      	b.n	8007c74 <_dtoa_r+0x1d4>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	9308      	str	r3, [sp, #32]
 8007cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	dc39      	bgt.n	8007d6c <_dtoa_r+0x2cc>
 8007cf8:	f04f 0901 	mov.w	r9, #1
 8007cfc:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d00:	464b      	mov	r3, r9
 8007d02:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007d06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007d08:	2200      	movs	r2, #0
 8007d0a:	6042      	str	r2, [r0, #4]
 8007d0c:	2204      	movs	r2, #4
 8007d0e:	f102 0614 	add.w	r6, r2, #20
 8007d12:	429e      	cmp	r6, r3
 8007d14:	6841      	ldr	r1, [r0, #4]
 8007d16:	d92f      	bls.n	8007d78 <_dtoa_r+0x2d8>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 fdc1 	bl	80088a0 <_Balloc>
 8007d1e:	9000      	str	r0, [sp, #0]
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d14b      	bne.n	8007dbc <_dtoa_r+0x31c>
 8007d24:	4b24      	ldr	r3, [pc, #144]	; (8007db8 <_dtoa_r+0x318>)
 8007d26:	4602      	mov	r2, r0
 8007d28:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d2c:	e6d1      	b.n	8007ad2 <_dtoa_r+0x32>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e7de      	b.n	8007cf0 <_dtoa_r+0x250>
 8007d32:	2300      	movs	r3, #0
 8007d34:	9308      	str	r3, [sp, #32]
 8007d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d38:	eb0a 0903 	add.w	r9, sl, r3
 8007d3c:	f109 0301 	add.w	r3, r9, #1
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	9301      	str	r3, [sp, #4]
 8007d44:	bfb8      	it	lt
 8007d46:	2301      	movlt	r3, #1
 8007d48:	e7dd      	b.n	8007d06 <_dtoa_r+0x266>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e7f2      	b.n	8007d34 <_dtoa_r+0x294>
 8007d4e:	2501      	movs	r5, #1
 8007d50:	2300      	movs	r3, #0
 8007d52:	9305      	str	r3, [sp, #20]
 8007d54:	9508      	str	r5, [sp, #32]
 8007d56:	f04f 39ff 	mov.w	r9, #4294967295
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d60:	2312      	movs	r3, #18
 8007d62:	9209      	str	r2, [sp, #36]	; 0x24
 8007d64:	e7cf      	b.n	8007d06 <_dtoa_r+0x266>
 8007d66:	2301      	movs	r3, #1
 8007d68:	9308      	str	r3, [sp, #32]
 8007d6a:	e7f4      	b.n	8007d56 <_dtoa_r+0x2b6>
 8007d6c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007d70:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d74:	464b      	mov	r3, r9
 8007d76:	e7c6      	b.n	8007d06 <_dtoa_r+0x266>
 8007d78:	3101      	adds	r1, #1
 8007d7a:	6041      	str	r1, [r0, #4]
 8007d7c:	0052      	lsls	r2, r2, #1
 8007d7e:	e7c6      	b.n	8007d0e <_dtoa_r+0x26e>
 8007d80:	636f4361 	.word	0x636f4361
 8007d84:	3fd287a7 	.word	0x3fd287a7
 8007d88:	8b60c8b3 	.word	0x8b60c8b3
 8007d8c:	3fc68a28 	.word	0x3fc68a28
 8007d90:	509f79fb 	.word	0x509f79fb
 8007d94:	3fd34413 	.word	0x3fd34413
 8007d98:	08009b51 	.word	0x08009b51
 8007d9c:	08009b68 	.word	0x08009b68
 8007da0:	7ff00000 	.word	0x7ff00000
 8007da4:	08009b4d 	.word	0x08009b4d
 8007da8:	08009b44 	.word	0x08009b44
 8007dac:	08009b21 	.word	0x08009b21
 8007db0:	3ff80000 	.word	0x3ff80000
 8007db4:	08009cc0 	.word	0x08009cc0
 8007db8:	08009bc7 	.word	0x08009bc7
 8007dbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dbe:	9a00      	ldr	r2, [sp, #0]
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	9b01      	ldr	r3, [sp, #4]
 8007dc4:	2b0e      	cmp	r3, #14
 8007dc6:	f200 80ad 	bhi.w	8007f24 <_dtoa_r+0x484>
 8007dca:	2d00      	cmp	r5, #0
 8007dcc:	f000 80aa 	beq.w	8007f24 <_dtoa_r+0x484>
 8007dd0:	f1ba 0f00 	cmp.w	sl, #0
 8007dd4:	dd36      	ble.n	8007e44 <_dtoa_r+0x3a4>
 8007dd6:	4ac3      	ldr	r2, [pc, #780]	; (80080e4 <_dtoa_r+0x644>)
 8007dd8:	f00a 030f 	and.w	r3, sl, #15
 8007ddc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007de0:	ed93 7b00 	vldr	d7, [r3]
 8007de4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007de8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007dec:	eeb0 8a47 	vmov.f32	s16, s14
 8007df0:	eef0 8a67 	vmov.f32	s17, s15
 8007df4:	d016      	beq.n	8007e24 <_dtoa_r+0x384>
 8007df6:	4bbc      	ldr	r3, [pc, #752]	; (80080e8 <_dtoa_r+0x648>)
 8007df8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007dfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e00:	f7f8 fd3c 	bl	800087c <__aeabi_ddiv>
 8007e04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e08:	f007 070f 	and.w	r7, r7, #15
 8007e0c:	2503      	movs	r5, #3
 8007e0e:	4eb6      	ldr	r6, [pc, #728]	; (80080e8 <_dtoa_r+0x648>)
 8007e10:	b957      	cbnz	r7, 8007e28 <_dtoa_r+0x388>
 8007e12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e16:	ec53 2b18 	vmov	r2, r3, d8
 8007e1a:	f7f8 fd2f 	bl	800087c <__aeabi_ddiv>
 8007e1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e22:	e029      	b.n	8007e78 <_dtoa_r+0x3d8>
 8007e24:	2502      	movs	r5, #2
 8007e26:	e7f2      	b.n	8007e0e <_dtoa_r+0x36e>
 8007e28:	07f9      	lsls	r1, r7, #31
 8007e2a:	d508      	bpl.n	8007e3e <_dtoa_r+0x39e>
 8007e2c:	ec51 0b18 	vmov	r0, r1, d8
 8007e30:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e34:	f7f8 fbf8 	bl	8000628 <__aeabi_dmul>
 8007e38:	ec41 0b18 	vmov	d8, r0, r1
 8007e3c:	3501      	adds	r5, #1
 8007e3e:	107f      	asrs	r7, r7, #1
 8007e40:	3608      	adds	r6, #8
 8007e42:	e7e5      	b.n	8007e10 <_dtoa_r+0x370>
 8007e44:	f000 80a6 	beq.w	8007f94 <_dtoa_r+0x4f4>
 8007e48:	f1ca 0600 	rsb	r6, sl, #0
 8007e4c:	4ba5      	ldr	r3, [pc, #660]	; (80080e4 <_dtoa_r+0x644>)
 8007e4e:	4fa6      	ldr	r7, [pc, #664]	; (80080e8 <_dtoa_r+0x648>)
 8007e50:	f006 020f 	and.w	r2, r6, #15
 8007e54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e60:	f7f8 fbe2 	bl	8000628 <__aeabi_dmul>
 8007e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e68:	1136      	asrs	r6, r6, #4
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	2502      	movs	r5, #2
 8007e6e:	2e00      	cmp	r6, #0
 8007e70:	f040 8085 	bne.w	8007f7e <_dtoa_r+0x4de>
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1d2      	bne.n	8007e1e <_dtoa_r+0x37e>
 8007e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f000 808c 	beq.w	8007f98 <_dtoa_r+0x4f8>
 8007e80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e84:	4b99      	ldr	r3, [pc, #612]	; (80080ec <_dtoa_r+0x64c>)
 8007e86:	2200      	movs	r2, #0
 8007e88:	4630      	mov	r0, r6
 8007e8a:	4639      	mov	r1, r7
 8007e8c:	f7f8 fe3e 	bl	8000b0c <__aeabi_dcmplt>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	f000 8081 	beq.w	8007f98 <_dtoa_r+0x4f8>
 8007e96:	9b01      	ldr	r3, [sp, #4]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d07d      	beq.n	8007f98 <_dtoa_r+0x4f8>
 8007e9c:	f1b9 0f00 	cmp.w	r9, #0
 8007ea0:	dd3c      	ble.n	8007f1c <_dtoa_r+0x47c>
 8007ea2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007ea6:	9307      	str	r3, [sp, #28]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	4b91      	ldr	r3, [pc, #580]	; (80080f0 <_dtoa_r+0x650>)
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 fbba 	bl	8000628 <__aeabi_dmul>
 8007eb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb8:	3501      	adds	r5, #1
 8007eba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007ebe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f7f8 fb46 	bl	8000554 <__aeabi_i2d>
 8007ec8:	4632      	mov	r2, r6
 8007eca:	463b      	mov	r3, r7
 8007ecc:	f7f8 fbac 	bl	8000628 <__aeabi_dmul>
 8007ed0:	4b88      	ldr	r3, [pc, #544]	; (80080f4 <_dtoa_r+0x654>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f7f8 f9f2 	bl	80002bc <__adddf3>
 8007ed8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ee0:	9303      	str	r3, [sp, #12]
 8007ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d15c      	bne.n	8007fa2 <_dtoa_r+0x502>
 8007ee8:	4b83      	ldr	r3, [pc, #524]	; (80080f8 <_dtoa_r+0x658>)
 8007eea:	2200      	movs	r2, #0
 8007eec:	4630      	mov	r0, r6
 8007eee:	4639      	mov	r1, r7
 8007ef0:	f7f8 f9e2 	bl	80002b8 <__aeabi_dsub>
 8007ef4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ef8:	4606      	mov	r6, r0
 8007efa:	460f      	mov	r7, r1
 8007efc:	f7f8 fe24 	bl	8000b48 <__aeabi_dcmpgt>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	f040 8296 	bne.w	8008432 <_dtoa_r+0x992>
 8007f06:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f10:	4639      	mov	r1, r7
 8007f12:	f7f8 fdfb 	bl	8000b0c <__aeabi_dcmplt>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	f040 8288 	bne.w	800842c <_dtoa_r+0x98c>
 8007f1c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f2c0 8158 	blt.w	80081dc <_dtoa_r+0x73c>
 8007f2c:	f1ba 0f0e 	cmp.w	sl, #14
 8007f30:	f300 8154 	bgt.w	80081dc <_dtoa_r+0x73c>
 8007f34:	4b6b      	ldr	r3, [pc, #428]	; (80080e4 <_dtoa_r+0x644>)
 8007f36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f280 80e3 	bge.w	800810c <_dtoa_r+0x66c>
 8007f46:	9b01      	ldr	r3, [sp, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f300 80df 	bgt.w	800810c <_dtoa_r+0x66c>
 8007f4e:	f040 826d 	bne.w	800842c <_dtoa_r+0x98c>
 8007f52:	4b69      	ldr	r3, [pc, #420]	; (80080f8 <_dtoa_r+0x658>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	4640      	mov	r0, r8
 8007f58:	4649      	mov	r1, r9
 8007f5a:	f7f8 fb65 	bl	8000628 <__aeabi_dmul>
 8007f5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f62:	f7f8 fde7 	bl	8000b34 <__aeabi_dcmpge>
 8007f66:	9e01      	ldr	r6, [sp, #4]
 8007f68:	4637      	mov	r7, r6
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	f040 8243 	bne.w	80083f6 <_dtoa_r+0x956>
 8007f70:	9d00      	ldr	r5, [sp, #0]
 8007f72:	2331      	movs	r3, #49	; 0x31
 8007f74:	f805 3b01 	strb.w	r3, [r5], #1
 8007f78:	f10a 0a01 	add.w	sl, sl, #1
 8007f7c:	e23f      	b.n	80083fe <_dtoa_r+0x95e>
 8007f7e:	07f2      	lsls	r2, r6, #31
 8007f80:	d505      	bpl.n	8007f8e <_dtoa_r+0x4ee>
 8007f82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f86:	f7f8 fb4f 	bl	8000628 <__aeabi_dmul>
 8007f8a:	3501      	adds	r5, #1
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	1076      	asrs	r6, r6, #1
 8007f90:	3708      	adds	r7, #8
 8007f92:	e76c      	b.n	8007e6e <_dtoa_r+0x3ce>
 8007f94:	2502      	movs	r5, #2
 8007f96:	e76f      	b.n	8007e78 <_dtoa_r+0x3d8>
 8007f98:	9b01      	ldr	r3, [sp, #4]
 8007f9a:	f8cd a01c 	str.w	sl, [sp, #28]
 8007f9e:	930c      	str	r3, [sp, #48]	; 0x30
 8007fa0:	e78d      	b.n	8007ebe <_dtoa_r+0x41e>
 8007fa2:	9900      	ldr	r1, [sp, #0]
 8007fa4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007fa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fa8:	4b4e      	ldr	r3, [pc, #312]	; (80080e4 <_dtoa_r+0x644>)
 8007faa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007fae:	4401      	add	r1, r0
 8007fb0:	9102      	str	r1, [sp, #8]
 8007fb2:	9908      	ldr	r1, [sp, #32]
 8007fb4:	eeb0 8a47 	vmov.f32	s16, s14
 8007fb8:	eef0 8a67 	vmov.f32	s17, s15
 8007fbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fc4:	2900      	cmp	r1, #0
 8007fc6:	d045      	beq.n	8008054 <_dtoa_r+0x5b4>
 8007fc8:	494c      	ldr	r1, [pc, #304]	; (80080fc <_dtoa_r+0x65c>)
 8007fca:	2000      	movs	r0, #0
 8007fcc:	f7f8 fc56 	bl	800087c <__aeabi_ddiv>
 8007fd0:	ec53 2b18 	vmov	r2, r3, d8
 8007fd4:	f7f8 f970 	bl	80002b8 <__aeabi_dsub>
 8007fd8:	9d00      	ldr	r5, [sp, #0]
 8007fda:	ec41 0b18 	vmov	d8, r0, r1
 8007fde:	4639      	mov	r1, r7
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f7f8 fdd1 	bl	8000b88 <__aeabi_d2iz>
 8007fe6:	900c      	str	r0, [sp, #48]	; 0x30
 8007fe8:	f7f8 fab4 	bl	8000554 <__aeabi_i2d>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	f7f8 f960 	bl	80002b8 <__aeabi_dsub>
 8007ff8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ffa:	3330      	adds	r3, #48	; 0x30
 8007ffc:	f805 3b01 	strb.w	r3, [r5], #1
 8008000:	ec53 2b18 	vmov	r2, r3, d8
 8008004:	4606      	mov	r6, r0
 8008006:	460f      	mov	r7, r1
 8008008:	f7f8 fd80 	bl	8000b0c <__aeabi_dcmplt>
 800800c:	2800      	cmp	r0, #0
 800800e:	d165      	bne.n	80080dc <_dtoa_r+0x63c>
 8008010:	4632      	mov	r2, r6
 8008012:	463b      	mov	r3, r7
 8008014:	4935      	ldr	r1, [pc, #212]	; (80080ec <_dtoa_r+0x64c>)
 8008016:	2000      	movs	r0, #0
 8008018:	f7f8 f94e 	bl	80002b8 <__aeabi_dsub>
 800801c:	ec53 2b18 	vmov	r2, r3, d8
 8008020:	f7f8 fd74 	bl	8000b0c <__aeabi_dcmplt>
 8008024:	2800      	cmp	r0, #0
 8008026:	f040 80b9 	bne.w	800819c <_dtoa_r+0x6fc>
 800802a:	9b02      	ldr	r3, [sp, #8]
 800802c:	429d      	cmp	r5, r3
 800802e:	f43f af75 	beq.w	8007f1c <_dtoa_r+0x47c>
 8008032:	4b2f      	ldr	r3, [pc, #188]	; (80080f0 <_dtoa_r+0x650>)
 8008034:	ec51 0b18 	vmov	r0, r1, d8
 8008038:	2200      	movs	r2, #0
 800803a:	f7f8 faf5 	bl	8000628 <__aeabi_dmul>
 800803e:	4b2c      	ldr	r3, [pc, #176]	; (80080f0 <_dtoa_r+0x650>)
 8008040:	ec41 0b18 	vmov	d8, r0, r1
 8008044:	2200      	movs	r2, #0
 8008046:	4630      	mov	r0, r6
 8008048:	4639      	mov	r1, r7
 800804a:	f7f8 faed 	bl	8000628 <__aeabi_dmul>
 800804e:	4606      	mov	r6, r0
 8008050:	460f      	mov	r7, r1
 8008052:	e7c4      	b.n	8007fde <_dtoa_r+0x53e>
 8008054:	ec51 0b17 	vmov	r0, r1, d7
 8008058:	f7f8 fae6 	bl	8000628 <__aeabi_dmul>
 800805c:	9b02      	ldr	r3, [sp, #8]
 800805e:	9d00      	ldr	r5, [sp, #0]
 8008060:	930c      	str	r3, [sp, #48]	; 0x30
 8008062:	ec41 0b18 	vmov	d8, r0, r1
 8008066:	4639      	mov	r1, r7
 8008068:	4630      	mov	r0, r6
 800806a:	f7f8 fd8d 	bl	8000b88 <__aeabi_d2iz>
 800806e:	9011      	str	r0, [sp, #68]	; 0x44
 8008070:	f7f8 fa70 	bl	8000554 <__aeabi_i2d>
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	4630      	mov	r0, r6
 800807a:	4639      	mov	r1, r7
 800807c:	f7f8 f91c 	bl	80002b8 <__aeabi_dsub>
 8008080:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008082:	3330      	adds	r3, #48	; 0x30
 8008084:	f805 3b01 	strb.w	r3, [r5], #1
 8008088:	9b02      	ldr	r3, [sp, #8]
 800808a:	429d      	cmp	r5, r3
 800808c:	4606      	mov	r6, r0
 800808e:	460f      	mov	r7, r1
 8008090:	f04f 0200 	mov.w	r2, #0
 8008094:	d134      	bne.n	8008100 <_dtoa_r+0x660>
 8008096:	4b19      	ldr	r3, [pc, #100]	; (80080fc <_dtoa_r+0x65c>)
 8008098:	ec51 0b18 	vmov	r0, r1, d8
 800809c:	f7f8 f90e 	bl	80002bc <__adddf3>
 80080a0:	4602      	mov	r2, r0
 80080a2:	460b      	mov	r3, r1
 80080a4:	4630      	mov	r0, r6
 80080a6:	4639      	mov	r1, r7
 80080a8:	f7f8 fd4e 	bl	8000b48 <__aeabi_dcmpgt>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	d175      	bne.n	800819c <_dtoa_r+0x6fc>
 80080b0:	ec53 2b18 	vmov	r2, r3, d8
 80080b4:	4911      	ldr	r1, [pc, #68]	; (80080fc <_dtoa_r+0x65c>)
 80080b6:	2000      	movs	r0, #0
 80080b8:	f7f8 f8fe 	bl	80002b8 <__aeabi_dsub>
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	4630      	mov	r0, r6
 80080c2:	4639      	mov	r1, r7
 80080c4:	f7f8 fd22 	bl	8000b0c <__aeabi_dcmplt>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	f43f af27 	beq.w	8007f1c <_dtoa_r+0x47c>
 80080ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80080d0:	1e6b      	subs	r3, r5, #1
 80080d2:	930c      	str	r3, [sp, #48]	; 0x30
 80080d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080d8:	2b30      	cmp	r3, #48	; 0x30
 80080da:	d0f8      	beq.n	80080ce <_dtoa_r+0x62e>
 80080dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80080e0:	e04a      	b.n	8008178 <_dtoa_r+0x6d8>
 80080e2:	bf00      	nop
 80080e4:	08009cc0 	.word	0x08009cc0
 80080e8:	08009c98 	.word	0x08009c98
 80080ec:	3ff00000 	.word	0x3ff00000
 80080f0:	40240000 	.word	0x40240000
 80080f4:	401c0000 	.word	0x401c0000
 80080f8:	40140000 	.word	0x40140000
 80080fc:	3fe00000 	.word	0x3fe00000
 8008100:	4baf      	ldr	r3, [pc, #700]	; (80083c0 <_dtoa_r+0x920>)
 8008102:	f7f8 fa91 	bl	8000628 <__aeabi_dmul>
 8008106:	4606      	mov	r6, r0
 8008108:	460f      	mov	r7, r1
 800810a:	e7ac      	b.n	8008066 <_dtoa_r+0x5c6>
 800810c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008110:	9d00      	ldr	r5, [sp, #0]
 8008112:	4642      	mov	r2, r8
 8008114:	464b      	mov	r3, r9
 8008116:	4630      	mov	r0, r6
 8008118:	4639      	mov	r1, r7
 800811a:	f7f8 fbaf 	bl	800087c <__aeabi_ddiv>
 800811e:	f7f8 fd33 	bl	8000b88 <__aeabi_d2iz>
 8008122:	9002      	str	r0, [sp, #8]
 8008124:	f7f8 fa16 	bl	8000554 <__aeabi_i2d>
 8008128:	4642      	mov	r2, r8
 800812a:	464b      	mov	r3, r9
 800812c:	f7f8 fa7c 	bl	8000628 <__aeabi_dmul>
 8008130:	4602      	mov	r2, r0
 8008132:	460b      	mov	r3, r1
 8008134:	4630      	mov	r0, r6
 8008136:	4639      	mov	r1, r7
 8008138:	f7f8 f8be 	bl	80002b8 <__aeabi_dsub>
 800813c:	9e02      	ldr	r6, [sp, #8]
 800813e:	9f01      	ldr	r7, [sp, #4]
 8008140:	3630      	adds	r6, #48	; 0x30
 8008142:	f805 6b01 	strb.w	r6, [r5], #1
 8008146:	9e00      	ldr	r6, [sp, #0]
 8008148:	1bae      	subs	r6, r5, r6
 800814a:	42b7      	cmp	r7, r6
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	d137      	bne.n	80081c2 <_dtoa_r+0x722>
 8008152:	f7f8 f8b3 	bl	80002bc <__adddf3>
 8008156:	4642      	mov	r2, r8
 8008158:	464b      	mov	r3, r9
 800815a:	4606      	mov	r6, r0
 800815c:	460f      	mov	r7, r1
 800815e:	f7f8 fcf3 	bl	8000b48 <__aeabi_dcmpgt>
 8008162:	b9c8      	cbnz	r0, 8008198 <_dtoa_r+0x6f8>
 8008164:	4642      	mov	r2, r8
 8008166:	464b      	mov	r3, r9
 8008168:	4630      	mov	r0, r6
 800816a:	4639      	mov	r1, r7
 800816c:	f7f8 fcc4 	bl	8000af8 <__aeabi_dcmpeq>
 8008170:	b110      	cbz	r0, 8008178 <_dtoa_r+0x6d8>
 8008172:	9b02      	ldr	r3, [sp, #8]
 8008174:	07d9      	lsls	r1, r3, #31
 8008176:	d40f      	bmi.n	8008198 <_dtoa_r+0x6f8>
 8008178:	4620      	mov	r0, r4
 800817a:	4659      	mov	r1, fp
 800817c:	f000 fbd0 	bl	8008920 <_Bfree>
 8008180:	2300      	movs	r3, #0
 8008182:	702b      	strb	r3, [r5, #0]
 8008184:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008186:	f10a 0001 	add.w	r0, sl, #1
 800818a:	6018      	str	r0, [r3, #0]
 800818c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800818e:	2b00      	cmp	r3, #0
 8008190:	f43f acd8 	beq.w	8007b44 <_dtoa_r+0xa4>
 8008194:	601d      	str	r5, [r3, #0]
 8008196:	e4d5      	b.n	8007b44 <_dtoa_r+0xa4>
 8008198:	f8cd a01c 	str.w	sl, [sp, #28]
 800819c:	462b      	mov	r3, r5
 800819e:	461d      	mov	r5, r3
 80081a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081a4:	2a39      	cmp	r2, #57	; 0x39
 80081a6:	d108      	bne.n	80081ba <_dtoa_r+0x71a>
 80081a8:	9a00      	ldr	r2, [sp, #0]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d1f7      	bne.n	800819e <_dtoa_r+0x6fe>
 80081ae:	9a07      	ldr	r2, [sp, #28]
 80081b0:	9900      	ldr	r1, [sp, #0]
 80081b2:	3201      	adds	r2, #1
 80081b4:	9207      	str	r2, [sp, #28]
 80081b6:	2230      	movs	r2, #48	; 0x30
 80081b8:	700a      	strb	r2, [r1, #0]
 80081ba:	781a      	ldrb	r2, [r3, #0]
 80081bc:	3201      	adds	r2, #1
 80081be:	701a      	strb	r2, [r3, #0]
 80081c0:	e78c      	b.n	80080dc <_dtoa_r+0x63c>
 80081c2:	4b7f      	ldr	r3, [pc, #508]	; (80083c0 <_dtoa_r+0x920>)
 80081c4:	2200      	movs	r2, #0
 80081c6:	f7f8 fa2f 	bl	8000628 <__aeabi_dmul>
 80081ca:	2200      	movs	r2, #0
 80081cc:	2300      	movs	r3, #0
 80081ce:	4606      	mov	r6, r0
 80081d0:	460f      	mov	r7, r1
 80081d2:	f7f8 fc91 	bl	8000af8 <__aeabi_dcmpeq>
 80081d6:	2800      	cmp	r0, #0
 80081d8:	d09b      	beq.n	8008112 <_dtoa_r+0x672>
 80081da:	e7cd      	b.n	8008178 <_dtoa_r+0x6d8>
 80081dc:	9a08      	ldr	r2, [sp, #32]
 80081de:	2a00      	cmp	r2, #0
 80081e0:	f000 80c4 	beq.w	800836c <_dtoa_r+0x8cc>
 80081e4:	9a05      	ldr	r2, [sp, #20]
 80081e6:	2a01      	cmp	r2, #1
 80081e8:	f300 80a8 	bgt.w	800833c <_dtoa_r+0x89c>
 80081ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80081ee:	2a00      	cmp	r2, #0
 80081f0:	f000 80a0 	beq.w	8008334 <_dtoa_r+0x894>
 80081f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80081f8:	9e06      	ldr	r6, [sp, #24]
 80081fa:	4645      	mov	r5, r8
 80081fc:	9a04      	ldr	r2, [sp, #16]
 80081fe:	2101      	movs	r1, #1
 8008200:	441a      	add	r2, r3
 8008202:	4620      	mov	r0, r4
 8008204:	4498      	add	r8, r3
 8008206:	9204      	str	r2, [sp, #16]
 8008208:	f000 fc46 	bl	8008a98 <__i2b>
 800820c:	4607      	mov	r7, r0
 800820e:	2d00      	cmp	r5, #0
 8008210:	dd0b      	ble.n	800822a <_dtoa_r+0x78a>
 8008212:	9b04      	ldr	r3, [sp, #16]
 8008214:	2b00      	cmp	r3, #0
 8008216:	dd08      	ble.n	800822a <_dtoa_r+0x78a>
 8008218:	42ab      	cmp	r3, r5
 800821a:	9a04      	ldr	r2, [sp, #16]
 800821c:	bfa8      	it	ge
 800821e:	462b      	movge	r3, r5
 8008220:	eba8 0803 	sub.w	r8, r8, r3
 8008224:	1aed      	subs	r5, r5, r3
 8008226:	1ad3      	subs	r3, r2, r3
 8008228:	9304      	str	r3, [sp, #16]
 800822a:	9b06      	ldr	r3, [sp, #24]
 800822c:	b1fb      	cbz	r3, 800826e <_dtoa_r+0x7ce>
 800822e:	9b08      	ldr	r3, [sp, #32]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f000 809f 	beq.w	8008374 <_dtoa_r+0x8d4>
 8008236:	2e00      	cmp	r6, #0
 8008238:	dd11      	ble.n	800825e <_dtoa_r+0x7be>
 800823a:	4639      	mov	r1, r7
 800823c:	4632      	mov	r2, r6
 800823e:	4620      	mov	r0, r4
 8008240:	f000 fce6 	bl	8008c10 <__pow5mult>
 8008244:	465a      	mov	r2, fp
 8008246:	4601      	mov	r1, r0
 8008248:	4607      	mov	r7, r0
 800824a:	4620      	mov	r0, r4
 800824c:	f000 fc3a 	bl	8008ac4 <__multiply>
 8008250:	4659      	mov	r1, fp
 8008252:	9007      	str	r0, [sp, #28]
 8008254:	4620      	mov	r0, r4
 8008256:	f000 fb63 	bl	8008920 <_Bfree>
 800825a:	9b07      	ldr	r3, [sp, #28]
 800825c:	469b      	mov	fp, r3
 800825e:	9b06      	ldr	r3, [sp, #24]
 8008260:	1b9a      	subs	r2, r3, r6
 8008262:	d004      	beq.n	800826e <_dtoa_r+0x7ce>
 8008264:	4659      	mov	r1, fp
 8008266:	4620      	mov	r0, r4
 8008268:	f000 fcd2 	bl	8008c10 <__pow5mult>
 800826c:	4683      	mov	fp, r0
 800826e:	2101      	movs	r1, #1
 8008270:	4620      	mov	r0, r4
 8008272:	f000 fc11 	bl	8008a98 <__i2b>
 8008276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008278:	2b00      	cmp	r3, #0
 800827a:	4606      	mov	r6, r0
 800827c:	dd7c      	ble.n	8008378 <_dtoa_r+0x8d8>
 800827e:	461a      	mov	r2, r3
 8008280:	4601      	mov	r1, r0
 8008282:	4620      	mov	r0, r4
 8008284:	f000 fcc4 	bl	8008c10 <__pow5mult>
 8008288:	9b05      	ldr	r3, [sp, #20]
 800828a:	2b01      	cmp	r3, #1
 800828c:	4606      	mov	r6, r0
 800828e:	dd76      	ble.n	800837e <_dtoa_r+0x8de>
 8008290:	2300      	movs	r3, #0
 8008292:	9306      	str	r3, [sp, #24]
 8008294:	6933      	ldr	r3, [r6, #16]
 8008296:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800829a:	6918      	ldr	r0, [r3, #16]
 800829c:	f000 fbac 	bl	80089f8 <__hi0bits>
 80082a0:	f1c0 0020 	rsb	r0, r0, #32
 80082a4:	9b04      	ldr	r3, [sp, #16]
 80082a6:	4418      	add	r0, r3
 80082a8:	f010 001f 	ands.w	r0, r0, #31
 80082ac:	f000 8086 	beq.w	80083bc <_dtoa_r+0x91c>
 80082b0:	f1c0 0320 	rsb	r3, r0, #32
 80082b4:	2b04      	cmp	r3, #4
 80082b6:	dd7f      	ble.n	80083b8 <_dtoa_r+0x918>
 80082b8:	f1c0 001c 	rsb	r0, r0, #28
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	4403      	add	r3, r0
 80082c0:	4480      	add	r8, r0
 80082c2:	4405      	add	r5, r0
 80082c4:	9304      	str	r3, [sp, #16]
 80082c6:	f1b8 0f00 	cmp.w	r8, #0
 80082ca:	dd05      	ble.n	80082d8 <_dtoa_r+0x838>
 80082cc:	4659      	mov	r1, fp
 80082ce:	4642      	mov	r2, r8
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 fcf7 	bl	8008cc4 <__lshift>
 80082d6:	4683      	mov	fp, r0
 80082d8:	9b04      	ldr	r3, [sp, #16]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	dd05      	ble.n	80082ea <_dtoa_r+0x84a>
 80082de:	4631      	mov	r1, r6
 80082e0:	461a      	mov	r2, r3
 80082e2:	4620      	mov	r0, r4
 80082e4:	f000 fcee 	bl	8008cc4 <__lshift>
 80082e8:	4606      	mov	r6, r0
 80082ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d069      	beq.n	80083c4 <_dtoa_r+0x924>
 80082f0:	4631      	mov	r1, r6
 80082f2:	4658      	mov	r0, fp
 80082f4:	f000 fd52 	bl	8008d9c <__mcmp>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	da63      	bge.n	80083c4 <_dtoa_r+0x924>
 80082fc:	2300      	movs	r3, #0
 80082fe:	4659      	mov	r1, fp
 8008300:	220a      	movs	r2, #10
 8008302:	4620      	mov	r0, r4
 8008304:	f000 fb2e 	bl	8008964 <__multadd>
 8008308:	9b08      	ldr	r3, [sp, #32]
 800830a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800830e:	4683      	mov	fp, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 818f 	beq.w	8008634 <_dtoa_r+0xb94>
 8008316:	4639      	mov	r1, r7
 8008318:	2300      	movs	r3, #0
 800831a:	220a      	movs	r2, #10
 800831c:	4620      	mov	r0, r4
 800831e:	f000 fb21 	bl	8008964 <__multadd>
 8008322:	f1b9 0f00 	cmp.w	r9, #0
 8008326:	4607      	mov	r7, r0
 8008328:	f300 808e 	bgt.w	8008448 <_dtoa_r+0x9a8>
 800832c:	9b05      	ldr	r3, [sp, #20]
 800832e:	2b02      	cmp	r3, #2
 8008330:	dc50      	bgt.n	80083d4 <_dtoa_r+0x934>
 8008332:	e089      	b.n	8008448 <_dtoa_r+0x9a8>
 8008334:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008336:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800833a:	e75d      	b.n	80081f8 <_dtoa_r+0x758>
 800833c:	9b01      	ldr	r3, [sp, #4]
 800833e:	1e5e      	subs	r6, r3, #1
 8008340:	9b06      	ldr	r3, [sp, #24]
 8008342:	42b3      	cmp	r3, r6
 8008344:	bfbf      	itttt	lt
 8008346:	9b06      	ldrlt	r3, [sp, #24]
 8008348:	9606      	strlt	r6, [sp, #24]
 800834a:	1af2      	sublt	r2, r6, r3
 800834c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800834e:	bfb6      	itet	lt
 8008350:	189b      	addlt	r3, r3, r2
 8008352:	1b9e      	subge	r6, r3, r6
 8008354:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008356:	9b01      	ldr	r3, [sp, #4]
 8008358:	bfb8      	it	lt
 800835a:	2600      	movlt	r6, #0
 800835c:	2b00      	cmp	r3, #0
 800835e:	bfb5      	itete	lt
 8008360:	eba8 0503 	sublt.w	r5, r8, r3
 8008364:	9b01      	ldrge	r3, [sp, #4]
 8008366:	2300      	movlt	r3, #0
 8008368:	4645      	movge	r5, r8
 800836a:	e747      	b.n	80081fc <_dtoa_r+0x75c>
 800836c:	9e06      	ldr	r6, [sp, #24]
 800836e:	9f08      	ldr	r7, [sp, #32]
 8008370:	4645      	mov	r5, r8
 8008372:	e74c      	b.n	800820e <_dtoa_r+0x76e>
 8008374:	9a06      	ldr	r2, [sp, #24]
 8008376:	e775      	b.n	8008264 <_dtoa_r+0x7c4>
 8008378:	9b05      	ldr	r3, [sp, #20]
 800837a:	2b01      	cmp	r3, #1
 800837c:	dc18      	bgt.n	80083b0 <_dtoa_r+0x910>
 800837e:	9b02      	ldr	r3, [sp, #8]
 8008380:	b9b3      	cbnz	r3, 80083b0 <_dtoa_r+0x910>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008388:	b9a3      	cbnz	r3, 80083b4 <_dtoa_r+0x914>
 800838a:	9b03      	ldr	r3, [sp, #12]
 800838c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008390:	0d1b      	lsrs	r3, r3, #20
 8008392:	051b      	lsls	r3, r3, #20
 8008394:	b12b      	cbz	r3, 80083a2 <_dtoa_r+0x902>
 8008396:	9b04      	ldr	r3, [sp, #16]
 8008398:	3301      	adds	r3, #1
 800839a:	9304      	str	r3, [sp, #16]
 800839c:	f108 0801 	add.w	r8, r8, #1
 80083a0:	2301      	movs	r3, #1
 80083a2:	9306      	str	r3, [sp, #24]
 80083a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f47f af74 	bne.w	8008294 <_dtoa_r+0x7f4>
 80083ac:	2001      	movs	r0, #1
 80083ae:	e779      	b.n	80082a4 <_dtoa_r+0x804>
 80083b0:	2300      	movs	r3, #0
 80083b2:	e7f6      	b.n	80083a2 <_dtoa_r+0x902>
 80083b4:	9b02      	ldr	r3, [sp, #8]
 80083b6:	e7f4      	b.n	80083a2 <_dtoa_r+0x902>
 80083b8:	d085      	beq.n	80082c6 <_dtoa_r+0x826>
 80083ba:	4618      	mov	r0, r3
 80083bc:	301c      	adds	r0, #28
 80083be:	e77d      	b.n	80082bc <_dtoa_r+0x81c>
 80083c0:	40240000 	.word	0x40240000
 80083c4:	9b01      	ldr	r3, [sp, #4]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	dc38      	bgt.n	800843c <_dtoa_r+0x99c>
 80083ca:	9b05      	ldr	r3, [sp, #20]
 80083cc:	2b02      	cmp	r3, #2
 80083ce:	dd35      	ble.n	800843c <_dtoa_r+0x99c>
 80083d0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80083d4:	f1b9 0f00 	cmp.w	r9, #0
 80083d8:	d10d      	bne.n	80083f6 <_dtoa_r+0x956>
 80083da:	4631      	mov	r1, r6
 80083dc:	464b      	mov	r3, r9
 80083de:	2205      	movs	r2, #5
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fabf 	bl	8008964 <__multadd>
 80083e6:	4601      	mov	r1, r0
 80083e8:	4606      	mov	r6, r0
 80083ea:	4658      	mov	r0, fp
 80083ec:	f000 fcd6 	bl	8008d9c <__mcmp>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	f73f adbd 	bgt.w	8007f70 <_dtoa_r+0x4d0>
 80083f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f8:	9d00      	ldr	r5, [sp, #0]
 80083fa:	ea6f 0a03 	mvn.w	sl, r3
 80083fe:	f04f 0800 	mov.w	r8, #0
 8008402:	4631      	mov	r1, r6
 8008404:	4620      	mov	r0, r4
 8008406:	f000 fa8b 	bl	8008920 <_Bfree>
 800840a:	2f00      	cmp	r7, #0
 800840c:	f43f aeb4 	beq.w	8008178 <_dtoa_r+0x6d8>
 8008410:	f1b8 0f00 	cmp.w	r8, #0
 8008414:	d005      	beq.n	8008422 <_dtoa_r+0x982>
 8008416:	45b8      	cmp	r8, r7
 8008418:	d003      	beq.n	8008422 <_dtoa_r+0x982>
 800841a:	4641      	mov	r1, r8
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fa7f 	bl	8008920 <_Bfree>
 8008422:	4639      	mov	r1, r7
 8008424:	4620      	mov	r0, r4
 8008426:	f000 fa7b 	bl	8008920 <_Bfree>
 800842a:	e6a5      	b.n	8008178 <_dtoa_r+0x6d8>
 800842c:	2600      	movs	r6, #0
 800842e:	4637      	mov	r7, r6
 8008430:	e7e1      	b.n	80083f6 <_dtoa_r+0x956>
 8008432:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008434:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008438:	4637      	mov	r7, r6
 800843a:	e599      	b.n	8007f70 <_dtoa_r+0x4d0>
 800843c:	9b08      	ldr	r3, [sp, #32]
 800843e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 80fd 	beq.w	8008642 <_dtoa_r+0xba2>
 8008448:	2d00      	cmp	r5, #0
 800844a:	dd05      	ble.n	8008458 <_dtoa_r+0x9b8>
 800844c:	4639      	mov	r1, r7
 800844e:	462a      	mov	r2, r5
 8008450:	4620      	mov	r0, r4
 8008452:	f000 fc37 	bl	8008cc4 <__lshift>
 8008456:	4607      	mov	r7, r0
 8008458:	9b06      	ldr	r3, [sp, #24]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d05c      	beq.n	8008518 <_dtoa_r+0xa78>
 800845e:	6879      	ldr	r1, [r7, #4]
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fa1d 	bl	80088a0 <_Balloc>
 8008466:	4605      	mov	r5, r0
 8008468:	b928      	cbnz	r0, 8008476 <_dtoa_r+0x9d6>
 800846a:	4b80      	ldr	r3, [pc, #512]	; (800866c <_dtoa_r+0xbcc>)
 800846c:	4602      	mov	r2, r0
 800846e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008472:	f7ff bb2e 	b.w	8007ad2 <_dtoa_r+0x32>
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	3202      	adds	r2, #2
 800847a:	0092      	lsls	r2, r2, #2
 800847c:	f107 010c 	add.w	r1, r7, #12
 8008480:	300c      	adds	r0, #12
 8008482:	f000 f9ff 	bl	8008884 <memcpy>
 8008486:	2201      	movs	r2, #1
 8008488:	4629      	mov	r1, r5
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fc1a 	bl	8008cc4 <__lshift>
 8008490:	9b00      	ldr	r3, [sp, #0]
 8008492:	3301      	adds	r3, #1
 8008494:	9301      	str	r3, [sp, #4]
 8008496:	9b00      	ldr	r3, [sp, #0]
 8008498:	444b      	add	r3, r9
 800849a:	9307      	str	r3, [sp, #28]
 800849c:	9b02      	ldr	r3, [sp, #8]
 800849e:	f003 0301 	and.w	r3, r3, #1
 80084a2:	46b8      	mov	r8, r7
 80084a4:	9306      	str	r3, [sp, #24]
 80084a6:	4607      	mov	r7, r0
 80084a8:	9b01      	ldr	r3, [sp, #4]
 80084aa:	4631      	mov	r1, r6
 80084ac:	3b01      	subs	r3, #1
 80084ae:	4658      	mov	r0, fp
 80084b0:	9302      	str	r3, [sp, #8]
 80084b2:	f7ff fa69 	bl	8007988 <quorem>
 80084b6:	4603      	mov	r3, r0
 80084b8:	3330      	adds	r3, #48	; 0x30
 80084ba:	9004      	str	r0, [sp, #16]
 80084bc:	4641      	mov	r1, r8
 80084be:	4658      	mov	r0, fp
 80084c0:	9308      	str	r3, [sp, #32]
 80084c2:	f000 fc6b 	bl	8008d9c <__mcmp>
 80084c6:	463a      	mov	r2, r7
 80084c8:	4681      	mov	r9, r0
 80084ca:	4631      	mov	r1, r6
 80084cc:	4620      	mov	r0, r4
 80084ce:	f000 fc81 	bl	8008dd4 <__mdiff>
 80084d2:	68c2      	ldr	r2, [r0, #12]
 80084d4:	9b08      	ldr	r3, [sp, #32]
 80084d6:	4605      	mov	r5, r0
 80084d8:	bb02      	cbnz	r2, 800851c <_dtoa_r+0xa7c>
 80084da:	4601      	mov	r1, r0
 80084dc:	4658      	mov	r0, fp
 80084de:	f000 fc5d 	bl	8008d9c <__mcmp>
 80084e2:	9b08      	ldr	r3, [sp, #32]
 80084e4:	4602      	mov	r2, r0
 80084e6:	4629      	mov	r1, r5
 80084e8:	4620      	mov	r0, r4
 80084ea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80084ee:	f000 fa17 	bl	8008920 <_Bfree>
 80084f2:	9b05      	ldr	r3, [sp, #20]
 80084f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f6:	9d01      	ldr	r5, [sp, #4]
 80084f8:	ea43 0102 	orr.w	r1, r3, r2
 80084fc:	9b06      	ldr	r3, [sp, #24]
 80084fe:	430b      	orrs	r3, r1
 8008500:	9b08      	ldr	r3, [sp, #32]
 8008502:	d10d      	bne.n	8008520 <_dtoa_r+0xa80>
 8008504:	2b39      	cmp	r3, #57	; 0x39
 8008506:	d029      	beq.n	800855c <_dtoa_r+0xabc>
 8008508:	f1b9 0f00 	cmp.w	r9, #0
 800850c:	dd01      	ble.n	8008512 <_dtoa_r+0xa72>
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	3331      	adds	r3, #49	; 0x31
 8008512:	9a02      	ldr	r2, [sp, #8]
 8008514:	7013      	strb	r3, [r2, #0]
 8008516:	e774      	b.n	8008402 <_dtoa_r+0x962>
 8008518:	4638      	mov	r0, r7
 800851a:	e7b9      	b.n	8008490 <_dtoa_r+0x9f0>
 800851c:	2201      	movs	r2, #1
 800851e:	e7e2      	b.n	80084e6 <_dtoa_r+0xa46>
 8008520:	f1b9 0f00 	cmp.w	r9, #0
 8008524:	db06      	blt.n	8008534 <_dtoa_r+0xa94>
 8008526:	9905      	ldr	r1, [sp, #20]
 8008528:	ea41 0909 	orr.w	r9, r1, r9
 800852c:	9906      	ldr	r1, [sp, #24]
 800852e:	ea59 0101 	orrs.w	r1, r9, r1
 8008532:	d120      	bne.n	8008576 <_dtoa_r+0xad6>
 8008534:	2a00      	cmp	r2, #0
 8008536:	ddec      	ble.n	8008512 <_dtoa_r+0xa72>
 8008538:	4659      	mov	r1, fp
 800853a:	2201      	movs	r2, #1
 800853c:	4620      	mov	r0, r4
 800853e:	9301      	str	r3, [sp, #4]
 8008540:	f000 fbc0 	bl	8008cc4 <__lshift>
 8008544:	4631      	mov	r1, r6
 8008546:	4683      	mov	fp, r0
 8008548:	f000 fc28 	bl	8008d9c <__mcmp>
 800854c:	2800      	cmp	r0, #0
 800854e:	9b01      	ldr	r3, [sp, #4]
 8008550:	dc02      	bgt.n	8008558 <_dtoa_r+0xab8>
 8008552:	d1de      	bne.n	8008512 <_dtoa_r+0xa72>
 8008554:	07da      	lsls	r2, r3, #31
 8008556:	d5dc      	bpl.n	8008512 <_dtoa_r+0xa72>
 8008558:	2b39      	cmp	r3, #57	; 0x39
 800855a:	d1d8      	bne.n	800850e <_dtoa_r+0xa6e>
 800855c:	9a02      	ldr	r2, [sp, #8]
 800855e:	2339      	movs	r3, #57	; 0x39
 8008560:	7013      	strb	r3, [r2, #0]
 8008562:	462b      	mov	r3, r5
 8008564:	461d      	mov	r5, r3
 8008566:	3b01      	subs	r3, #1
 8008568:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800856c:	2a39      	cmp	r2, #57	; 0x39
 800856e:	d050      	beq.n	8008612 <_dtoa_r+0xb72>
 8008570:	3201      	adds	r2, #1
 8008572:	701a      	strb	r2, [r3, #0]
 8008574:	e745      	b.n	8008402 <_dtoa_r+0x962>
 8008576:	2a00      	cmp	r2, #0
 8008578:	dd03      	ble.n	8008582 <_dtoa_r+0xae2>
 800857a:	2b39      	cmp	r3, #57	; 0x39
 800857c:	d0ee      	beq.n	800855c <_dtoa_r+0xabc>
 800857e:	3301      	adds	r3, #1
 8008580:	e7c7      	b.n	8008512 <_dtoa_r+0xa72>
 8008582:	9a01      	ldr	r2, [sp, #4]
 8008584:	9907      	ldr	r1, [sp, #28]
 8008586:	f802 3c01 	strb.w	r3, [r2, #-1]
 800858a:	428a      	cmp	r2, r1
 800858c:	d02a      	beq.n	80085e4 <_dtoa_r+0xb44>
 800858e:	4659      	mov	r1, fp
 8008590:	2300      	movs	r3, #0
 8008592:	220a      	movs	r2, #10
 8008594:	4620      	mov	r0, r4
 8008596:	f000 f9e5 	bl	8008964 <__multadd>
 800859a:	45b8      	cmp	r8, r7
 800859c:	4683      	mov	fp, r0
 800859e:	f04f 0300 	mov.w	r3, #0
 80085a2:	f04f 020a 	mov.w	r2, #10
 80085a6:	4641      	mov	r1, r8
 80085a8:	4620      	mov	r0, r4
 80085aa:	d107      	bne.n	80085bc <_dtoa_r+0xb1c>
 80085ac:	f000 f9da 	bl	8008964 <__multadd>
 80085b0:	4680      	mov	r8, r0
 80085b2:	4607      	mov	r7, r0
 80085b4:	9b01      	ldr	r3, [sp, #4]
 80085b6:	3301      	adds	r3, #1
 80085b8:	9301      	str	r3, [sp, #4]
 80085ba:	e775      	b.n	80084a8 <_dtoa_r+0xa08>
 80085bc:	f000 f9d2 	bl	8008964 <__multadd>
 80085c0:	4639      	mov	r1, r7
 80085c2:	4680      	mov	r8, r0
 80085c4:	2300      	movs	r3, #0
 80085c6:	220a      	movs	r2, #10
 80085c8:	4620      	mov	r0, r4
 80085ca:	f000 f9cb 	bl	8008964 <__multadd>
 80085ce:	4607      	mov	r7, r0
 80085d0:	e7f0      	b.n	80085b4 <_dtoa_r+0xb14>
 80085d2:	f1b9 0f00 	cmp.w	r9, #0
 80085d6:	9a00      	ldr	r2, [sp, #0]
 80085d8:	bfcc      	ite	gt
 80085da:	464d      	movgt	r5, r9
 80085dc:	2501      	movle	r5, #1
 80085de:	4415      	add	r5, r2
 80085e0:	f04f 0800 	mov.w	r8, #0
 80085e4:	4659      	mov	r1, fp
 80085e6:	2201      	movs	r2, #1
 80085e8:	4620      	mov	r0, r4
 80085ea:	9301      	str	r3, [sp, #4]
 80085ec:	f000 fb6a 	bl	8008cc4 <__lshift>
 80085f0:	4631      	mov	r1, r6
 80085f2:	4683      	mov	fp, r0
 80085f4:	f000 fbd2 	bl	8008d9c <__mcmp>
 80085f8:	2800      	cmp	r0, #0
 80085fa:	dcb2      	bgt.n	8008562 <_dtoa_r+0xac2>
 80085fc:	d102      	bne.n	8008604 <_dtoa_r+0xb64>
 80085fe:	9b01      	ldr	r3, [sp, #4]
 8008600:	07db      	lsls	r3, r3, #31
 8008602:	d4ae      	bmi.n	8008562 <_dtoa_r+0xac2>
 8008604:	462b      	mov	r3, r5
 8008606:	461d      	mov	r5, r3
 8008608:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800860c:	2a30      	cmp	r2, #48	; 0x30
 800860e:	d0fa      	beq.n	8008606 <_dtoa_r+0xb66>
 8008610:	e6f7      	b.n	8008402 <_dtoa_r+0x962>
 8008612:	9a00      	ldr	r2, [sp, #0]
 8008614:	429a      	cmp	r2, r3
 8008616:	d1a5      	bne.n	8008564 <_dtoa_r+0xac4>
 8008618:	f10a 0a01 	add.w	sl, sl, #1
 800861c:	2331      	movs	r3, #49	; 0x31
 800861e:	e779      	b.n	8008514 <_dtoa_r+0xa74>
 8008620:	4b13      	ldr	r3, [pc, #76]	; (8008670 <_dtoa_r+0xbd0>)
 8008622:	f7ff baaf 	b.w	8007b84 <_dtoa_r+0xe4>
 8008626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008628:	2b00      	cmp	r3, #0
 800862a:	f47f aa86 	bne.w	8007b3a <_dtoa_r+0x9a>
 800862e:	4b11      	ldr	r3, [pc, #68]	; (8008674 <_dtoa_r+0xbd4>)
 8008630:	f7ff baa8 	b.w	8007b84 <_dtoa_r+0xe4>
 8008634:	f1b9 0f00 	cmp.w	r9, #0
 8008638:	dc03      	bgt.n	8008642 <_dtoa_r+0xba2>
 800863a:	9b05      	ldr	r3, [sp, #20]
 800863c:	2b02      	cmp	r3, #2
 800863e:	f73f aec9 	bgt.w	80083d4 <_dtoa_r+0x934>
 8008642:	9d00      	ldr	r5, [sp, #0]
 8008644:	4631      	mov	r1, r6
 8008646:	4658      	mov	r0, fp
 8008648:	f7ff f99e 	bl	8007988 <quorem>
 800864c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008650:	f805 3b01 	strb.w	r3, [r5], #1
 8008654:	9a00      	ldr	r2, [sp, #0]
 8008656:	1aaa      	subs	r2, r5, r2
 8008658:	4591      	cmp	r9, r2
 800865a:	ddba      	ble.n	80085d2 <_dtoa_r+0xb32>
 800865c:	4659      	mov	r1, fp
 800865e:	2300      	movs	r3, #0
 8008660:	220a      	movs	r2, #10
 8008662:	4620      	mov	r0, r4
 8008664:	f000 f97e 	bl	8008964 <__multadd>
 8008668:	4683      	mov	fp, r0
 800866a:	e7eb      	b.n	8008644 <_dtoa_r+0xba4>
 800866c:	08009bc7 	.word	0x08009bc7
 8008670:	08009b20 	.word	0x08009b20
 8008674:	08009b44 	.word	0x08009b44

08008678 <std>:
 8008678:	2300      	movs	r3, #0
 800867a:	b510      	push	{r4, lr}
 800867c:	4604      	mov	r4, r0
 800867e:	e9c0 3300 	strd	r3, r3, [r0]
 8008682:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008686:	6083      	str	r3, [r0, #8]
 8008688:	8181      	strh	r1, [r0, #12]
 800868a:	6643      	str	r3, [r0, #100]	; 0x64
 800868c:	81c2      	strh	r2, [r0, #14]
 800868e:	6183      	str	r3, [r0, #24]
 8008690:	4619      	mov	r1, r3
 8008692:	2208      	movs	r2, #8
 8008694:	305c      	adds	r0, #92	; 0x5c
 8008696:	f7fe fced 	bl	8007074 <memset>
 800869a:	4b05      	ldr	r3, [pc, #20]	; (80086b0 <std+0x38>)
 800869c:	6263      	str	r3, [r4, #36]	; 0x24
 800869e:	4b05      	ldr	r3, [pc, #20]	; (80086b4 <std+0x3c>)
 80086a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80086a2:	4b05      	ldr	r3, [pc, #20]	; (80086b8 <std+0x40>)
 80086a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086a6:	4b05      	ldr	r3, [pc, #20]	; (80086bc <std+0x44>)
 80086a8:	6224      	str	r4, [r4, #32]
 80086aa:	6323      	str	r3, [r4, #48]	; 0x30
 80086ac:	bd10      	pop	{r4, pc}
 80086ae:	bf00      	nop
 80086b0:	080093e5 	.word	0x080093e5
 80086b4:	08009407 	.word	0x08009407
 80086b8:	0800943f 	.word	0x0800943f
 80086bc:	08009463 	.word	0x08009463

080086c0 <_cleanup_r>:
 80086c0:	4901      	ldr	r1, [pc, #4]	; (80086c8 <_cleanup_r+0x8>)
 80086c2:	f000 b8af 	b.w	8008824 <_fwalk_reent>
 80086c6:	bf00      	nop
 80086c8:	08009779 	.word	0x08009779

080086cc <__sfmoreglue>:
 80086cc:	b570      	push	{r4, r5, r6, lr}
 80086ce:	1e4a      	subs	r2, r1, #1
 80086d0:	2568      	movs	r5, #104	; 0x68
 80086d2:	4355      	muls	r5, r2
 80086d4:	460e      	mov	r6, r1
 80086d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80086da:	f000 fcbf 	bl	800905c <_malloc_r>
 80086de:	4604      	mov	r4, r0
 80086e0:	b140      	cbz	r0, 80086f4 <__sfmoreglue+0x28>
 80086e2:	2100      	movs	r1, #0
 80086e4:	e9c0 1600 	strd	r1, r6, [r0]
 80086e8:	300c      	adds	r0, #12
 80086ea:	60a0      	str	r0, [r4, #8]
 80086ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80086f0:	f7fe fcc0 	bl	8007074 <memset>
 80086f4:	4620      	mov	r0, r4
 80086f6:	bd70      	pop	{r4, r5, r6, pc}

080086f8 <__sfp_lock_acquire>:
 80086f8:	4801      	ldr	r0, [pc, #4]	; (8008700 <__sfp_lock_acquire+0x8>)
 80086fa:	f000 b8b8 	b.w	800886e <__retarget_lock_acquire_recursive>
 80086fe:	bf00      	nop
 8008700:	20000428 	.word	0x20000428

08008704 <__sfp_lock_release>:
 8008704:	4801      	ldr	r0, [pc, #4]	; (800870c <__sfp_lock_release+0x8>)
 8008706:	f000 b8b3 	b.w	8008870 <__retarget_lock_release_recursive>
 800870a:	bf00      	nop
 800870c:	20000428 	.word	0x20000428

08008710 <__sinit_lock_acquire>:
 8008710:	4801      	ldr	r0, [pc, #4]	; (8008718 <__sinit_lock_acquire+0x8>)
 8008712:	f000 b8ac 	b.w	800886e <__retarget_lock_acquire_recursive>
 8008716:	bf00      	nop
 8008718:	20000423 	.word	0x20000423

0800871c <__sinit_lock_release>:
 800871c:	4801      	ldr	r0, [pc, #4]	; (8008724 <__sinit_lock_release+0x8>)
 800871e:	f000 b8a7 	b.w	8008870 <__retarget_lock_release_recursive>
 8008722:	bf00      	nop
 8008724:	20000423 	.word	0x20000423

08008728 <__sinit>:
 8008728:	b510      	push	{r4, lr}
 800872a:	4604      	mov	r4, r0
 800872c:	f7ff fff0 	bl	8008710 <__sinit_lock_acquire>
 8008730:	69a3      	ldr	r3, [r4, #24]
 8008732:	b11b      	cbz	r3, 800873c <__sinit+0x14>
 8008734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008738:	f7ff bff0 	b.w	800871c <__sinit_lock_release>
 800873c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008740:	6523      	str	r3, [r4, #80]	; 0x50
 8008742:	4b13      	ldr	r3, [pc, #76]	; (8008790 <__sinit+0x68>)
 8008744:	4a13      	ldr	r2, [pc, #76]	; (8008794 <__sinit+0x6c>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	62a2      	str	r2, [r4, #40]	; 0x28
 800874a:	42a3      	cmp	r3, r4
 800874c:	bf04      	itt	eq
 800874e:	2301      	moveq	r3, #1
 8008750:	61a3      	streq	r3, [r4, #24]
 8008752:	4620      	mov	r0, r4
 8008754:	f000 f820 	bl	8008798 <__sfp>
 8008758:	6060      	str	r0, [r4, #4]
 800875a:	4620      	mov	r0, r4
 800875c:	f000 f81c 	bl	8008798 <__sfp>
 8008760:	60a0      	str	r0, [r4, #8]
 8008762:	4620      	mov	r0, r4
 8008764:	f000 f818 	bl	8008798 <__sfp>
 8008768:	2200      	movs	r2, #0
 800876a:	60e0      	str	r0, [r4, #12]
 800876c:	2104      	movs	r1, #4
 800876e:	6860      	ldr	r0, [r4, #4]
 8008770:	f7ff ff82 	bl	8008678 <std>
 8008774:	68a0      	ldr	r0, [r4, #8]
 8008776:	2201      	movs	r2, #1
 8008778:	2109      	movs	r1, #9
 800877a:	f7ff ff7d 	bl	8008678 <std>
 800877e:	68e0      	ldr	r0, [r4, #12]
 8008780:	2202      	movs	r2, #2
 8008782:	2112      	movs	r1, #18
 8008784:	f7ff ff78 	bl	8008678 <std>
 8008788:	2301      	movs	r3, #1
 800878a:	61a3      	str	r3, [r4, #24]
 800878c:	e7d2      	b.n	8008734 <__sinit+0xc>
 800878e:	bf00      	nop
 8008790:	08009b0c 	.word	0x08009b0c
 8008794:	080086c1 	.word	0x080086c1

08008798 <__sfp>:
 8008798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879a:	4607      	mov	r7, r0
 800879c:	f7ff ffac 	bl	80086f8 <__sfp_lock_acquire>
 80087a0:	4b1e      	ldr	r3, [pc, #120]	; (800881c <__sfp+0x84>)
 80087a2:	681e      	ldr	r6, [r3, #0]
 80087a4:	69b3      	ldr	r3, [r6, #24]
 80087a6:	b913      	cbnz	r3, 80087ae <__sfp+0x16>
 80087a8:	4630      	mov	r0, r6
 80087aa:	f7ff ffbd 	bl	8008728 <__sinit>
 80087ae:	3648      	adds	r6, #72	; 0x48
 80087b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80087b4:	3b01      	subs	r3, #1
 80087b6:	d503      	bpl.n	80087c0 <__sfp+0x28>
 80087b8:	6833      	ldr	r3, [r6, #0]
 80087ba:	b30b      	cbz	r3, 8008800 <__sfp+0x68>
 80087bc:	6836      	ldr	r6, [r6, #0]
 80087be:	e7f7      	b.n	80087b0 <__sfp+0x18>
 80087c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80087c4:	b9d5      	cbnz	r5, 80087fc <__sfp+0x64>
 80087c6:	4b16      	ldr	r3, [pc, #88]	; (8008820 <__sfp+0x88>)
 80087c8:	60e3      	str	r3, [r4, #12]
 80087ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80087ce:	6665      	str	r5, [r4, #100]	; 0x64
 80087d0:	f000 f84c 	bl	800886c <__retarget_lock_init_recursive>
 80087d4:	f7ff ff96 	bl	8008704 <__sfp_lock_release>
 80087d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80087dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80087e0:	6025      	str	r5, [r4, #0]
 80087e2:	61a5      	str	r5, [r4, #24]
 80087e4:	2208      	movs	r2, #8
 80087e6:	4629      	mov	r1, r5
 80087e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80087ec:	f7fe fc42 	bl	8007074 <memset>
 80087f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80087f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80087f8:	4620      	mov	r0, r4
 80087fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087fc:	3468      	adds	r4, #104	; 0x68
 80087fe:	e7d9      	b.n	80087b4 <__sfp+0x1c>
 8008800:	2104      	movs	r1, #4
 8008802:	4638      	mov	r0, r7
 8008804:	f7ff ff62 	bl	80086cc <__sfmoreglue>
 8008808:	4604      	mov	r4, r0
 800880a:	6030      	str	r0, [r6, #0]
 800880c:	2800      	cmp	r0, #0
 800880e:	d1d5      	bne.n	80087bc <__sfp+0x24>
 8008810:	f7ff ff78 	bl	8008704 <__sfp_lock_release>
 8008814:	230c      	movs	r3, #12
 8008816:	603b      	str	r3, [r7, #0]
 8008818:	e7ee      	b.n	80087f8 <__sfp+0x60>
 800881a:	bf00      	nop
 800881c:	08009b0c 	.word	0x08009b0c
 8008820:	ffff0001 	.word	0xffff0001

08008824 <_fwalk_reent>:
 8008824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008828:	4606      	mov	r6, r0
 800882a:	4688      	mov	r8, r1
 800882c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008830:	2700      	movs	r7, #0
 8008832:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008836:	f1b9 0901 	subs.w	r9, r9, #1
 800883a:	d505      	bpl.n	8008848 <_fwalk_reent+0x24>
 800883c:	6824      	ldr	r4, [r4, #0]
 800883e:	2c00      	cmp	r4, #0
 8008840:	d1f7      	bne.n	8008832 <_fwalk_reent+0xe>
 8008842:	4638      	mov	r0, r7
 8008844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008848:	89ab      	ldrh	r3, [r5, #12]
 800884a:	2b01      	cmp	r3, #1
 800884c:	d907      	bls.n	800885e <_fwalk_reent+0x3a>
 800884e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008852:	3301      	adds	r3, #1
 8008854:	d003      	beq.n	800885e <_fwalk_reent+0x3a>
 8008856:	4629      	mov	r1, r5
 8008858:	4630      	mov	r0, r6
 800885a:	47c0      	blx	r8
 800885c:	4307      	orrs	r7, r0
 800885e:	3568      	adds	r5, #104	; 0x68
 8008860:	e7e9      	b.n	8008836 <_fwalk_reent+0x12>
	...

08008864 <_localeconv_r>:
 8008864:	4800      	ldr	r0, [pc, #0]	; (8008868 <_localeconv_r+0x4>)
 8008866:	4770      	bx	lr
 8008868:	20000160 	.word	0x20000160

0800886c <__retarget_lock_init_recursive>:
 800886c:	4770      	bx	lr

0800886e <__retarget_lock_acquire_recursive>:
 800886e:	4770      	bx	lr

08008870 <__retarget_lock_release_recursive>:
 8008870:	4770      	bx	lr
	...

08008874 <malloc>:
 8008874:	4b02      	ldr	r3, [pc, #8]	; (8008880 <malloc+0xc>)
 8008876:	4601      	mov	r1, r0
 8008878:	6818      	ldr	r0, [r3, #0]
 800887a:	f000 bbef 	b.w	800905c <_malloc_r>
 800887e:	bf00      	nop
 8008880:	2000000c 	.word	0x2000000c

08008884 <memcpy>:
 8008884:	440a      	add	r2, r1
 8008886:	4291      	cmp	r1, r2
 8008888:	f100 33ff 	add.w	r3, r0, #4294967295
 800888c:	d100      	bne.n	8008890 <memcpy+0xc>
 800888e:	4770      	bx	lr
 8008890:	b510      	push	{r4, lr}
 8008892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800889a:	4291      	cmp	r1, r2
 800889c:	d1f9      	bne.n	8008892 <memcpy+0xe>
 800889e:	bd10      	pop	{r4, pc}

080088a0 <_Balloc>:
 80088a0:	b570      	push	{r4, r5, r6, lr}
 80088a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088a4:	4604      	mov	r4, r0
 80088a6:	460d      	mov	r5, r1
 80088a8:	b976      	cbnz	r6, 80088c8 <_Balloc+0x28>
 80088aa:	2010      	movs	r0, #16
 80088ac:	f7ff ffe2 	bl	8008874 <malloc>
 80088b0:	4602      	mov	r2, r0
 80088b2:	6260      	str	r0, [r4, #36]	; 0x24
 80088b4:	b920      	cbnz	r0, 80088c0 <_Balloc+0x20>
 80088b6:	4b18      	ldr	r3, [pc, #96]	; (8008918 <_Balloc+0x78>)
 80088b8:	4818      	ldr	r0, [pc, #96]	; (800891c <_Balloc+0x7c>)
 80088ba:	2166      	movs	r1, #102	; 0x66
 80088bc:	f000 fea8 	bl	8009610 <__assert_func>
 80088c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088c4:	6006      	str	r6, [r0, #0]
 80088c6:	60c6      	str	r6, [r0, #12]
 80088c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80088ca:	68f3      	ldr	r3, [r6, #12]
 80088cc:	b183      	cbz	r3, 80088f0 <_Balloc+0x50>
 80088ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088d6:	b9b8      	cbnz	r0, 8008908 <_Balloc+0x68>
 80088d8:	2101      	movs	r1, #1
 80088da:	fa01 f605 	lsl.w	r6, r1, r5
 80088de:	1d72      	adds	r2, r6, #5
 80088e0:	0092      	lsls	r2, r2, #2
 80088e2:	4620      	mov	r0, r4
 80088e4:	f000 fb5a 	bl	8008f9c <_calloc_r>
 80088e8:	b160      	cbz	r0, 8008904 <_Balloc+0x64>
 80088ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088ee:	e00e      	b.n	800890e <_Balloc+0x6e>
 80088f0:	2221      	movs	r2, #33	; 0x21
 80088f2:	2104      	movs	r1, #4
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 fb51 	bl	8008f9c <_calloc_r>
 80088fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088fc:	60f0      	str	r0, [r6, #12]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d1e4      	bne.n	80088ce <_Balloc+0x2e>
 8008904:	2000      	movs	r0, #0
 8008906:	bd70      	pop	{r4, r5, r6, pc}
 8008908:	6802      	ldr	r2, [r0, #0]
 800890a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800890e:	2300      	movs	r3, #0
 8008910:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008914:	e7f7      	b.n	8008906 <_Balloc+0x66>
 8008916:	bf00      	nop
 8008918:	08009b51 	.word	0x08009b51
 800891c:	08009c38 	.word	0x08009c38

08008920 <_Bfree>:
 8008920:	b570      	push	{r4, r5, r6, lr}
 8008922:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008924:	4605      	mov	r5, r0
 8008926:	460c      	mov	r4, r1
 8008928:	b976      	cbnz	r6, 8008948 <_Bfree+0x28>
 800892a:	2010      	movs	r0, #16
 800892c:	f7ff ffa2 	bl	8008874 <malloc>
 8008930:	4602      	mov	r2, r0
 8008932:	6268      	str	r0, [r5, #36]	; 0x24
 8008934:	b920      	cbnz	r0, 8008940 <_Bfree+0x20>
 8008936:	4b09      	ldr	r3, [pc, #36]	; (800895c <_Bfree+0x3c>)
 8008938:	4809      	ldr	r0, [pc, #36]	; (8008960 <_Bfree+0x40>)
 800893a:	218a      	movs	r1, #138	; 0x8a
 800893c:	f000 fe68 	bl	8009610 <__assert_func>
 8008940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008944:	6006      	str	r6, [r0, #0]
 8008946:	60c6      	str	r6, [r0, #12]
 8008948:	b13c      	cbz	r4, 800895a <_Bfree+0x3a>
 800894a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800894c:	6862      	ldr	r2, [r4, #4]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008954:	6021      	str	r1, [r4, #0]
 8008956:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	08009b51 	.word	0x08009b51
 8008960:	08009c38 	.word	0x08009c38

08008964 <__multadd>:
 8008964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008968:	690e      	ldr	r6, [r1, #16]
 800896a:	4607      	mov	r7, r0
 800896c:	4698      	mov	r8, r3
 800896e:	460c      	mov	r4, r1
 8008970:	f101 0014 	add.w	r0, r1, #20
 8008974:	2300      	movs	r3, #0
 8008976:	6805      	ldr	r5, [r0, #0]
 8008978:	b2a9      	uxth	r1, r5
 800897a:	fb02 8101 	mla	r1, r2, r1, r8
 800897e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008982:	0c2d      	lsrs	r5, r5, #16
 8008984:	fb02 c505 	mla	r5, r2, r5, ip
 8008988:	b289      	uxth	r1, r1
 800898a:	3301      	adds	r3, #1
 800898c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008990:	429e      	cmp	r6, r3
 8008992:	f840 1b04 	str.w	r1, [r0], #4
 8008996:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800899a:	dcec      	bgt.n	8008976 <__multadd+0x12>
 800899c:	f1b8 0f00 	cmp.w	r8, #0
 80089a0:	d022      	beq.n	80089e8 <__multadd+0x84>
 80089a2:	68a3      	ldr	r3, [r4, #8]
 80089a4:	42b3      	cmp	r3, r6
 80089a6:	dc19      	bgt.n	80089dc <__multadd+0x78>
 80089a8:	6861      	ldr	r1, [r4, #4]
 80089aa:	4638      	mov	r0, r7
 80089ac:	3101      	adds	r1, #1
 80089ae:	f7ff ff77 	bl	80088a0 <_Balloc>
 80089b2:	4605      	mov	r5, r0
 80089b4:	b928      	cbnz	r0, 80089c2 <__multadd+0x5e>
 80089b6:	4602      	mov	r2, r0
 80089b8:	4b0d      	ldr	r3, [pc, #52]	; (80089f0 <__multadd+0x8c>)
 80089ba:	480e      	ldr	r0, [pc, #56]	; (80089f4 <__multadd+0x90>)
 80089bc:	21b5      	movs	r1, #181	; 0xb5
 80089be:	f000 fe27 	bl	8009610 <__assert_func>
 80089c2:	6922      	ldr	r2, [r4, #16]
 80089c4:	3202      	adds	r2, #2
 80089c6:	f104 010c 	add.w	r1, r4, #12
 80089ca:	0092      	lsls	r2, r2, #2
 80089cc:	300c      	adds	r0, #12
 80089ce:	f7ff ff59 	bl	8008884 <memcpy>
 80089d2:	4621      	mov	r1, r4
 80089d4:	4638      	mov	r0, r7
 80089d6:	f7ff ffa3 	bl	8008920 <_Bfree>
 80089da:	462c      	mov	r4, r5
 80089dc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80089e0:	3601      	adds	r6, #1
 80089e2:	f8c3 8014 	str.w	r8, [r3, #20]
 80089e6:	6126      	str	r6, [r4, #16]
 80089e8:	4620      	mov	r0, r4
 80089ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ee:	bf00      	nop
 80089f0:	08009bc7 	.word	0x08009bc7
 80089f4:	08009c38 	.word	0x08009c38

080089f8 <__hi0bits>:
 80089f8:	0c03      	lsrs	r3, r0, #16
 80089fa:	041b      	lsls	r3, r3, #16
 80089fc:	b9d3      	cbnz	r3, 8008a34 <__hi0bits+0x3c>
 80089fe:	0400      	lsls	r0, r0, #16
 8008a00:	2310      	movs	r3, #16
 8008a02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008a06:	bf04      	itt	eq
 8008a08:	0200      	lsleq	r0, r0, #8
 8008a0a:	3308      	addeq	r3, #8
 8008a0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008a10:	bf04      	itt	eq
 8008a12:	0100      	lsleq	r0, r0, #4
 8008a14:	3304      	addeq	r3, #4
 8008a16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008a1a:	bf04      	itt	eq
 8008a1c:	0080      	lsleq	r0, r0, #2
 8008a1e:	3302      	addeq	r3, #2
 8008a20:	2800      	cmp	r0, #0
 8008a22:	db05      	blt.n	8008a30 <__hi0bits+0x38>
 8008a24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008a28:	f103 0301 	add.w	r3, r3, #1
 8008a2c:	bf08      	it	eq
 8008a2e:	2320      	moveq	r3, #32
 8008a30:	4618      	mov	r0, r3
 8008a32:	4770      	bx	lr
 8008a34:	2300      	movs	r3, #0
 8008a36:	e7e4      	b.n	8008a02 <__hi0bits+0xa>

08008a38 <__lo0bits>:
 8008a38:	6803      	ldr	r3, [r0, #0]
 8008a3a:	f013 0207 	ands.w	r2, r3, #7
 8008a3e:	4601      	mov	r1, r0
 8008a40:	d00b      	beq.n	8008a5a <__lo0bits+0x22>
 8008a42:	07da      	lsls	r2, r3, #31
 8008a44:	d424      	bmi.n	8008a90 <__lo0bits+0x58>
 8008a46:	0798      	lsls	r0, r3, #30
 8008a48:	bf49      	itett	mi
 8008a4a:	085b      	lsrmi	r3, r3, #1
 8008a4c:	089b      	lsrpl	r3, r3, #2
 8008a4e:	2001      	movmi	r0, #1
 8008a50:	600b      	strmi	r3, [r1, #0]
 8008a52:	bf5c      	itt	pl
 8008a54:	600b      	strpl	r3, [r1, #0]
 8008a56:	2002      	movpl	r0, #2
 8008a58:	4770      	bx	lr
 8008a5a:	b298      	uxth	r0, r3
 8008a5c:	b9b0      	cbnz	r0, 8008a8c <__lo0bits+0x54>
 8008a5e:	0c1b      	lsrs	r3, r3, #16
 8008a60:	2010      	movs	r0, #16
 8008a62:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008a66:	bf04      	itt	eq
 8008a68:	0a1b      	lsreq	r3, r3, #8
 8008a6a:	3008      	addeq	r0, #8
 8008a6c:	071a      	lsls	r2, r3, #28
 8008a6e:	bf04      	itt	eq
 8008a70:	091b      	lsreq	r3, r3, #4
 8008a72:	3004      	addeq	r0, #4
 8008a74:	079a      	lsls	r2, r3, #30
 8008a76:	bf04      	itt	eq
 8008a78:	089b      	lsreq	r3, r3, #2
 8008a7a:	3002      	addeq	r0, #2
 8008a7c:	07da      	lsls	r2, r3, #31
 8008a7e:	d403      	bmi.n	8008a88 <__lo0bits+0x50>
 8008a80:	085b      	lsrs	r3, r3, #1
 8008a82:	f100 0001 	add.w	r0, r0, #1
 8008a86:	d005      	beq.n	8008a94 <__lo0bits+0x5c>
 8008a88:	600b      	str	r3, [r1, #0]
 8008a8a:	4770      	bx	lr
 8008a8c:	4610      	mov	r0, r2
 8008a8e:	e7e8      	b.n	8008a62 <__lo0bits+0x2a>
 8008a90:	2000      	movs	r0, #0
 8008a92:	4770      	bx	lr
 8008a94:	2020      	movs	r0, #32
 8008a96:	4770      	bx	lr

08008a98 <__i2b>:
 8008a98:	b510      	push	{r4, lr}
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	2101      	movs	r1, #1
 8008a9e:	f7ff feff 	bl	80088a0 <_Balloc>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	b928      	cbnz	r0, 8008ab2 <__i2b+0x1a>
 8008aa6:	4b05      	ldr	r3, [pc, #20]	; (8008abc <__i2b+0x24>)
 8008aa8:	4805      	ldr	r0, [pc, #20]	; (8008ac0 <__i2b+0x28>)
 8008aaa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008aae:	f000 fdaf 	bl	8009610 <__assert_func>
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	6144      	str	r4, [r0, #20]
 8008ab6:	6103      	str	r3, [r0, #16]
 8008ab8:	bd10      	pop	{r4, pc}
 8008aba:	bf00      	nop
 8008abc:	08009bc7 	.word	0x08009bc7
 8008ac0:	08009c38 	.word	0x08009c38

08008ac4 <__multiply>:
 8008ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac8:	4614      	mov	r4, r2
 8008aca:	690a      	ldr	r2, [r1, #16]
 8008acc:	6923      	ldr	r3, [r4, #16]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	bfb8      	it	lt
 8008ad2:	460b      	movlt	r3, r1
 8008ad4:	460d      	mov	r5, r1
 8008ad6:	bfbc      	itt	lt
 8008ad8:	4625      	movlt	r5, r4
 8008ada:	461c      	movlt	r4, r3
 8008adc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008ae0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008ae4:	68ab      	ldr	r3, [r5, #8]
 8008ae6:	6869      	ldr	r1, [r5, #4]
 8008ae8:	eb0a 0709 	add.w	r7, sl, r9
 8008aec:	42bb      	cmp	r3, r7
 8008aee:	b085      	sub	sp, #20
 8008af0:	bfb8      	it	lt
 8008af2:	3101      	addlt	r1, #1
 8008af4:	f7ff fed4 	bl	80088a0 <_Balloc>
 8008af8:	b930      	cbnz	r0, 8008b08 <__multiply+0x44>
 8008afa:	4602      	mov	r2, r0
 8008afc:	4b42      	ldr	r3, [pc, #264]	; (8008c08 <__multiply+0x144>)
 8008afe:	4843      	ldr	r0, [pc, #268]	; (8008c0c <__multiply+0x148>)
 8008b00:	f240 115d 	movw	r1, #349	; 0x15d
 8008b04:	f000 fd84 	bl	8009610 <__assert_func>
 8008b08:	f100 0614 	add.w	r6, r0, #20
 8008b0c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008b10:	4633      	mov	r3, r6
 8008b12:	2200      	movs	r2, #0
 8008b14:	4543      	cmp	r3, r8
 8008b16:	d31e      	bcc.n	8008b56 <__multiply+0x92>
 8008b18:	f105 0c14 	add.w	ip, r5, #20
 8008b1c:	f104 0314 	add.w	r3, r4, #20
 8008b20:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008b24:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008b28:	9202      	str	r2, [sp, #8]
 8008b2a:	ebac 0205 	sub.w	r2, ip, r5
 8008b2e:	3a15      	subs	r2, #21
 8008b30:	f022 0203 	bic.w	r2, r2, #3
 8008b34:	3204      	adds	r2, #4
 8008b36:	f105 0115 	add.w	r1, r5, #21
 8008b3a:	458c      	cmp	ip, r1
 8008b3c:	bf38      	it	cc
 8008b3e:	2204      	movcc	r2, #4
 8008b40:	9201      	str	r2, [sp, #4]
 8008b42:	9a02      	ldr	r2, [sp, #8]
 8008b44:	9303      	str	r3, [sp, #12]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d808      	bhi.n	8008b5c <__multiply+0x98>
 8008b4a:	2f00      	cmp	r7, #0
 8008b4c:	dc55      	bgt.n	8008bfa <__multiply+0x136>
 8008b4e:	6107      	str	r7, [r0, #16]
 8008b50:	b005      	add	sp, #20
 8008b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b56:	f843 2b04 	str.w	r2, [r3], #4
 8008b5a:	e7db      	b.n	8008b14 <__multiply+0x50>
 8008b5c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008b60:	f1ba 0f00 	cmp.w	sl, #0
 8008b64:	d020      	beq.n	8008ba8 <__multiply+0xe4>
 8008b66:	f105 0e14 	add.w	lr, r5, #20
 8008b6a:	46b1      	mov	r9, r6
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008b72:	f8d9 b000 	ldr.w	fp, [r9]
 8008b76:	b2a1      	uxth	r1, r4
 8008b78:	fa1f fb8b 	uxth.w	fp, fp
 8008b7c:	fb0a b101 	mla	r1, sl, r1, fp
 8008b80:	4411      	add	r1, r2
 8008b82:	f8d9 2000 	ldr.w	r2, [r9]
 8008b86:	0c24      	lsrs	r4, r4, #16
 8008b88:	0c12      	lsrs	r2, r2, #16
 8008b8a:	fb0a 2404 	mla	r4, sl, r4, r2
 8008b8e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008b92:	b289      	uxth	r1, r1
 8008b94:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008b98:	45f4      	cmp	ip, lr
 8008b9a:	f849 1b04 	str.w	r1, [r9], #4
 8008b9e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008ba2:	d8e4      	bhi.n	8008b6e <__multiply+0xaa>
 8008ba4:	9901      	ldr	r1, [sp, #4]
 8008ba6:	5072      	str	r2, [r6, r1]
 8008ba8:	9a03      	ldr	r2, [sp, #12]
 8008baa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008bae:	3304      	adds	r3, #4
 8008bb0:	f1b9 0f00 	cmp.w	r9, #0
 8008bb4:	d01f      	beq.n	8008bf6 <__multiply+0x132>
 8008bb6:	6834      	ldr	r4, [r6, #0]
 8008bb8:	f105 0114 	add.w	r1, r5, #20
 8008bbc:	46b6      	mov	lr, r6
 8008bbe:	f04f 0a00 	mov.w	sl, #0
 8008bc2:	880a      	ldrh	r2, [r1, #0]
 8008bc4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008bc8:	fb09 b202 	mla	r2, r9, r2, fp
 8008bcc:	4492      	add	sl, r2
 8008bce:	b2a4      	uxth	r4, r4
 8008bd0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008bd4:	f84e 4b04 	str.w	r4, [lr], #4
 8008bd8:	f851 4b04 	ldr.w	r4, [r1], #4
 8008bdc:	f8be 2000 	ldrh.w	r2, [lr]
 8008be0:	0c24      	lsrs	r4, r4, #16
 8008be2:	fb09 2404 	mla	r4, r9, r4, r2
 8008be6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008bea:	458c      	cmp	ip, r1
 8008bec:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008bf0:	d8e7      	bhi.n	8008bc2 <__multiply+0xfe>
 8008bf2:	9a01      	ldr	r2, [sp, #4]
 8008bf4:	50b4      	str	r4, [r6, r2]
 8008bf6:	3604      	adds	r6, #4
 8008bf8:	e7a3      	b.n	8008b42 <__multiply+0x7e>
 8008bfa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1a5      	bne.n	8008b4e <__multiply+0x8a>
 8008c02:	3f01      	subs	r7, #1
 8008c04:	e7a1      	b.n	8008b4a <__multiply+0x86>
 8008c06:	bf00      	nop
 8008c08:	08009bc7 	.word	0x08009bc7
 8008c0c:	08009c38 	.word	0x08009c38

08008c10 <__pow5mult>:
 8008c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c14:	4615      	mov	r5, r2
 8008c16:	f012 0203 	ands.w	r2, r2, #3
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	460f      	mov	r7, r1
 8008c1e:	d007      	beq.n	8008c30 <__pow5mult+0x20>
 8008c20:	4c25      	ldr	r4, [pc, #148]	; (8008cb8 <__pow5mult+0xa8>)
 8008c22:	3a01      	subs	r2, #1
 8008c24:	2300      	movs	r3, #0
 8008c26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c2a:	f7ff fe9b 	bl	8008964 <__multadd>
 8008c2e:	4607      	mov	r7, r0
 8008c30:	10ad      	asrs	r5, r5, #2
 8008c32:	d03d      	beq.n	8008cb0 <__pow5mult+0xa0>
 8008c34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008c36:	b97c      	cbnz	r4, 8008c58 <__pow5mult+0x48>
 8008c38:	2010      	movs	r0, #16
 8008c3a:	f7ff fe1b 	bl	8008874 <malloc>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	6270      	str	r0, [r6, #36]	; 0x24
 8008c42:	b928      	cbnz	r0, 8008c50 <__pow5mult+0x40>
 8008c44:	4b1d      	ldr	r3, [pc, #116]	; (8008cbc <__pow5mult+0xac>)
 8008c46:	481e      	ldr	r0, [pc, #120]	; (8008cc0 <__pow5mult+0xb0>)
 8008c48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008c4c:	f000 fce0 	bl	8009610 <__assert_func>
 8008c50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c54:	6004      	str	r4, [r0, #0]
 8008c56:	60c4      	str	r4, [r0, #12]
 8008c58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008c5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c60:	b94c      	cbnz	r4, 8008c76 <__pow5mult+0x66>
 8008c62:	f240 2171 	movw	r1, #625	; 0x271
 8008c66:	4630      	mov	r0, r6
 8008c68:	f7ff ff16 	bl	8008a98 <__i2b>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c72:	4604      	mov	r4, r0
 8008c74:	6003      	str	r3, [r0, #0]
 8008c76:	f04f 0900 	mov.w	r9, #0
 8008c7a:	07eb      	lsls	r3, r5, #31
 8008c7c:	d50a      	bpl.n	8008c94 <__pow5mult+0x84>
 8008c7e:	4639      	mov	r1, r7
 8008c80:	4622      	mov	r2, r4
 8008c82:	4630      	mov	r0, r6
 8008c84:	f7ff ff1e 	bl	8008ac4 <__multiply>
 8008c88:	4639      	mov	r1, r7
 8008c8a:	4680      	mov	r8, r0
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7ff fe47 	bl	8008920 <_Bfree>
 8008c92:	4647      	mov	r7, r8
 8008c94:	106d      	asrs	r5, r5, #1
 8008c96:	d00b      	beq.n	8008cb0 <__pow5mult+0xa0>
 8008c98:	6820      	ldr	r0, [r4, #0]
 8008c9a:	b938      	cbnz	r0, 8008cac <__pow5mult+0x9c>
 8008c9c:	4622      	mov	r2, r4
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f7ff ff0f 	bl	8008ac4 <__multiply>
 8008ca6:	6020      	str	r0, [r4, #0]
 8008ca8:	f8c0 9000 	str.w	r9, [r0]
 8008cac:	4604      	mov	r4, r0
 8008cae:	e7e4      	b.n	8008c7a <__pow5mult+0x6a>
 8008cb0:	4638      	mov	r0, r7
 8008cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cb6:	bf00      	nop
 8008cb8:	08009d88 	.word	0x08009d88
 8008cbc:	08009b51 	.word	0x08009b51
 8008cc0:	08009c38 	.word	0x08009c38

08008cc4 <__lshift>:
 8008cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc8:	460c      	mov	r4, r1
 8008cca:	6849      	ldr	r1, [r1, #4]
 8008ccc:	6923      	ldr	r3, [r4, #16]
 8008cce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008cd2:	68a3      	ldr	r3, [r4, #8]
 8008cd4:	4607      	mov	r7, r0
 8008cd6:	4691      	mov	r9, r2
 8008cd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cdc:	f108 0601 	add.w	r6, r8, #1
 8008ce0:	42b3      	cmp	r3, r6
 8008ce2:	db0b      	blt.n	8008cfc <__lshift+0x38>
 8008ce4:	4638      	mov	r0, r7
 8008ce6:	f7ff fddb 	bl	80088a0 <_Balloc>
 8008cea:	4605      	mov	r5, r0
 8008cec:	b948      	cbnz	r0, 8008d02 <__lshift+0x3e>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	4b28      	ldr	r3, [pc, #160]	; (8008d94 <__lshift+0xd0>)
 8008cf2:	4829      	ldr	r0, [pc, #164]	; (8008d98 <__lshift+0xd4>)
 8008cf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008cf8:	f000 fc8a 	bl	8009610 <__assert_func>
 8008cfc:	3101      	adds	r1, #1
 8008cfe:	005b      	lsls	r3, r3, #1
 8008d00:	e7ee      	b.n	8008ce0 <__lshift+0x1c>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f100 0114 	add.w	r1, r0, #20
 8008d08:	f100 0210 	add.w	r2, r0, #16
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	4553      	cmp	r3, sl
 8008d10:	db33      	blt.n	8008d7a <__lshift+0xb6>
 8008d12:	6920      	ldr	r0, [r4, #16]
 8008d14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d18:	f104 0314 	add.w	r3, r4, #20
 8008d1c:	f019 091f 	ands.w	r9, r9, #31
 8008d20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d28:	d02b      	beq.n	8008d82 <__lshift+0xbe>
 8008d2a:	f1c9 0e20 	rsb	lr, r9, #32
 8008d2e:	468a      	mov	sl, r1
 8008d30:	2200      	movs	r2, #0
 8008d32:	6818      	ldr	r0, [r3, #0]
 8008d34:	fa00 f009 	lsl.w	r0, r0, r9
 8008d38:	4302      	orrs	r2, r0
 8008d3a:	f84a 2b04 	str.w	r2, [sl], #4
 8008d3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d42:	459c      	cmp	ip, r3
 8008d44:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d48:	d8f3      	bhi.n	8008d32 <__lshift+0x6e>
 8008d4a:	ebac 0304 	sub.w	r3, ip, r4
 8008d4e:	3b15      	subs	r3, #21
 8008d50:	f023 0303 	bic.w	r3, r3, #3
 8008d54:	3304      	adds	r3, #4
 8008d56:	f104 0015 	add.w	r0, r4, #21
 8008d5a:	4584      	cmp	ip, r0
 8008d5c:	bf38      	it	cc
 8008d5e:	2304      	movcc	r3, #4
 8008d60:	50ca      	str	r2, [r1, r3]
 8008d62:	b10a      	cbz	r2, 8008d68 <__lshift+0xa4>
 8008d64:	f108 0602 	add.w	r6, r8, #2
 8008d68:	3e01      	subs	r6, #1
 8008d6a:	4638      	mov	r0, r7
 8008d6c:	612e      	str	r6, [r5, #16]
 8008d6e:	4621      	mov	r1, r4
 8008d70:	f7ff fdd6 	bl	8008920 <_Bfree>
 8008d74:	4628      	mov	r0, r5
 8008d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d7e:	3301      	adds	r3, #1
 8008d80:	e7c5      	b.n	8008d0e <__lshift+0x4a>
 8008d82:	3904      	subs	r1, #4
 8008d84:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d88:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d8c:	459c      	cmp	ip, r3
 8008d8e:	d8f9      	bhi.n	8008d84 <__lshift+0xc0>
 8008d90:	e7ea      	b.n	8008d68 <__lshift+0xa4>
 8008d92:	bf00      	nop
 8008d94:	08009bc7 	.word	0x08009bc7
 8008d98:	08009c38 	.word	0x08009c38

08008d9c <__mcmp>:
 8008d9c:	b530      	push	{r4, r5, lr}
 8008d9e:	6902      	ldr	r2, [r0, #16]
 8008da0:	690c      	ldr	r4, [r1, #16]
 8008da2:	1b12      	subs	r2, r2, r4
 8008da4:	d10e      	bne.n	8008dc4 <__mcmp+0x28>
 8008da6:	f100 0314 	add.w	r3, r0, #20
 8008daa:	3114      	adds	r1, #20
 8008dac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008db0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008db4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008db8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008dbc:	42a5      	cmp	r5, r4
 8008dbe:	d003      	beq.n	8008dc8 <__mcmp+0x2c>
 8008dc0:	d305      	bcc.n	8008dce <__mcmp+0x32>
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	4610      	mov	r0, r2
 8008dc6:	bd30      	pop	{r4, r5, pc}
 8008dc8:	4283      	cmp	r3, r0
 8008dca:	d3f3      	bcc.n	8008db4 <__mcmp+0x18>
 8008dcc:	e7fa      	b.n	8008dc4 <__mcmp+0x28>
 8008dce:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd2:	e7f7      	b.n	8008dc4 <__mcmp+0x28>

08008dd4 <__mdiff>:
 8008dd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd8:	460c      	mov	r4, r1
 8008dda:	4606      	mov	r6, r0
 8008ddc:	4611      	mov	r1, r2
 8008dde:	4620      	mov	r0, r4
 8008de0:	4617      	mov	r7, r2
 8008de2:	f7ff ffdb 	bl	8008d9c <__mcmp>
 8008de6:	1e05      	subs	r5, r0, #0
 8008de8:	d110      	bne.n	8008e0c <__mdiff+0x38>
 8008dea:	4629      	mov	r1, r5
 8008dec:	4630      	mov	r0, r6
 8008dee:	f7ff fd57 	bl	80088a0 <_Balloc>
 8008df2:	b930      	cbnz	r0, 8008e02 <__mdiff+0x2e>
 8008df4:	4b39      	ldr	r3, [pc, #228]	; (8008edc <__mdiff+0x108>)
 8008df6:	4602      	mov	r2, r0
 8008df8:	f240 2132 	movw	r1, #562	; 0x232
 8008dfc:	4838      	ldr	r0, [pc, #224]	; (8008ee0 <__mdiff+0x10c>)
 8008dfe:	f000 fc07 	bl	8009610 <__assert_func>
 8008e02:	2301      	movs	r3, #1
 8008e04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0c:	bfa4      	itt	ge
 8008e0e:	463b      	movge	r3, r7
 8008e10:	4627      	movge	r7, r4
 8008e12:	4630      	mov	r0, r6
 8008e14:	6879      	ldr	r1, [r7, #4]
 8008e16:	bfa6      	itte	ge
 8008e18:	461c      	movge	r4, r3
 8008e1a:	2500      	movge	r5, #0
 8008e1c:	2501      	movlt	r5, #1
 8008e1e:	f7ff fd3f 	bl	80088a0 <_Balloc>
 8008e22:	b920      	cbnz	r0, 8008e2e <__mdiff+0x5a>
 8008e24:	4b2d      	ldr	r3, [pc, #180]	; (8008edc <__mdiff+0x108>)
 8008e26:	4602      	mov	r2, r0
 8008e28:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008e2c:	e7e6      	b.n	8008dfc <__mdiff+0x28>
 8008e2e:	693e      	ldr	r6, [r7, #16]
 8008e30:	60c5      	str	r5, [r0, #12]
 8008e32:	6925      	ldr	r5, [r4, #16]
 8008e34:	f107 0114 	add.w	r1, r7, #20
 8008e38:	f104 0914 	add.w	r9, r4, #20
 8008e3c:	f100 0e14 	add.w	lr, r0, #20
 8008e40:	f107 0210 	add.w	r2, r7, #16
 8008e44:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008e48:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008e4c:	46f2      	mov	sl, lr
 8008e4e:	2700      	movs	r7, #0
 8008e50:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008e58:	fa1f f883 	uxth.w	r8, r3
 8008e5c:	fa17 f78b 	uxtah	r7, r7, fp
 8008e60:	0c1b      	lsrs	r3, r3, #16
 8008e62:	eba7 0808 	sub.w	r8, r7, r8
 8008e66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008e6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008e6e:	fa1f f888 	uxth.w	r8, r8
 8008e72:	141f      	asrs	r7, r3, #16
 8008e74:	454d      	cmp	r5, r9
 8008e76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008e7a:	f84a 3b04 	str.w	r3, [sl], #4
 8008e7e:	d8e7      	bhi.n	8008e50 <__mdiff+0x7c>
 8008e80:	1b2b      	subs	r3, r5, r4
 8008e82:	3b15      	subs	r3, #21
 8008e84:	f023 0303 	bic.w	r3, r3, #3
 8008e88:	3304      	adds	r3, #4
 8008e8a:	3415      	adds	r4, #21
 8008e8c:	42a5      	cmp	r5, r4
 8008e8e:	bf38      	it	cc
 8008e90:	2304      	movcc	r3, #4
 8008e92:	4419      	add	r1, r3
 8008e94:	4473      	add	r3, lr
 8008e96:	469e      	mov	lr, r3
 8008e98:	460d      	mov	r5, r1
 8008e9a:	4565      	cmp	r5, ip
 8008e9c:	d30e      	bcc.n	8008ebc <__mdiff+0xe8>
 8008e9e:	f10c 0203 	add.w	r2, ip, #3
 8008ea2:	1a52      	subs	r2, r2, r1
 8008ea4:	f022 0203 	bic.w	r2, r2, #3
 8008ea8:	3903      	subs	r1, #3
 8008eaa:	458c      	cmp	ip, r1
 8008eac:	bf38      	it	cc
 8008eae:	2200      	movcc	r2, #0
 8008eb0:	441a      	add	r2, r3
 8008eb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008eb6:	b17b      	cbz	r3, 8008ed8 <__mdiff+0x104>
 8008eb8:	6106      	str	r6, [r0, #16]
 8008eba:	e7a5      	b.n	8008e08 <__mdiff+0x34>
 8008ebc:	f855 8b04 	ldr.w	r8, [r5], #4
 8008ec0:	fa17 f488 	uxtah	r4, r7, r8
 8008ec4:	1422      	asrs	r2, r4, #16
 8008ec6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008eca:	b2a4      	uxth	r4, r4
 8008ecc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008ed0:	f84e 4b04 	str.w	r4, [lr], #4
 8008ed4:	1417      	asrs	r7, r2, #16
 8008ed6:	e7e0      	b.n	8008e9a <__mdiff+0xc6>
 8008ed8:	3e01      	subs	r6, #1
 8008eda:	e7ea      	b.n	8008eb2 <__mdiff+0xde>
 8008edc:	08009bc7 	.word	0x08009bc7
 8008ee0:	08009c38 	.word	0x08009c38

08008ee4 <__d2b>:
 8008ee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ee8:	4689      	mov	r9, r1
 8008eea:	2101      	movs	r1, #1
 8008eec:	ec57 6b10 	vmov	r6, r7, d0
 8008ef0:	4690      	mov	r8, r2
 8008ef2:	f7ff fcd5 	bl	80088a0 <_Balloc>
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	b930      	cbnz	r0, 8008f08 <__d2b+0x24>
 8008efa:	4602      	mov	r2, r0
 8008efc:	4b25      	ldr	r3, [pc, #148]	; (8008f94 <__d2b+0xb0>)
 8008efe:	4826      	ldr	r0, [pc, #152]	; (8008f98 <__d2b+0xb4>)
 8008f00:	f240 310a 	movw	r1, #778	; 0x30a
 8008f04:	f000 fb84 	bl	8009610 <__assert_func>
 8008f08:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008f0c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f10:	bb35      	cbnz	r5, 8008f60 <__d2b+0x7c>
 8008f12:	2e00      	cmp	r6, #0
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	d028      	beq.n	8008f6a <__d2b+0x86>
 8008f18:	4668      	mov	r0, sp
 8008f1a:	9600      	str	r6, [sp, #0]
 8008f1c:	f7ff fd8c 	bl	8008a38 <__lo0bits>
 8008f20:	9900      	ldr	r1, [sp, #0]
 8008f22:	b300      	cbz	r0, 8008f66 <__d2b+0x82>
 8008f24:	9a01      	ldr	r2, [sp, #4]
 8008f26:	f1c0 0320 	rsb	r3, r0, #32
 8008f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f2e:	430b      	orrs	r3, r1
 8008f30:	40c2      	lsrs	r2, r0
 8008f32:	6163      	str	r3, [r4, #20]
 8008f34:	9201      	str	r2, [sp, #4]
 8008f36:	9b01      	ldr	r3, [sp, #4]
 8008f38:	61a3      	str	r3, [r4, #24]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	bf14      	ite	ne
 8008f3e:	2202      	movne	r2, #2
 8008f40:	2201      	moveq	r2, #1
 8008f42:	6122      	str	r2, [r4, #16]
 8008f44:	b1d5      	cbz	r5, 8008f7c <__d2b+0x98>
 8008f46:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008f4a:	4405      	add	r5, r0
 8008f4c:	f8c9 5000 	str.w	r5, [r9]
 8008f50:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008f54:	f8c8 0000 	str.w	r0, [r8]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	b003      	add	sp, #12
 8008f5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f64:	e7d5      	b.n	8008f12 <__d2b+0x2e>
 8008f66:	6161      	str	r1, [r4, #20]
 8008f68:	e7e5      	b.n	8008f36 <__d2b+0x52>
 8008f6a:	a801      	add	r0, sp, #4
 8008f6c:	f7ff fd64 	bl	8008a38 <__lo0bits>
 8008f70:	9b01      	ldr	r3, [sp, #4]
 8008f72:	6163      	str	r3, [r4, #20]
 8008f74:	2201      	movs	r2, #1
 8008f76:	6122      	str	r2, [r4, #16]
 8008f78:	3020      	adds	r0, #32
 8008f7a:	e7e3      	b.n	8008f44 <__d2b+0x60>
 8008f7c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f80:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008f84:	f8c9 0000 	str.w	r0, [r9]
 8008f88:	6918      	ldr	r0, [r3, #16]
 8008f8a:	f7ff fd35 	bl	80089f8 <__hi0bits>
 8008f8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f92:	e7df      	b.n	8008f54 <__d2b+0x70>
 8008f94:	08009bc7 	.word	0x08009bc7
 8008f98:	08009c38 	.word	0x08009c38

08008f9c <_calloc_r>:
 8008f9c:	b513      	push	{r0, r1, r4, lr}
 8008f9e:	434a      	muls	r2, r1
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	9201      	str	r2, [sp, #4]
 8008fa4:	f000 f85a 	bl	800905c <_malloc_r>
 8008fa8:	4604      	mov	r4, r0
 8008faa:	b118      	cbz	r0, 8008fb4 <_calloc_r+0x18>
 8008fac:	9a01      	ldr	r2, [sp, #4]
 8008fae:	2100      	movs	r1, #0
 8008fb0:	f7fe f860 	bl	8007074 <memset>
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	b002      	add	sp, #8
 8008fb8:	bd10      	pop	{r4, pc}
	...

08008fbc <_free_r>:
 8008fbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fbe:	2900      	cmp	r1, #0
 8008fc0:	d048      	beq.n	8009054 <_free_r+0x98>
 8008fc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fc6:	9001      	str	r0, [sp, #4]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f1a1 0404 	sub.w	r4, r1, #4
 8008fce:	bfb8      	it	lt
 8008fd0:	18e4      	addlt	r4, r4, r3
 8008fd2:	f000 fca7 	bl	8009924 <__malloc_lock>
 8008fd6:	4a20      	ldr	r2, [pc, #128]	; (8009058 <_free_r+0x9c>)
 8008fd8:	9801      	ldr	r0, [sp, #4]
 8008fda:	6813      	ldr	r3, [r2, #0]
 8008fdc:	4615      	mov	r5, r2
 8008fde:	b933      	cbnz	r3, 8008fee <_free_r+0x32>
 8008fe0:	6063      	str	r3, [r4, #4]
 8008fe2:	6014      	str	r4, [r2, #0]
 8008fe4:	b003      	add	sp, #12
 8008fe6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fea:	f000 bca1 	b.w	8009930 <__malloc_unlock>
 8008fee:	42a3      	cmp	r3, r4
 8008ff0:	d90b      	bls.n	800900a <_free_r+0x4e>
 8008ff2:	6821      	ldr	r1, [r4, #0]
 8008ff4:	1862      	adds	r2, r4, r1
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	bf04      	itt	eq
 8008ffa:	681a      	ldreq	r2, [r3, #0]
 8008ffc:	685b      	ldreq	r3, [r3, #4]
 8008ffe:	6063      	str	r3, [r4, #4]
 8009000:	bf04      	itt	eq
 8009002:	1852      	addeq	r2, r2, r1
 8009004:	6022      	streq	r2, [r4, #0]
 8009006:	602c      	str	r4, [r5, #0]
 8009008:	e7ec      	b.n	8008fe4 <_free_r+0x28>
 800900a:	461a      	mov	r2, r3
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	b10b      	cbz	r3, 8009014 <_free_r+0x58>
 8009010:	42a3      	cmp	r3, r4
 8009012:	d9fa      	bls.n	800900a <_free_r+0x4e>
 8009014:	6811      	ldr	r1, [r2, #0]
 8009016:	1855      	adds	r5, r2, r1
 8009018:	42a5      	cmp	r5, r4
 800901a:	d10b      	bne.n	8009034 <_free_r+0x78>
 800901c:	6824      	ldr	r4, [r4, #0]
 800901e:	4421      	add	r1, r4
 8009020:	1854      	adds	r4, r2, r1
 8009022:	42a3      	cmp	r3, r4
 8009024:	6011      	str	r1, [r2, #0]
 8009026:	d1dd      	bne.n	8008fe4 <_free_r+0x28>
 8009028:	681c      	ldr	r4, [r3, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	6053      	str	r3, [r2, #4]
 800902e:	4421      	add	r1, r4
 8009030:	6011      	str	r1, [r2, #0]
 8009032:	e7d7      	b.n	8008fe4 <_free_r+0x28>
 8009034:	d902      	bls.n	800903c <_free_r+0x80>
 8009036:	230c      	movs	r3, #12
 8009038:	6003      	str	r3, [r0, #0]
 800903a:	e7d3      	b.n	8008fe4 <_free_r+0x28>
 800903c:	6825      	ldr	r5, [r4, #0]
 800903e:	1961      	adds	r1, r4, r5
 8009040:	428b      	cmp	r3, r1
 8009042:	bf04      	itt	eq
 8009044:	6819      	ldreq	r1, [r3, #0]
 8009046:	685b      	ldreq	r3, [r3, #4]
 8009048:	6063      	str	r3, [r4, #4]
 800904a:	bf04      	itt	eq
 800904c:	1949      	addeq	r1, r1, r5
 800904e:	6021      	streq	r1, [r4, #0]
 8009050:	6054      	str	r4, [r2, #4]
 8009052:	e7c7      	b.n	8008fe4 <_free_r+0x28>
 8009054:	b003      	add	sp, #12
 8009056:	bd30      	pop	{r4, r5, pc}
 8009058:	20000200 	.word	0x20000200

0800905c <_malloc_r>:
 800905c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800905e:	1ccd      	adds	r5, r1, #3
 8009060:	f025 0503 	bic.w	r5, r5, #3
 8009064:	3508      	adds	r5, #8
 8009066:	2d0c      	cmp	r5, #12
 8009068:	bf38      	it	cc
 800906a:	250c      	movcc	r5, #12
 800906c:	2d00      	cmp	r5, #0
 800906e:	4606      	mov	r6, r0
 8009070:	db01      	blt.n	8009076 <_malloc_r+0x1a>
 8009072:	42a9      	cmp	r1, r5
 8009074:	d903      	bls.n	800907e <_malloc_r+0x22>
 8009076:	230c      	movs	r3, #12
 8009078:	6033      	str	r3, [r6, #0]
 800907a:	2000      	movs	r0, #0
 800907c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907e:	f000 fc51 	bl	8009924 <__malloc_lock>
 8009082:	4921      	ldr	r1, [pc, #132]	; (8009108 <_malloc_r+0xac>)
 8009084:	680a      	ldr	r2, [r1, #0]
 8009086:	4614      	mov	r4, r2
 8009088:	b99c      	cbnz	r4, 80090b2 <_malloc_r+0x56>
 800908a:	4f20      	ldr	r7, [pc, #128]	; (800910c <_malloc_r+0xb0>)
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	b923      	cbnz	r3, 800909a <_malloc_r+0x3e>
 8009090:	4621      	mov	r1, r4
 8009092:	4630      	mov	r0, r6
 8009094:	f000 f996 	bl	80093c4 <_sbrk_r>
 8009098:	6038      	str	r0, [r7, #0]
 800909a:	4629      	mov	r1, r5
 800909c:	4630      	mov	r0, r6
 800909e:	f000 f991 	bl	80093c4 <_sbrk_r>
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	d123      	bne.n	80090ee <_malloc_r+0x92>
 80090a6:	230c      	movs	r3, #12
 80090a8:	6033      	str	r3, [r6, #0]
 80090aa:	4630      	mov	r0, r6
 80090ac:	f000 fc40 	bl	8009930 <__malloc_unlock>
 80090b0:	e7e3      	b.n	800907a <_malloc_r+0x1e>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	1b5b      	subs	r3, r3, r5
 80090b6:	d417      	bmi.n	80090e8 <_malloc_r+0x8c>
 80090b8:	2b0b      	cmp	r3, #11
 80090ba:	d903      	bls.n	80090c4 <_malloc_r+0x68>
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	441c      	add	r4, r3
 80090c0:	6025      	str	r5, [r4, #0]
 80090c2:	e004      	b.n	80090ce <_malloc_r+0x72>
 80090c4:	6863      	ldr	r3, [r4, #4]
 80090c6:	42a2      	cmp	r2, r4
 80090c8:	bf0c      	ite	eq
 80090ca:	600b      	streq	r3, [r1, #0]
 80090cc:	6053      	strne	r3, [r2, #4]
 80090ce:	4630      	mov	r0, r6
 80090d0:	f000 fc2e 	bl	8009930 <__malloc_unlock>
 80090d4:	f104 000b 	add.w	r0, r4, #11
 80090d8:	1d23      	adds	r3, r4, #4
 80090da:	f020 0007 	bic.w	r0, r0, #7
 80090de:	1ac2      	subs	r2, r0, r3
 80090e0:	d0cc      	beq.n	800907c <_malloc_r+0x20>
 80090e2:	1a1b      	subs	r3, r3, r0
 80090e4:	50a3      	str	r3, [r4, r2]
 80090e6:	e7c9      	b.n	800907c <_malloc_r+0x20>
 80090e8:	4622      	mov	r2, r4
 80090ea:	6864      	ldr	r4, [r4, #4]
 80090ec:	e7cc      	b.n	8009088 <_malloc_r+0x2c>
 80090ee:	1cc4      	adds	r4, r0, #3
 80090f0:	f024 0403 	bic.w	r4, r4, #3
 80090f4:	42a0      	cmp	r0, r4
 80090f6:	d0e3      	beq.n	80090c0 <_malloc_r+0x64>
 80090f8:	1a21      	subs	r1, r4, r0
 80090fa:	4630      	mov	r0, r6
 80090fc:	f000 f962 	bl	80093c4 <_sbrk_r>
 8009100:	3001      	adds	r0, #1
 8009102:	d1dd      	bne.n	80090c0 <_malloc_r+0x64>
 8009104:	e7cf      	b.n	80090a6 <_malloc_r+0x4a>
 8009106:	bf00      	nop
 8009108:	20000200 	.word	0x20000200
 800910c:	20000204 	.word	0x20000204

08009110 <__sfputc_r>:
 8009110:	6893      	ldr	r3, [r2, #8]
 8009112:	3b01      	subs	r3, #1
 8009114:	2b00      	cmp	r3, #0
 8009116:	b410      	push	{r4}
 8009118:	6093      	str	r3, [r2, #8]
 800911a:	da08      	bge.n	800912e <__sfputc_r+0x1e>
 800911c:	6994      	ldr	r4, [r2, #24]
 800911e:	42a3      	cmp	r3, r4
 8009120:	db01      	blt.n	8009126 <__sfputc_r+0x16>
 8009122:	290a      	cmp	r1, #10
 8009124:	d103      	bne.n	800912e <__sfputc_r+0x1e>
 8009126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800912a:	f000 b99f 	b.w	800946c <__swbuf_r>
 800912e:	6813      	ldr	r3, [r2, #0]
 8009130:	1c58      	adds	r0, r3, #1
 8009132:	6010      	str	r0, [r2, #0]
 8009134:	7019      	strb	r1, [r3, #0]
 8009136:	4608      	mov	r0, r1
 8009138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800913c:	4770      	bx	lr

0800913e <__sfputs_r>:
 800913e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009140:	4606      	mov	r6, r0
 8009142:	460f      	mov	r7, r1
 8009144:	4614      	mov	r4, r2
 8009146:	18d5      	adds	r5, r2, r3
 8009148:	42ac      	cmp	r4, r5
 800914a:	d101      	bne.n	8009150 <__sfputs_r+0x12>
 800914c:	2000      	movs	r0, #0
 800914e:	e007      	b.n	8009160 <__sfputs_r+0x22>
 8009150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009154:	463a      	mov	r2, r7
 8009156:	4630      	mov	r0, r6
 8009158:	f7ff ffda 	bl	8009110 <__sfputc_r>
 800915c:	1c43      	adds	r3, r0, #1
 800915e:	d1f3      	bne.n	8009148 <__sfputs_r+0xa>
 8009160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009164 <_vfiprintf_r>:
 8009164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009168:	460d      	mov	r5, r1
 800916a:	b09d      	sub	sp, #116	; 0x74
 800916c:	4614      	mov	r4, r2
 800916e:	4698      	mov	r8, r3
 8009170:	4606      	mov	r6, r0
 8009172:	b118      	cbz	r0, 800917c <_vfiprintf_r+0x18>
 8009174:	6983      	ldr	r3, [r0, #24]
 8009176:	b90b      	cbnz	r3, 800917c <_vfiprintf_r+0x18>
 8009178:	f7ff fad6 	bl	8008728 <__sinit>
 800917c:	4b89      	ldr	r3, [pc, #548]	; (80093a4 <_vfiprintf_r+0x240>)
 800917e:	429d      	cmp	r5, r3
 8009180:	d11b      	bne.n	80091ba <_vfiprintf_r+0x56>
 8009182:	6875      	ldr	r5, [r6, #4]
 8009184:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009186:	07d9      	lsls	r1, r3, #31
 8009188:	d405      	bmi.n	8009196 <_vfiprintf_r+0x32>
 800918a:	89ab      	ldrh	r3, [r5, #12]
 800918c:	059a      	lsls	r2, r3, #22
 800918e:	d402      	bmi.n	8009196 <_vfiprintf_r+0x32>
 8009190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009192:	f7ff fb6c 	bl	800886e <__retarget_lock_acquire_recursive>
 8009196:	89ab      	ldrh	r3, [r5, #12]
 8009198:	071b      	lsls	r3, r3, #28
 800919a:	d501      	bpl.n	80091a0 <_vfiprintf_r+0x3c>
 800919c:	692b      	ldr	r3, [r5, #16]
 800919e:	b9eb      	cbnz	r3, 80091dc <_vfiprintf_r+0x78>
 80091a0:	4629      	mov	r1, r5
 80091a2:	4630      	mov	r0, r6
 80091a4:	f000 f9c6 	bl	8009534 <__swsetup_r>
 80091a8:	b1c0      	cbz	r0, 80091dc <_vfiprintf_r+0x78>
 80091aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091ac:	07dc      	lsls	r4, r3, #31
 80091ae:	d50e      	bpl.n	80091ce <_vfiprintf_r+0x6a>
 80091b0:	f04f 30ff 	mov.w	r0, #4294967295
 80091b4:	b01d      	add	sp, #116	; 0x74
 80091b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ba:	4b7b      	ldr	r3, [pc, #492]	; (80093a8 <_vfiprintf_r+0x244>)
 80091bc:	429d      	cmp	r5, r3
 80091be:	d101      	bne.n	80091c4 <_vfiprintf_r+0x60>
 80091c0:	68b5      	ldr	r5, [r6, #8]
 80091c2:	e7df      	b.n	8009184 <_vfiprintf_r+0x20>
 80091c4:	4b79      	ldr	r3, [pc, #484]	; (80093ac <_vfiprintf_r+0x248>)
 80091c6:	429d      	cmp	r5, r3
 80091c8:	bf08      	it	eq
 80091ca:	68f5      	ldreq	r5, [r6, #12]
 80091cc:	e7da      	b.n	8009184 <_vfiprintf_r+0x20>
 80091ce:	89ab      	ldrh	r3, [r5, #12]
 80091d0:	0598      	lsls	r0, r3, #22
 80091d2:	d4ed      	bmi.n	80091b0 <_vfiprintf_r+0x4c>
 80091d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091d6:	f7ff fb4b 	bl	8008870 <__retarget_lock_release_recursive>
 80091da:	e7e9      	b.n	80091b0 <_vfiprintf_r+0x4c>
 80091dc:	2300      	movs	r3, #0
 80091de:	9309      	str	r3, [sp, #36]	; 0x24
 80091e0:	2320      	movs	r3, #32
 80091e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80091ea:	2330      	movs	r3, #48	; 0x30
 80091ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80093b0 <_vfiprintf_r+0x24c>
 80091f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091f4:	f04f 0901 	mov.w	r9, #1
 80091f8:	4623      	mov	r3, r4
 80091fa:	469a      	mov	sl, r3
 80091fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009200:	b10a      	cbz	r2, 8009206 <_vfiprintf_r+0xa2>
 8009202:	2a25      	cmp	r2, #37	; 0x25
 8009204:	d1f9      	bne.n	80091fa <_vfiprintf_r+0x96>
 8009206:	ebba 0b04 	subs.w	fp, sl, r4
 800920a:	d00b      	beq.n	8009224 <_vfiprintf_r+0xc0>
 800920c:	465b      	mov	r3, fp
 800920e:	4622      	mov	r2, r4
 8009210:	4629      	mov	r1, r5
 8009212:	4630      	mov	r0, r6
 8009214:	f7ff ff93 	bl	800913e <__sfputs_r>
 8009218:	3001      	adds	r0, #1
 800921a:	f000 80aa 	beq.w	8009372 <_vfiprintf_r+0x20e>
 800921e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009220:	445a      	add	r2, fp
 8009222:	9209      	str	r2, [sp, #36]	; 0x24
 8009224:	f89a 3000 	ldrb.w	r3, [sl]
 8009228:	2b00      	cmp	r3, #0
 800922a:	f000 80a2 	beq.w	8009372 <_vfiprintf_r+0x20e>
 800922e:	2300      	movs	r3, #0
 8009230:	f04f 32ff 	mov.w	r2, #4294967295
 8009234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009238:	f10a 0a01 	add.w	sl, sl, #1
 800923c:	9304      	str	r3, [sp, #16]
 800923e:	9307      	str	r3, [sp, #28]
 8009240:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009244:	931a      	str	r3, [sp, #104]	; 0x68
 8009246:	4654      	mov	r4, sl
 8009248:	2205      	movs	r2, #5
 800924a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800924e:	4858      	ldr	r0, [pc, #352]	; (80093b0 <_vfiprintf_r+0x24c>)
 8009250:	f7f6 ffde 	bl	8000210 <memchr>
 8009254:	9a04      	ldr	r2, [sp, #16]
 8009256:	b9d8      	cbnz	r0, 8009290 <_vfiprintf_r+0x12c>
 8009258:	06d1      	lsls	r1, r2, #27
 800925a:	bf44      	itt	mi
 800925c:	2320      	movmi	r3, #32
 800925e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009262:	0713      	lsls	r3, r2, #28
 8009264:	bf44      	itt	mi
 8009266:	232b      	movmi	r3, #43	; 0x2b
 8009268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800926c:	f89a 3000 	ldrb.w	r3, [sl]
 8009270:	2b2a      	cmp	r3, #42	; 0x2a
 8009272:	d015      	beq.n	80092a0 <_vfiprintf_r+0x13c>
 8009274:	9a07      	ldr	r2, [sp, #28]
 8009276:	4654      	mov	r4, sl
 8009278:	2000      	movs	r0, #0
 800927a:	f04f 0c0a 	mov.w	ip, #10
 800927e:	4621      	mov	r1, r4
 8009280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009284:	3b30      	subs	r3, #48	; 0x30
 8009286:	2b09      	cmp	r3, #9
 8009288:	d94e      	bls.n	8009328 <_vfiprintf_r+0x1c4>
 800928a:	b1b0      	cbz	r0, 80092ba <_vfiprintf_r+0x156>
 800928c:	9207      	str	r2, [sp, #28]
 800928e:	e014      	b.n	80092ba <_vfiprintf_r+0x156>
 8009290:	eba0 0308 	sub.w	r3, r0, r8
 8009294:	fa09 f303 	lsl.w	r3, r9, r3
 8009298:	4313      	orrs	r3, r2
 800929a:	9304      	str	r3, [sp, #16]
 800929c:	46a2      	mov	sl, r4
 800929e:	e7d2      	b.n	8009246 <_vfiprintf_r+0xe2>
 80092a0:	9b03      	ldr	r3, [sp, #12]
 80092a2:	1d19      	adds	r1, r3, #4
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	9103      	str	r1, [sp, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	bfbb      	ittet	lt
 80092ac:	425b      	neglt	r3, r3
 80092ae:	f042 0202 	orrlt.w	r2, r2, #2
 80092b2:	9307      	strge	r3, [sp, #28]
 80092b4:	9307      	strlt	r3, [sp, #28]
 80092b6:	bfb8      	it	lt
 80092b8:	9204      	strlt	r2, [sp, #16]
 80092ba:	7823      	ldrb	r3, [r4, #0]
 80092bc:	2b2e      	cmp	r3, #46	; 0x2e
 80092be:	d10c      	bne.n	80092da <_vfiprintf_r+0x176>
 80092c0:	7863      	ldrb	r3, [r4, #1]
 80092c2:	2b2a      	cmp	r3, #42	; 0x2a
 80092c4:	d135      	bne.n	8009332 <_vfiprintf_r+0x1ce>
 80092c6:	9b03      	ldr	r3, [sp, #12]
 80092c8:	1d1a      	adds	r2, r3, #4
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	9203      	str	r2, [sp, #12]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	bfb8      	it	lt
 80092d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80092d6:	3402      	adds	r4, #2
 80092d8:	9305      	str	r3, [sp, #20]
 80092da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80093c0 <_vfiprintf_r+0x25c>
 80092de:	7821      	ldrb	r1, [r4, #0]
 80092e0:	2203      	movs	r2, #3
 80092e2:	4650      	mov	r0, sl
 80092e4:	f7f6 ff94 	bl	8000210 <memchr>
 80092e8:	b140      	cbz	r0, 80092fc <_vfiprintf_r+0x198>
 80092ea:	2340      	movs	r3, #64	; 0x40
 80092ec:	eba0 000a 	sub.w	r0, r0, sl
 80092f0:	fa03 f000 	lsl.w	r0, r3, r0
 80092f4:	9b04      	ldr	r3, [sp, #16]
 80092f6:	4303      	orrs	r3, r0
 80092f8:	3401      	adds	r4, #1
 80092fa:	9304      	str	r3, [sp, #16]
 80092fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009300:	482c      	ldr	r0, [pc, #176]	; (80093b4 <_vfiprintf_r+0x250>)
 8009302:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009306:	2206      	movs	r2, #6
 8009308:	f7f6 ff82 	bl	8000210 <memchr>
 800930c:	2800      	cmp	r0, #0
 800930e:	d03f      	beq.n	8009390 <_vfiprintf_r+0x22c>
 8009310:	4b29      	ldr	r3, [pc, #164]	; (80093b8 <_vfiprintf_r+0x254>)
 8009312:	bb1b      	cbnz	r3, 800935c <_vfiprintf_r+0x1f8>
 8009314:	9b03      	ldr	r3, [sp, #12]
 8009316:	3307      	adds	r3, #7
 8009318:	f023 0307 	bic.w	r3, r3, #7
 800931c:	3308      	adds	r3, #8
 800931e:	9303      	str	r3, [sp, #12]
 8009320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009322:	443b      	add	r3, r7
 8009324:	9309      	str	r3, [sp, #36]	; 0x24
 8009326:	e767      	b.n	80091f8 <_vfiprintf_r+0x94>
 8009328:	fb0c 3202 	mla	r2, ip, r2, r3
 800932c:	460c      	mov	r4, r1
 800932e:	2001      	movs	r0, #1
 8009330:	e7a5      	b.n	800927e <_vfiprintf_r+0x11a>
 8009332:	2300      	movs	r3, #0
 8009334:	3401      	adds	r4, #1
 8009336:	9305      	str	r3, [sp, #20]
 8009338:	4619      	mov	r1, r3
 800933a:	f04f 0c0a 	mov.w	ip, #10
 800933e:	4620      	mov	r0, r4
 8009340:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009344:	3a30      	subs	r2, #48	; 0x30
 8009346:	2a09      	cmp	r2, #9
 8009348:	d903      	bls.n	8009352 <_vfiprintf_r+0x1ee>
 800934a:	2b00      	cmp	r3, #0
 800934c:	d0c5      	beq.n	80092da <_vfiprintf_r+0x176>
 800934e:	9105      	str	r1, [sp, #20]
 8009350:	e7c3      	b.n	80092da <_vfiprintf_r+0x176>
 8009352:	fb0c 2101 	mla	r1, ip, r1, r2
 8009356:	4604      	mov	r4, r0
 8009358:	2301      	movs	r3, #1
 800935a:	e7f0      	b.n	800933e <_vfiprintf_r+0x1da>
 800935c:	ab03      	add	r3, sp, #12
 800935e:	9300      	str	r3, [sp, #0]
 8009360:	462a      	mov	r2, r5
 8009362:	4b16      	ldr	r3, [pc, #88]	; (80093bc <_vfiprintf_r+0x258>)
 8009364:	a904      	add	r1, sp, #16
 8009366:	4630      	mov	r0, r6
 8009368:	f7fd ff2c 	bl	80071c4 <_printf_float>
 800936c:	4607      	mov	r7, r0
 800936e:	1c78      	adds	r0, r7, #1
 8009370:	d1d6      	bne.n	8009320 <_vfiprintf_r+0x1bc>
 8009372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009374:	07d9      	lsls	r1, r3, #31
 8009376:	d405      	bmi.n	8009384 <_vfiprintf_r+0x220>
 8009378:	89ab      	ldrh	r3, [r5, #12]
 800937a:	059a      	lsls	r2, r3, #22
 800937c:	d402      	bmi.n	8009384 <_vfiprintf_r+0x220>
 800937e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009380:	f7ff fa76 	bl	8008870 <__retarget_lock_release_recursive>
 8009384:	89ab      	ldrh	r3, [r5, #12]
 8009386:	065b      	lsls	r3, r3, #25
 8009388:	f53f af12 	bmi.w	80091b0 <_vfiprintf_r+0x4c>
 800938c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800938e:	e711      	b.n	80091b4 <_vfiprintf_r+0x50>
 8009390:	ab03      	add	r3, sp, #12
 8009392:	9300      	str	r3, [sp, #0]
 8009394:	462a      	mov	r2, r5
 8009396:	4b09      	ldr	r3, [pc, #36]	; (80093bc <_vfiprintf_r+0x258>)
 8009398:	a904      	add	r1, sp, #16
 800939a:	4630      	mov	r0, r6
 800939c:	f7fe f9b6 	bl	800770c <_printf_i>
 80093a0:	e7e4      	b.n	800936c <_vfiprintf_r+0x208>
 80093a2:	bf00      	nop
 80093a4:	08009bf8 	.word	0x08009bf8
 80093a8:	08009c18 	.word	0x08009c18
 80093ac:	08009bd8 	.word	0x08009bd8
 80093b0:	08009d94 	.word	0x08009d94
 80093b4:	08009d9e 	.word	0x08009d9e
 80093b8:	080071c5 	.word	0x080071c5
 80093bc:	0800913f 	.word	0x0800913f
 80093c0:	08009d9a 	.word	0x08009d9a

080093c4 <_sbrk_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	; (80093e0 <_sbrk_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f9 f8ec 	bl	80025ac <_sbrk>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_sbrk_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_sbrk_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	2000042c 	.word	0x2000042c

080093e4 <__sread>:
 80093e4:	b510      	push	{r4, lr}
 80093e6:	460c      	mov	r4, r1
 80093e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ec:	f000 faa6 	bl	800993c <_read_r>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	bfab      	itete	ge
 80093f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093f6:	89a3      	ldrhlt	r3, [r4, #12]
 80093f8:	181b      	addge	r3, r3, r0
 80093fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093fe:	bfac      	ite	ge
 8009400:	6563      	strge	r3, [r4, #84]	; 0x54
 8009402:	81a3      	strhlt	r3, [r4, #12]
 8009404:	bd10      	pop	{r4, pc}

08009406 <__swrite>:
 8009406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800940a:	461f      	mov	r7, r3
 800940c:	898b      	ldrh	r3, [r1, #12]
 800940e:	05db      	lsls	r3, r3, #23
 8009410:	4605      	mov	r5, r0
 8009412:	460c      	mov	r4, r1
 8009414:	4616      	mov	r6, r2
 8009416:	d505      	bpl.n	8009424 <__swrite+0x1e>
 8009418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800941c:	2302      	movs	r3, #2
 800941e:	2200      	movs	r2, #0
 8009420:	f000 f9f8 	bl	8009814 <_lseek_r>
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800942a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	4632      	mov	r2, r6
 8009432:	463b      	mov	r3, r7
 8009434:	4628      	mov	r0, r5
 8009436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800943a:	f000 b869 	b.w	8009510 <_write_r>

0800943e <__sseek>:
 800943e:	b510      	push	{r4, lr}
 8009440:	460c      	mov	r4, r1
 8009442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009446:	f000 f9e5 	bl	8009814 <_lseek_r>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	bf15      	itete	ne
 8009450:	6560      	strne	r0, [r4, #84]	; 0x54
 8009452:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009456:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800945a:	81a3      	strheq	r3, [r4, #12]
 800945c:	bf18      	it	ne
 800945e:	81a3      	strhne	r3, [r4, #12]
 8009460:	bd10      	pop	{r4, pc}

08009462 <__sclose>:
 8009462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009466:	f000 b8f1 	b.w	800964c <_close_r>
	...

0800946c <__swbuf_r>:
 800946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946e:	460e      	mov	r6, r1
 8009470:	4614      	mov	r4, r2
 8009472:	4605      	mov	r5, r0
 8009474:	b118      	cbz	r0, 800947e <__swbuf_r+0x12>
 8009476:	6983      	ldr	r3, [r0, #24]
 8009478:	b90b      	cbnz	r3, 800947e <__swbuf_r+0x12>
 800947a:	f7ff f955 	bl	8008728 <__sinit>
 800947e:	4b21      	ldr	r3, [pc, #132]	; (8009504 <__swbuf_r+0x98>)
 8009480:	429c      	cmp	r4, r3
 8009482:	d12b      	bne.n	80094dc <__swbuf_r+0x70>
 8009484:	686c      	ldr	r4, [r5, #4]
 8009486:	69a3      	ldr	r3, [r4, #24]
 8009488:	60a3      	str	r3, [r4, #8]
 800948a:	89a3      	ldrh	r3, [r4, #12]
 800948c:	071a      	lsls	r2, r3, #28
 800948e:	d52f      	bpl.n	80094f0 <__swbuf_r+0x84>
 8009490:	6923      	ldr	r3, [r4, #16]
 8009492:	b36b      	cbz	r3, 80094f0 <__swbuf_r+0x84>
 8009494:	6923      	ldr	r3, [r4, #16]
 8009496:	6820      	ldr	r0, [r4, #0]
 8009498:	1ac0      	subs	r0, r0, r3
 800949a:	6963      	ldr	r3, [r4, #20]
 800949c:	b2f6      	uxtb	r6, r6
 800949e:	4283      	cmp	r3, r0
 80094a0:	4637      	mov	r7, r6
 80094a2:	dc04      	bgt.n	80094ae <__swbuf_r+0x42>
 80094a4:	4621      	mov	r1, r4
 80094a6:	4628      	mov	r0, r5
 80094a8:	f000 f966 	bl	8009778 <_fflush_r>
 80094ac:	bb30      	cbnz	r0, 80094fc <__swbuf_r+0x90>
 80094ae:	68a3      	ldr	r3, [r4, #8]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	60a3      	str	r3, [r4, #8]
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	1c5a      	adds	r2, r3, #1
 80094b8:	6022      	str	r2, [r4, #0]
 80094ba:	701e      	strb	r6, [r3, #0]
 80094bc:	6963      	ldr	r3, [r4, #20]
 80094be:	3001      	adds	r0, #1
 80094c0:	4283      	cmp	r3, r0
 80094c2:	d004      	beq.n	80094ce <__swbuf_r+0x62>
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	07db      	lsls	r3, r3, #31
 80094c8:	d506      	bpl.n	80094d8 <__swbuf_r+0x6c>
 80094ca:	2e0a      	cmp	r6, #10
 80094cc:	d104      	bne.n	80094d8 <__swbuf_r+0x6c>
 80094ce:	4621      	mov	r1, r4
 80094d0:	4628      	mov	r0, r5
 80094d2:	f000 f951 	bl	8009778 <_fflush_r>
 80094d6:	b988      	cbnz	r0, 80094fc <__swbuf_r+0x90>
 80094d8:	4638      	mov	r0, r7
 80094da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094dc:	4b0a      	ldr	r3, [pc, #40]	; (8009508 <__swbuf_r+0x9c>)
 80094de:	429c      	cmp	r4, r3
 80094e0:	d101      	bne.n	80094e6 <__swbuf_r+0x7a>
 80094e2:	68ac      	ldr	r4, [r5, #8]
 80094e4:	e7cf      	b.n	8009486 <__swbuf_r+0x1a>
 80094e6:	4b09      	ldr	r3, [pc, #36]	; (800950c <__swbuf_r+0xa0>)
 80094e8:	429c      	cmp	r4, r3
 80094ea:	bf08      	it	eq
 80094ec:	68ec      	ldreq	r4, [r5, #12]
 80094ee:	e7ca      	b.n	8009486 <__swbuf_r+0x1a>
 80094f0:	4621      	mov	r1, r4
 80094f2:	4628      	mov	r0, r5
 80094f4:	f000 f81e 	bl	8009534 <__swsetup_r>
 80094f8:	2800      	cmp	r0, #0
 80094fa:	d0cb      	beq.n	8009494 <__swbuf_r+0x28>
 80094fc:	f04f 37ff 	mov.w	r7, #4294967295
 8009500:	e7ea      	b.n	80094d8 <__swbuf_r+0x6c>
 8009502:	bf00      	nop
 8009504:	08009bf8 	.word	0x08009bf8
 8009508:	08009c18 	.word	0x08009c18
 800950c:	08009bd8 	.word	0x08009bd8

08009510 <_write_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4d07      	ldr	r5, [pc, #28]	; (8009530 <_write_r+0x20>)
 8009514:	4604      	mov	r4, r0
 8009516:	4608      	mov	r0, r1
 8009518:	4611      	mov	r1, r2
 800951a:	2200      	movs	r2, #0
 800951c:	602a      	str	r2, [r5, #0]
 800951e:	461a      	mov	r2, r3
 8009520:	f7f8 fff3 	bl	800250a <_write>
 8009524:	1c43      	adds	r3, r0, #1
 8009526:	d102      	bne.n	800952e <_write_r+0x1e>
 8009528:	682b      	ldr	r3, [r5, #0]
 800952a:	b103      	cbz	r3, 800952e <_write_r+0x1e>
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	bd38      	pop	{r3, r4, r5, pc}
 8009530:	2000042c 	.word	0x2000042c

08009534 <__swsetup_r>:
 8009534:	4b32      	ldr	r3, [pc, #200]	; (8009600 <__swsetup_r+0xcc>)
 8009536:	b570      	push	{r4, r5, r6, lr}
 8009538:	681d      	ldr	r5, [r3, #0]
 800953a:	4606      	mov	r6, r0
 800953c:	460c      	mov	r4, r1
 800953e:	b125      	cbz	r5, 800954a <__swsetup_r+0x16>
 8009540:	69ab      	ldr	r3, [r5, #24]
 8009542:	b913      	cbnz	r3, 800954a <__swsetup_r+0x16>
 8009544:	4628      	mov	r0, r5
 8009546:	f7ff f8ef 	bl	8008728 <__sinit>
 800954a:	4b2e      	ldr	r3, [pc, #184]	; (8009604 <__swsetup_r+0xd0>)
 800954c:	429c      	cmp	r4, r3
 800954e:	d10f      	bne.n	8009570 <__swsetup_r+0x3c>
 8009550:	686c      	ldr	r4, [r5, #4]
 8009552:	89a3      	ldrh	r3, [r4, #12]
 8009554:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009558:	0719      	lsls	r1, r3, #28
 800955a:	d42c      	bmi.n	80095b6 <__swsetup_r+0x82>
 800955c:	06dd      	lsls	r5, r3, #27
 800955e:	d411      	bmi.n	8009584 <__swsetup_r+0x50>
 8009560:	2309      	movs	r3, #9
 8009562:	6033      	str	r3, [r6, #0]
 8009564:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009568:	81a3      	strh	r3, [r4, #12]
 800956a:	f04f 30ff 	mov.w	r0, #4294967295
 800956e:	e03e      	b.n	80095ee <__swsetup_r+0xba>
 8009570:	4b25      	ldr	r3, [pc, #148]	; (8009608 <__swsetup_r+0xd4>)
 8009572:	429c      	cmp	r4, r3
 8009574:	d101      	bne.n	800957a <__swsetup_r+0x46>
 8009576:	68ac      	ldr	r4, [r5, #8]
 8009578:	e7eb      	b.n	8009552 <__swsetup_r+0x1e>
 800957a:	4b24      	ldr	r3, [pc, #144]	; (800960c <__swsetup_r+0xd8>)
 800957c:	429c      	cmp	r4, r3
 800957e:	bf08      	it	eq
 8009580:	68ec      	ldreq	r4, [r5, #12]
 8009582:	e7e6      	b.n	8009552 <__swsetup_r+0x1e>
 8009584:	0758      	lsls	r0, r3, #29
 8009586:	d512      	bpl.n	80095ae <__swsetup_r+0x7a>
 8009588:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800958a:	b141      	cbz	r1, 800959e <__swsetup_r+0x6a>
 800958c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009590:	4299      	cmp	r1, r3
 8009592:	d002      	beq.n	800959a <__swsetup_r+0x66>
 8009594:	4630      	mov	r0, r6
 8009596:	f7ff fd11 	bl	8008fbc <_free_r>
 800959a:	2300      	movs	r3, #0
 800959c:	6363      	str	r3, [r4, #52]	; 0x34
 800959e:	89a3      	ldrh	r3, [r4, #12]
 80095a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80095a4:	81a3      	strh	r3, [r4, #12]
 80095a6:	2300      	movs	r3, #0
 80095a8:	6063      	str	r3, [r4, #4]
 80095aa:	6923      	ldr	r3, [r4, #16]
 80095ac:	6023      	str	r3, [r4, #0]
 80095ae:	89a3      	ldrh	r3, [r4, #12]
 80095b0:	f043 0308 	orr.w	r3, r3, #8
 80095b4:	81a3      	strh	r3, [r4, #12]
 80095b6:	6923      	ldr	r3, [r4, #16]
 80095b8:	b94b      	cbnz	r3, 80095ce <__swsetup_r+0x9a>
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80095c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095c4:	d003      	beq.n	80095ce <__swsetup_r+0x9a>
 80095c6:	4621      	mov	r1, r4
 80095c8:	4630      	mov	r0, r6
 80095ca:	f000 f959 	bl	8009880 <__smakebuf_r>
 80095ce:	89a0      	ldrh	r0, [r4, #12]
 80095d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095d4:	f010 0301 	ands.w	r3, r0, #1
 80095d8:	d00a      	beq.n	80095f0 <__swsetup_r+0xbc>
 80095da:	2300      	movs	r3, #0
 80095dc:	60a3      	str	r3, [r4, #8]
 80095de:	6963      	ldr	r3, [r4, #20]
 80095e0:	425b      	negs	r3, r3
 80095e2:	61a3      	str	r3, [r4, #24]
 80095e4:	6923      	ldr	r3, [r4, #16]
 80095e6:	b943      	cbnz	r3, 80095fa <__swsetup_r+0xc6>
 80095e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80095ec:	d1ba      	bne.n	8009564 <__swsetup_r+0x30>
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	0781      	lsls	r1, r0, #30
 80095f2:	bf58      	it	pl
 80095f4:	6963      	ldrpl	r3, [r4, #20]
 80095f6:	60a3      	str	r3, [r4, #8]
 80095f8:	e7f4      	b.n	80095e4 <__swsetup_r+0xb0>
 80095fa:	2000      	movs	r0, #0
 80095fc:	e7f7      	b.n	80095ee <__swsetup_r+0xba>
 80095fe:	bf00      	nop
 8009600:	2000000c 	.word	0x2000000c
 8009604:	08009bf8 	.word	0x08009bf8
 8009608:	08009c18 	.word	0x08009c18
 800960c:	08009bd8 	.word	0x08009bd8

08009610 <__assert_func>:
 8009610:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009612:	4614      	mov	r4, r2
 8009614:	461a      	mov	r2, r3
 8009616:	4b09      	ldr	r3, [pc, #36]	; (800963c <__assert_func+0x2c>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4605      	mov	r5, r0
 800961c:	68d8      	ldr	r0, [r3, #12]
 800961e:	b14c      	cbz	r4, 8009634 <__assert_func+0x24>
 8009620:	4b07      	ldr	r3, [pc, #28]	; (8009640 <__assert_func+0x30>)
 8009622:	9100      	str	r1, [sp, #0]
 8009624:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009628:	4906      	ldr	r1, [pc, #24]	; (8009644 <__assert_func+0x34>)
 800962a:	462b      	mov	r3, r5
 800962c:	f000 f8e0 	bl	80097f0 <fiprintf>
 8009630:	f000 f9a3 	bl	800997a <abort>
 8009634:	4b04      	ldr	r3, [pc, #16]	; (8009648 <__assert_func+0x38>)
 8009636:	461c      	mov	r4, r3
 8009638:	e7f3      	b.n	8009622 <__assert_func+0x12>
 800963a:	bf00      	nop
 800963c:	2000000c 	.word	0x2000000c
 8009640:	08009da5 	.word	0x08009da5
 8009644:	08009db2 	.word	0x08009db2
 8009648:	08009de0 	.word	0x08009de0

0800964c <_close_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d06      	ldr	r5, [pc, #24]	; (8009668 <_close_r+0x1c>)
 8009650:	2300      	movs	r3, #0
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	602b      	str	r3, [r5, #0]
 8009658:	f7f8 ff73 	bl	8002542 <_close>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d102      	bne.n	8009666 <_close_r+0x1a>
 8009660:	682b      	ldr	r3, [r5, #0]
 8009662:	b103      	cbz	r3, 8009666 <_close_r+0x1a>
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	2000042c 	.word	0x2000042c

0800966c <__sflush_r>:
 800966c:	898a      	ldrh	r2, [r1, #12]
 800966e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009672:	4605      	mov	r5, r0
 8009674:	0710      	lsls	r0, r2, #28
 8009676:	460c      	mov	r4, r1
 8009678:	d458      	bmi.n	800972c <__sflush_r+0xc0>
 800967a:	684b      	ldr	r3, [r1, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	dc05      	bgt.n	800968c <__sflush_r+0x20>
 8009680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009682:	2b00      	cmp	r3, #0
 8009684:	dc02      	bgt.n	800968c <__sflush_r+0x20>
 8009686:	2000      	movs	r0, #0
 8009688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800968c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800968e:	2e00      	cmp	r6, #0
 8009690:	d0f9      	beq.n	8009686 <__sflush_r+0x1a>
 8009692:	2300      	movs	r3, #0
 8009694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009698:	682f      	ldr	r7, [r5, #0]
 800969a:	602b      	str	r3, [r5, #0]
 800969c:	d032      	beq.n	8009704 <__sflush_r+0x98>
 800969e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80096a0:	89a3      	ldrh	r3, [r4, #12]
 80096a2:	075a      	lsls	r2, r3, #29
 80096a4:	d505      	bpl.n	80096b2 <__sflush_r+0x46>
 80096a6:	6863      	ldr	r3, [r4, #4]
 80096a8:	1ac0      	subs	r0, r0, r3
 80096aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80096ac:	b10b      	cbz	r3, 80096b2 <__sflush_r+0x46>
 80096ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80096b0:	1ac0      	subs	r0, r0, r3
 80096b2:	2300      	movs	r3, #0
 80096b4:	4602      	mov	r2, r0
 80096b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096b8:	6a21      	ldr	r1, [r4, #32]
 80096ba:	4628      	mov	r0, r5
 80096bc:	47b0      	blx	r6
 80096be:	1c43      	adds	r3, r0, #1
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	d106      	bne.n	80096d2 <__sflush_r+0x66>
 80096c4:	6829      	ldr	r1, [r5, #0]
 80096c6:	291d      	cmp	r1, #29
 80096c8:	d82c      	bhi.n	8009724 <__sflush_r+0xb8>
 80096ca:	4a2a      	ldr	r2, [pc, #168]	; (8009774 <__sflush_r+0x108>)
 80096cc:	40ca      	lsrs	r2, r1
 80096ce:	07d6      	lsls	r6, r2, #31
 80096d0:	d528      	bpl.n	8009724 <__sflush_r+0xb8>
 80096d2:	2200      	movs	r2, #0
 80096d4:	6062      	str	r2, [r4, #4]
 80096d6:	04d9      	lsls	r1, r3, #19
 80096d8:	6922      	ldr	r2, [r4, #16]
 80096da:	6022      	str	r2, [r4, #0]
 80096dc:	d504      	bpl.n	80096e8 <__sflush_r+0x7c>
 80096de:	1c42      	adds	r2, r0, #1
 80096e0:	d101      	bne.n	80096e6 <__sflush_r+0x7a>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	b903      	cbnz	r3, 80096e8 <__sflush_r+0x7c>
 80096e6:	6560      	str	r0, [r4, #84]	; 0x54
 80096e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096ea:	602f      	str	r7, [r5, #0]
 80096ec:	2900      	cmp	r1, #0
 80096ee:	d0ca      	beq.n	8009686 <__sflush_r+0x1a>
 80096f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096f4:	4299      	cmp	r1, r3
 80096f6:	d002      	beq.n	80096fe <__sflush_r+0x92>
 80096f8:	4628      	mov	r0, r5
 80096fa:	f7ff fc5f 	bl	8008fbc <_free_r>
 80096fe:	2000      	movs	r0, #0
 8009700:	6360      	str	r0, [r4, #52]	; 0x34
 8009702:	e7c1      	b.n	8009688 <__sflush_r+0x1c>
 8009704:	6a21      	ldr	r1, [r4, #32]
 8009706:	2301      	movs	r3, #1
 8009708:	4628      	mov	r0, r5
 800970a:	47b0      	blx	r6
 800970c:	1c41      	adds	r1, r0, #1
 800970e:	d1c7      	bne.n	80096a0 <__sflush_r+0x34>
 8009710:	682b      	ldr	r3, [r5, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d0c4      	beq.n	80096a0 <__sflush_r+0x34>
 8009716:	2b1d      	cmp	r3, #29
 8009718:	d001      	beq.n	800971e <__sflush_r+0xb2>
 800971a:	2b16      	cmp	r3, #22
 800971c:	d101      	bne.n	8009722 <__sflush_r+0xb6>
 800971e:	602f      	str	r7, [r5, #0]
 8009720:	e7b1      	b.n	8009686 <__sflush_r+0x1a>
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009728:	81a3      	strh	r3, [r4, #12]
 800972a:	e7ad      	b.n	8009688 <__sflush_r+0x1c>
 800972c:	690f      	ldr	r7, [r1, #16]
 800972e:	2f00      	cmp	r7, #0
 8009730:	d0a9      	beq.n	8009686 <__sflush_r+0x1a>
 8009732:	0793      	lsls	r3, r2, #30
 8009734:	680e      	ldr	r6, [r1, #0]
 8009736:	bf08      	it	eq
 8009738:	694b      	ldreq	r3, [r1, #20]
 800973a:	600f      	str	r7, [r1, #0]
 800973c:	bf18      	it	ne
 800973e:	2300      	movne	r3, #0
 8009740:	eba6 0807 	sub.w	r8, r6, r7
 8009744:	608b      	str	r3, [r1, #8]
 8009746:	f1b8 0f00 	cmp.w	r8, #0
 800974a:	dd9c      	ble.n	8009686 <__sflush_r+0x1a>
 800974c:	6a21      	ldr	r1, [r4, #32]
 800974e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009750:	4643      	mov	r3, r8
 8009752:	463a      	mov	r2, r7
 8009754:	4628      	mov	r0, r5
 8009756:	47b0      	blx	r6
 8009758:	2800      	cmp	r0, #0
 800975a:	dc06      	bgt.n	800976a <__sflush_r+0xfe>
 800975c:	89a3      	ldrh	r3, [r4, #12]
 800975e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009762:	81a3      	strh	r3, [r4, #12]
 8009764:	f04f 30ff 	mov.w	r0, #4294967295
 8009768:	e78e      	b.n	8009688 <__sflush_r+0x1c>
 800976a:	4407      	add	r7, r0
 800976c:	eba8 0800 	sub.w	r8, r8, r0
 8009770:	e7e9      	b.n	8009746 <__sflush_r+0xda>
 8009772:	bf00      	nop
 8009774:	20400001 	.word	0x20400001

08009778 <_fflush_r>:
 8009778:	b538      	push	{r3, r4, r5, lr}
 800977a:	690b      	ldr	r3, [r1, #16]
 800977c:	4605      	mov	r5, r0
 800977e:	460c      	mov	r4, r1
 8009780:	b913      	cbnz	r3, 8009788 <_fflush_r+0x10>
 8009782:	2500      	movs	r5, #0
 8009784:	4628      	mov	r0, r5
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	b118      	cbz	r0, 8009792 <_fflush_r+0x1a>
 800978a:	6983      	ldr	r3, [r0, #24]
 800978c:	b90b      	cbnz	r3, 8009792 <_fflush_r+0x1a>
 800978e:	f7fe ffcb 	bl	8008728 <__sinit>
 8009792:	4b14      	ldr	r3, [pc, #80]	; (80097e4 <_fflush_r+0x6c>)
 8009794:	429c      	cmp	r4, r3
 8009796:	d11b      	bne.n	80097d0 <_fflush_r+0x58>
 8009798:	686c      	ldr	r4, [r5, #4]
 800979a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0ef      	beq.n	8009782 <_fflush_r+0xa>
 80097a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097a4:	07d0      	lsls	r0, r2, #31
 80097a6:	d404      	bmi.n	80097b2 <_fflush_r+0x3a>
 80097a8:	0599      	lsls	r1, r3, #22
 80097aa:	d402      	bmi.n	80097b2 <_fflush_r+0x3a>
 80097ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ae:	f7ff f85e 	bl	800886e <__retarget_lock_acquire_recursive>
 80097b2:	4628      	mov	r0, r5
 80097b4:	4621      	mov	r1, r4
 80097b6:	f7ff ff59 	bl	800966c <__sflush_r>
 80097ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097bc:	07da      	lsls	r2, r3, #31
 80097be:	4605      	mov	r5, r0
 80097c0:	d4e0      	bmi.n	8009784 <_fflush_r+0xc>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	059b      	lsls	r3, r3, #22
 80097c6:	d4dd      	bmi.n	8009784 <_fflush_r+0xc>
 80097c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ca:	f7ff f851 	bl	8008870 <__retarget_lock_release_recursive>
 80097ce:	e7d9      	b.n	8009784 <_fflush_r+0xc>
 80097d0:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <_fflush_r+0x70>)
 80097d2:	429c      	cmp	r4, r3
 80097d4:	d101      	bne.n	80097da <_fflush_r+0x62>
 80097d6:	68ac      	ldr	r4, [r5, #8]
 80097d8:	e7df      	b.n	800979a <_fflush_r+0x22>
 80097da:	4b04      	ldr	r3, [pc, #16]	; (80097ec <_fflush_r+0x74>)
 80097dc:	429c      	cmp	r4, r3
 80097de:	bf08      	it	eq
 80097e0:	68ec      	ldreq	r4, [r5, #12]
 80097e2:	e7da      	b.n	800979a <_fflush_r+0x22>
 80097e4:	08009bf8 	.word	0x08009bf8
 80097e8:	08009c18 	.word	0x08009c18
 80097ec:	08009bd8 	.word	0x08009bd8

080097f0 <fiprintf>:
 80097f0:	b40e      	push	{r1, r2, r3}
 80097f2:	b503      	push	{r0, r1, lr}
 80097f4:	4601      	mov	r1, r0
 80097f6:	ab03      	add	r3, sp, #12
 80097f8:	4805      	ldr	r0, [pc, #20]	; (8009810 <fiprintf+0x20>)
 80097fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80097fe:	6800      	ldr	r0, [r0, #0]
 8009800:	9301      	str	r3, [sp, #4]
 8009802:	f7ff fcaf 	bl	8009164 <_vfiprintf_r>
 8009806:	b002      	add	sp, #8
 8009808:	f85d eb04 	ldr.w	lr, [sp], #4
 800980c:	b003      	add	sp, #12
 800980e:	4770      	bx	lr
 8009810:	2000000c 	.word	0x2000000c

08009814 <_lseek_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4d07      	ldr	r5, [pc, #28]	; (8009834 <_lseek_r+0x20>)
 8009818:	4604      	mov	r4, r0
 800981a:	4608      	mov	r0, r1
 800981c:	4611      	mov	r1, r2
 800981e:	2200      	movs	r2, #0
 8009820:	602a      	str	r2, [r5, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	f7f8 feb4 	bl	8002590 <_lseek>
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	d102      	bne.n	8009832 <_lseek_r+0x1e>
 800982c:	682b      	ldr	r3, [r5, #0]
 800982e:	b103      	cbz	r3, 8009832 <_lseek_r+0x1e>
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	bd38      	pop	{r3, r4, r5, pc}
 8009834:	2000042c 	.word	0x2000042c

08009838 <__swhatbuf_r>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	460e      	mov	r6, r1
 800983c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009840:	2900      	cmp	r1, #0
 8009842:	b096      	sub	sp, #88	; 0x58
 8009844:	4614      	mov	r4, r2
 8009846:	461d      	mov	r5, r3
 8009848:	da07      	bge.n	800985a <__swhatbuf_r+0x22>
 800984a:	2300      	movs	r3, #0
 800984c:	602b      	str	r3, [r5, #0]
 800984e:	89b3      	ldrh	r3, [r6, #12]
 8009850:	061a      	lsls	r2, r3, #24
 8009852:	d410      	bmi.n	8009876 <__swhatbuf_r+0x3e>
 8009854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009858:	e00e      	b.n	8009878 <__swhatbuf_r+0x40>
 800985a:	466a      	mov	r2, sp
 800985c:	f000 f894 	bl	8009988 <_fstat_r>
 8009860:	2800      	cmp	r0, #0
 8009862:	dbf2      	blt.n	800984a <__swhatbuf_r+0x12>
 8009864:	9a01      	ldr	r2, [sp, #4]
 8009866:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800986a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800986e:	425a      	negs	r2, r3
 8009870:	415a      	adcs	r2, r3
 8009872:	602a      	str	r2, [r5, #0]
 8009874:	e7ee      	b.n	8009854 <__swhatbuf_r+0x1c>
 8009876:	2340      	movs	r3, #64	; 0x40
 8009878:	2000      	movs	r0, #0
 800987a:	6023      	str	r3, [r4, #0]
 800987c:	b016      	add	sp, #88	; 0x58
 800987e:	bd70      	pop	{r4, r5, r6, pc}

08009880 <__smakebuf_r>:
 8009880:	898b      	ldrh	r3, [r1, #12]
 8009882:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009884:	079d      	lsls	r5, r3, #30
 8009886:	4606      	mov	r6, r0
 8009888:	460c      	mov	r4, r1
 800988a:	d507      	bpl.n	800989c <__smakebuf_r+0x1c>
 800988c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	6123      	str	r3, [r4, #16]
 8009894:	2301      	movs	r3, #1
 8009896:	6163      	str	r3, [r4, #20]
 8009898:	b002      	add	sp, #8
 800989a:	bd70      	pop	{r4, r5, r6, pc}
 800989c:	ab01      	add	r3, sp, #4
 800989e:	466a      	mov	r2, sp
 80098a0:	f7ff ffca 	bl	8009838 <__swhatbuf_r>
 80098a4:	9900      	ldr	r1, [sp, #0]
 80098a6:	4605      	mov	r5, r0
 80098a8:	4630      	mov	r0, r6
 80098aa:	f7ff fbd7 	bl	800905c <_malloc_r>
 80098ae:	b948      	cbnz	r0, 80098c4 <__smakebuf_r+0x44>
 80098b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098b4:	059a      	lsls	r2, r3, #22
 80098b6:	d4ef      	bmi.n	8009898 <__smakebuf_r+0x18>
 80098b8:	f023 0303 	bic.w	r3, r3, #3
 80098bc:	f043 0302 	orr.w	r3, r3, #2
 80098c0:	81a3      	strh	r3, [r4, #12]
 80098c2:	e7e3      	b.n	800988c <__smakebuf_r+0xc>
 80098c4:	4b0d      	ldr	r3, [pc, #52]	; (80098fc <__smakebuf_r+0x7c>)
 80098c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	6020      	str	r0, [r4, #0]
 80098cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098d0:	81a3      	strh	r3, [r4, #12]
 80098d2:	9b00      	ldr	r3, [sp, #0]
 80098d4:	6163      	str	r3, [r4, #20]
 80098d6:	9b01      	ldr	r3, [sp, #4]
 80098d8:	6120      	str	r0, [r4, #16]
 80098da:	b15b      	cbz	r3, 80098f4 <__smakebuf_r+0x74>
 80098dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098e0:	4630      	mov	r0, r6
 80098e2:	f000 f863 	bl	80099ac <_isatty_r>
 80098e6:	b128      	cbz	r0, 80098f4 <__smakebuf_r+0x74>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f023 0303 	bic.w	r3, r3, #3
 80098ee:	f043 0301 	orr.w	r3, r3, #1
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	89a0      	ldrh	r0, [r4, #12]
 80098f6:	4305      	orrs	r5, r0
 80098f8:	81a5      	strh	r5, [r4, #12]
 80098fa:	e7cd      	b.n	8009898 <__smakebuf_r+0x18>
 80098fc:	080086c1 	.word	0x080086c1

08009900 <__ascii_mbtowc>:
 8009900:	b082      	sub	sp, #8
 8009902:	b901      	cbnz	r1, 8009906 <__ascii_mbtowc+0x6>
 8009904:	a901      	add	r1, sp, #4
 8009906:	b142      	cbz	r2, 800991a <__ascii_mbtowc+0x1a>
 8009908:	b14b      	cbz	r3, 800991e <__ascii_mbtowc+0x1e>
 800990a:	7813      	ldrb	r3, [r2, #0]
 800990c:	600b      	str	r3, [r1, #0]
 800990e:	7812      	ldrb	r2, [r2, #0]
 8009910:	1e10      	subs	r0, r2, #0
 8009912:	bf18      	it	ne
 8009914:	2001      	movne	r0, #1
 8009916:	b002      	add	sp, #8
 8009918:	4770      	bx	lr
 800991a:	4610      	mov	r0, r2
 800991c:	e7fb      	b.n	8009916 <__ascii_mbtowc+0x16>
 800991e:	f06f 0001 	mvn.w	r0, #1
 8009922:	e7f8      	b.n	8009916 <__ascii_mbtowc+0x16>

08009924 <__malloc_lock>:
 8009924:	4801      	ldr	r0, [pc, #4]	; (800992c <__malloc_lock+0x8>)
 8009926:	f7fe bfa2 	b.w	800886e <__retarget_lock_acquire_recursive>
 800992a:	bf00      	nop
 800992c:	20000424 	.word	0x20000424

08009930 <__malloc_unlock>:
 8009930:	4801      	ldr	r0, [pc, #4]	; (8009938 <__malloc_unlock+0x8>)
 8009932:	f7fe bf9d 	b.w	8008870 <__retarget_lock_release_recursive>
 8009936:	bf00      	nop
 8009938:	20000424 	.word	0x20000424

0800993c <_read_r>:
 800993c:	b538      	push	{r3, r4, r5, lr}
 800993e:	4d07      	ldr	r5, [pc, #28]	; (800995c <_read_r+0x20>)
 8009940:	4604      	mov	r4, r0
 8009942:	4608      	mov	r0, r1
 8009944:	4611      	mov	r1, r2
 8009946:	2200      	movs	r2, #0
 8009948:	602a      	str	r2, [r5, #0]
 800994a:	461a      	mov	r2, r3
 800994c:	f7f8 fdc0 	bl	80024d0 <_read>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d102      	bne.n	800995a <_read_r+0x1e>
 8009954:	682b      	ldr	r3, [r5, #0]
 8009956:	b103      	cbz	r3, 800995a <_read_r+0x1e>
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	bd38      	pop	{r3, r4, r5, pc}
 800995c:	2000042c 	.word	0x2000042c

08009960 <__ascii_wctomb>:
 8009960:	b149      	cbz	r1, 8009976 <__ascii_wctomb+0x16>
 8009962:	2aff      	cmp	r2, #255	; 0xff
 8009964:	bf85      	ittet	hi
 8009966:	238a      	movhi	r3, #138	; 0x8a
 8009968:	6003      	strhi	r3, [r0, #0]
 800996a:	700a      	strbls	r2, [r1, #0]
 800996c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009970:	bf98      	it	ls
 8009972:	2001      	movls	r0, #1
 8009974:	4770      	bx	lr
 8009976:	4608      	mov	r0, r1
 8009978:	4770      	bx	lr

0800997a <abort>:
 800997a:	b508      	push	{r3, lr}
 800997c:	2006      	movs	r0, #6
 800997e:	f000 f84d 	bl	8009a1c <raise>
 8009982:	2001      	movs	r0, #1
 8009984:	f7f8 fd9a 	bl	80024bc <_exit>

08009988 <_fstat_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	4d07      	ldr	r5, [pc, #28]	; (80099a8 <_fstat_r+0x20>)
 800998c:	2300      	movs	r3, #0
 800998e:	4604      	mov	r4, r0
 8009990:	4608      	mov	r0, r1
 8009992:	4611      	mov	r1, r2
 8009994:	602b      	str	r3, [r5, #0]
 8009996:	f7f8 fde0 	bl	800255a <_fstat>
 800999a:	1c43      	adds	r3, r0, #1
 800999c:	d102      	bne.n	80099a4 <_fstat_r+0x1c>
 800999e:	682b      	ldr	r3, [r5, #0]
 80099a0:	b103      	cbz	r3, 80099a4 <_fstat_r+0x1c>
 80099a2:	6023      	str	r3, [r4, #0]
 80099a4:	bd38      	pop	{r3, r4, r5, pc}
 80099a6:	bf00      	nop
 80099a8:	2000042c 	.word	0x2000042c

080099ac <_isatty_r>:
 80099ac:	b538      	push	{r3, r4, r5, lr}
 80099ae:	4d06      	ldr	r5, [pc, #24]	; (80099c8 <_isatty_r+0x1c>)
 80099b0:	2300      	movs	r3, #0
 80099b2:	4604      	mov	r4, r0
 80099b4:	4608      	mov	r0, r1
 80099b6:	602b      	str	r3, [r5, #0]
 80099b8:	f7f8 fddf 	bl	800257a <_isatty>
 80099bc:	1c43      	adds	r3, r0, #1
 80099be:	d102      	bne.n	80099c6 <_isatty_r+0x1a>
 80099c0:	682b      	ldr	r3, [r5, #0]
 80099c2:	b103      	cbz	r3, 80099c6 <_isatty_r+0x1a>
 80099c4:	6023      	str	r3, [r4, #0]
 80099c6:	bd38      	pop	{r3, r4, r5, pc}
 80099c8:	2000042c 	.word	0x2000042c

080099cc <_raise_r>:
 80099cc:	291f      	cmp	r1, #31
 80099ce:	b538      	push	{r3, r4, r5, lr}
 80099d0:	4604      	mov	r4, r0
 80099d2:	460d      	mov	r5, r1
 80099d4:	d904      	bls.n	80099e0 <_raise_r+0x14>
 80099d6:	2316      	movs	r3, #22
 80099d8:	6003      	str	r3, [r0, #0]
 80099da:	f04f 30ff 	mov.w	r0, #4294967295
 80099de:	bd38      	pop	{r3, r4, r5, pc}
 80099e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80099e2:	b112      	cbz	r2, 80099ea <_raise_r+0x1e>
 80099e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099e8:	b94b      	cbnz	r3, 80099fe <_raise_r+0x32>
 80099ea:	4620      	mov	r0, r4
 80099ec:	f000 f830 	bl	8009a50 <_getpid_r>
 80099f0:	462a      	mov	r2, r5
 80099f2:	4601      	mov	r1, r0
 80099f4:	4620      	mov	r0, r4
 80099f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099fa:	f000 b817 	b.w	8009a2c <_kill_r>
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d00a      	beq.n	8009a18 <_raise_r+0x4c>
 8009a02:	1c59      	adds	r1, r3, #1
 8009a04:	d103      	bne.n	8009a0e <_raise_r+0x42>
 8009a06:	2316      	movs	r3, #22
 8009a08:	6003      	str	r3, [r0, #0]
 8009a0a:	2001      	movs	r0, #1
 8009a0c:	e7e7      	b.n	80099de <_raise_r+0x12>
 8009a0e:	2400      	movs	r4, #0
 8009a10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a14:	4628      	mov	r0, r5
 8009a16:	4798      	blx	r3
 8009a18:	2000      	movs	r0, #0
 8009a1a:	e7e0      	b.n	80099de <_raise_r+0x12>

08009a1c <raise>:
 8009a1c:	4b02      	ldr	r3, [pc, #8]	; (8009a28 <raise+0xc>)
 8009a1e:	4601      	mov	r1, r0
 8009a20:	6818      	ldr	r0, [r3, #0]
 8009a22:	f7ff bfd3 	b.w	80099cc <_raise_r>
 8009a26:	bf00      	nop
 8009a28:	2000000c 	.word	0x2000000c

08009a2c <_kill_r>:
 8009a2c:	b538      	push	{r3, r4, r5, lr}
 8009a2e:	4d07      	ldr	r5, [pc, #28]	; (8009a4c <_kill_r+0x20>)
 8009a30:	2300      	movs	r3, #0
 8009a32:	4604      	mov	r4, r0
 8009a34:	4608      	mov	r0, r1
 8009a36:	4611      	mov	r1, r2
 8009a38:	602b      	str	r3, [r5, #0]
 8009a3a:	f7f8 fd2f 	bl	800249c <_kill>
 8009a3e:	1c43      	adds	r3, r0, #1
 8009a40:	d102      	bne.n	8009a48 <_kill_r+0x1c>
 8009a42:	682b      	ldr	r3, [r5, #0]
 8009a44:	b103      	cbz	r3, 8009a48 <_kill_r+0x1c>
 8009a46:	6023      	str	r3, [r4, #0]
 8009a48:	bd38      	pop	{r3, r4, r5, pc}
 8009a4a:	bf00      	nop
 8009a4c:	2000042c 	.word	0x2000042c

08009a50 <_getpid_r>:
 8009a50:	f7f8 bd1c 	b.w	800248c <_getpid>

08009a54 <_init>:
 8009a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a56:	bf00      	nop
 8009a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a5a:	bc08      	pop	{r3}
 8009a5c:	469e      	mov	lr, r3
 8009a5e:	4770      	bx	lr

08009a60 <_fini>:
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	bf00      	nop
 8009a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a66:	bc08      	pop	{r3}
 8009a68:	469e      	mov	lr, r3
 8009a6a:	4770      	bx	lr
