
*** Running vivado
    with args -log top_sha256_ctrl_axi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_sha256_ctrl_axi_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_sha256_ctrl_axi_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/sha256_ctrl_axi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top top_sha256_ctrl_axi_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3139963
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.477 ; gain = 0.000 ; free physical = 1694 ; free virtual = 49182
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_sha256_ctrl_axi_0' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_sha256_ctrl_axi_0/synth/top_sha256_ctrl_axi_0.vhd:82]
INFO: [Synth 8-3491] module 'sha256_ctrl_axi' declared at '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_ctrl_axi.vhd:8' bound to instance 'U0' of component 'sha256_ctrl_axi' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_sha256_ctrl_axi_0/synth/top_sha256_ctrl_axi_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sha256_ctrl_axi' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_ctrl_axi.vhd:35]
INFO: [Synth 8-638] synthesizing module 'sha256' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sha256_cu' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_cu.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sha256_cu' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_cu.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sha256_core' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_core.vhd:30]
INFO: [Synth 8-226] default block is never used [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_core.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sha256_exp_unit' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_exp_unit.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_exp_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sha256_exp_unit' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_exp_unit.vhd:21]
INFO: [Synth 8-638] synthesizing module 'csa' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/csa.vhd:18]
INFO: [Synth 8-638] synthesizing module 'fa' [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/fa.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'fa' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/fa.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'csa' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/csa.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sha256_core' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_core.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sha256' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_ctrl_axi.vhd:159]
INFO: [Synth 8-226] default block is never used [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_ctrl_axi.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'sha256_ctrl_axi' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ipshared/f96b/sha256_ctrl_axi.srcs/sources_1/imports/ds-2018/sha256/vhdl/sha256_ctrl_axi.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'top_sha256_ctrl_axi_0' (0#1) [/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.srcs/sources_1/bd/top/ip/top_sha256_ctrl_axi_0/synth/top_sha256_ctrl_axi_0.vhd:82]
WARNING: [Synth 8-7129] Port K_index[6] in module sha256_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[2] in module sha256_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[1] in module sha256_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[0] in module sha256_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[2] in module sha256_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[1] in module sha256_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[0] in module sha256_ctrl_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.477 ; gain = 0.000 ; free physical = 3630 ; free virtual = 51140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.477 ; gain = 0.000 ; free physical = 3622 ; free virtual = 51133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.477 ; gain = 0.000 ; free physical = 3622 ; free virtual = 51133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.477 ; gain = 0.000 ; free physical = 3611 ; free virtual = 51122
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.508 ; gain = 0.000 ; free physical = 3702 ; free virtual = 51228
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2961.508 ; gain = 0.000 ; free physical = 3701 ; free virtual = 51227
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3716 ; free virtual = 51234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3714 ; free virtual = 51231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3714 ; free virtual = 51231
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sha256_cu'
INFO: [Synth 8-802] inferred FSM for state register 'read_current_state_reg' in module 'sha256_ctrl_axi'
INFO: [Synth 8-802] inferred FSM for state register 'write_current_state_reg' in module 'sha256_ctrl_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                    init |                          0000010 |                              001
            compression1 |                          0000100 |                              010
            compression2 |                          0001000 |                              011
              wait_hash1 |                          0010000 |                              100
              wait_hash2 |                          0100000 |                              101
              hash_ready |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'sha256_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               read_idle |                               00 |                               00
                 reading |                               01 |                               01
              read_error |                               10 |                               11
        read_waiting_ack |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_current_state_reg' using encoding 'sequential' in module 'sha256_ctrl_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              write_idle |                              000 |                              000
             write_error |                              001 |                              010
          write_ro_error |                              010 |                              001
                 writing |                              011 |                              011
       write_waiting_ack |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_current_state_reg' using encoding 'sequential' in module 'sha256_ctrl_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3749 ; free virtual = 51269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 1     
	   6 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 96    
+---Registers : 
	               32 Bit    Registers := 39    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 15    
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 19    
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port K_index[6] in module sha256_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[2] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[1] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_arprot[0] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[2] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[1] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axi_awprot[0] in module top_sha256_ctrl_axi_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3217 ; free virtual = 50778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|sha256_core | K_constants[0] | 64x32         | LUT            | 
|sha256_core | K_constants[0] | 64x32         | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3913 ; free virtual = 51466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3901 ; free virtual = 51454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 3904 ; free virtual = 51457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6149 ; free virtual = 53702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6149 ; free virtual = 53702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6150 ; free virtual = 53703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6150 ; free virtual = 53703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6150 ; free virtual = 53703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6150 ; free virtual = 53703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_sha256_ctrl_axi_0 | U0/sha256_hw/dp/exp_unit/wi_ff_reg[5][31]  | 5      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|top_sha256_ctrl_axi_0 | U0/sha256_hw/dp/exp_unit/wi_ff_reg[13][31] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+----------------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |     2|
|3     |LUT2   |   146|
|4     |LUT3   |   433|
|5     |LUT4   |   193|
|6     |LUT5   |   219|
|7     |LUT6   |   359|
|8     |SRL16E |    64|
|9     |FDRE   |   807|
|10    |FDSE   |   153|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6150 ; free virtual = 53703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2961.508 ; gain = 0.000 ; free physical = 6193 ; free virtual = 53746
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6193 ; free virtual = 53746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2961.508 ; gain = 0.000 ; free physical = 6297 ; free virtual = 53850
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.508 ; gain = 0.000 ; free physical = 6368 ; free virtual = 53920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 830847c7
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2961.508 ; gain = 64.031 ; free physical = 6556 ; free virtual = 54109
INFO: [Common 17-1381] The checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/top_sha256_ctrl_axi_0_synth_1/top_sha256_ctrl_axi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_sha256_ctrl_axi_0, cache-ID = 5bc4b947af3fa46f
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mfaizan/isp_rtl/Sha256_Hw_Accelerator/Sha256_Hw_Accelerator/syn/top.runs/top_sha256_ctrl_axi_0_synth_1/top_sha256_ctrl_axi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_sha256_ctrl_axi_0_utilization_synth.rpt -pb top_sha256_ctrl_axi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 22:13:51 2024...
