Xavier Leroy, On-Card Bytecode Verification for Java Card, Proceedings of the International Conference on Research in Smart Cards: Smart Card Programming and Security, p.150-164, September 19-21, 2001
ZoltáN ÁDáM Mann , Anikó Szajkó, Average-case complexity of backtrack search for coloring sparse random graphs, Journal of Computer and System Sciences, v.79 n.8, p.1287-1301, December, 2013
John Lu , Keith D. Cooper, Register promotion in C programs, ACM SIGPLAN Notices, v.32 n.5, p.308-319, May 1997
Suhyun Kim , Soo-Mook Moon , Jinpyo Park , Kemal Ebcioğlu, Unroll-based register coalescing, Proceedings of the 14th international conference on Supercomputing, p.296-305, May 08-11, 2000, Santa Fe, New Mexico, United States
Sriraman Tallam , Rajiv Gupta, Bitwidth aware global register allocation, ACM SIGPLAN Notices, v.38 n.1, p.85-96, January 2003
Naohiro Ishii , Hiroaki Ogi , Tsubasa Mochizuki , Kazunori Iwata, Parallelism improvements of software pipelining by combining spilling with rematerialization, Proceedings of the 9th international conference on Knowledge-Based Intelligent Information and Engineering Systems, September 14-16, 2005, Melbourne, Australia
Weijia Li , Youtao Zhang , Jun Yang , Jiang Zheng, UCC: update-conscious compilation for energy efficiency in wireless sensor networks, ACM SIGPLAN Notices, v.42 n.6, June 2007
Atsushi Ohori, Register allocation by proof transformation, Proceedings of the 12th European conference on Programming, April 07-11, 2003, Warsaw, Poland
Christian Wimmer , Hanspeter Mössenböck, Optimized interval splitting in a linear scan register allocator, Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments, June 11-12, 2005, Chicago, IL, USA
Konstantinos Sagonas , Chris Stavrakakis , Yiannis Tsiouris, ErLLVM: an LLVM backend for Erlang, Proceedings of the eleventh ACM SIGPLAN workshop on Erlang workshop, September 14-14, 2012, Copenhagen, Denmark
Yoonseo Choi , Hwansoo Han, Optimal register reassignment for register stack overflow minimization, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.1, p.90-114, March 2006
Atsushi Ohori, Register allocation by proof transformation, Science of Computer Programming, v.50 n.1-3, p.161-187, March 2004
Xuejun Yang , Li Wang , Jingling Xue , Yu Deng , Ying Zhang, Comparability graph coloring for optimizing utilization of stream register files in stream processors, ACM SIGPLAN Notices, v.44 n.4, April 2009
Weiwei Wu , Minming Li , Wanyong Tian , Jason Chun Xue , Enhong Chen, Single and multiple device DSA problems, complexities and online algorithms, Theoretical Computer Science, 420, p.89-98, February, 2012
Gizem Sungu , Betul Boz, An Evolutionary Algorithm for Weighted Graph Coloring Problem, Proceedings of the Companion Publication of the 2015 on Genetic and Evolutionary Computation Conference, July 11-15, 2015, Madrid, Spain
Sreeranga P. Rajan , Masahiro Fujita , Ashok Sudarsanam , Sharad Malik, Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor, Proceedings of the seventh international workshop on Hardware/software codesign, p.2-6, March 1999, Rome, Italy
Sebastian Hack , Daniel Grund , Gerhard Goos, Register allocation for programs in SSA-Form, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria
Omri Traub , Glenn Holloway , Michael D. Smith, Quality and speed in linear-scan register allocation, ACM SIGPLAN Notices, v.33 n.5, p.142-151, May 1998
Kun Zhang , Tao Zhang , Santosh Pande, Binary translation to improve energy efficiency through post-pass register re-allocation, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy
Weijia Li , Youtao Zhang , Jun Yang , Jiang Zheng, Towards update-conscious compilation for energy-efficient code dissemination in WSNs, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.4, p.1-33, October 2009
Sid-Ahmed-Ali Touati , Frederic Brault , Karine Deschinkel , Benoît Dupont de Dinechin, Efficient Spilling Reduction for Software Pipelined Loops in Presence of Multiple Register Types in Embedded VLIW Processors, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.4, p.1-25, November 2011
Boubacar Diouf , Albert Cohen , Fabrice Rastello , John Cavazos, Split register allocation: linear complexity without the performance penalty, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy
Matthias Braun , Sebastian Hack, Register Spilling and Live-Range Splitting for SSA-Form Programs, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.174-189, March 22-29, 2009, York, UK
Li Wang , Xuejun Yang , Jingling Xue , Yu Deng , Xiaobo Yan , Tao Tang , Quan Hoang Nguyen, Optimizing scientific application loops on stream processors, ACM SIGPLAN Notices, v.43 n.7, July 2008
Daniel Grund , Sebastian Hack, A fast cutting-plane algorithm for optimal coalescing, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Bernhard Scholz , Erik Eckstein, Register allocation for irregular architectures, ACM SIGPLAN Notices, v.37 n.7, July 2002
Florian Brandner , Quentin Colombet, Elimination of parallel copies using code motion on data dependence graphs, Computer Languages, Systems and Structures, v.39 n.1, p.25-47, April, 2013
Reza Abbasian , Malek Mouhoub, An efficient hierarchical parallel genetic algorithm for graph coloring problem, Proceedings of the 13th annual conference on Genetic and evolutionary computation, July 12-16, 2011, Dublin, Ireland
Anjali Mahajan , M. S. Ali, Hybrid Evolutionary Algorithm for the Graph Coloring Register Allocation Problem for Embedded Systems, Transactions on Computational Science V: Special Issue on Cognitive Knowledge Representation, Springer-Verlag, Berlin, Heidelberg, 2009
Daniel Luna , Mikael Pettersson , Konstantinos Sagonas, Efficiently compiling a functional language on AMD64: the HiPE experience, Proceedings of the 7th ACM SIGPLAN international conference on Principles and practice of declarative programming, p.176-186, July 11-13, 2005, Lisbon, Portugal
Akira Koseki , Hideaki Komatsu , Toshio Nakatani, Preference-directed graph coloring, ACM SIGPLAN Notices, v.37 n.5, May 2002
Xiaotong Zhuang , Santosh Pande, Parallelizing load/stores on dual-bank memory embedded processors, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.3, p.613-657, August 2006
Michael Paleczny , Christopher Vick , Cliff Click, The java hotspotTMserver compiler, Proceedings of the 2001 Symposium on JavaTMVirtual Machine Research and Technology Symposium, p.1-1, April 23-24, 2001, Monterey, California
Dan Grossman , J. Gregory Morrisett, Scalable Certification for Typed Assembly Language, Selected papers from the Third International Workshop on Types in Compilation, p.117-146, September 21, 2000
Behnam Robatmili , Katherine Coons , Doug Burger , Kathryn S. Mckinley, Register Bank Assignment for Spatially Partitioned Processors, Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008
Lian Li , Hui Feng , Jingling Xue, Compiler-directed scratchpad memory management via graph coloring, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-17, September 2009
Deepankar Bairagi , Santosh Pande , Dharma P. Agrawal, A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors, Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.81-95, June 18, 2000
Ivan D. Baev, Techniques for Region-Based Register Allocation, Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization, p.147-156, March 22-25, 2009
Christian W. Probst , Andreas Gal , Michael Franz, Average case vs. worst case: margins of safety in system design, Proceedings of the 2005 workshop on New security paradigms, September 20-23, 2005, Lake Arrowhead, California
Erik Johansson , Konstantinos F. Sagonas, Linear Scan Register Allocation in a High-Performance Erlang Compiler, Proceedings of the 4th International Symposium on Practical Aspects of Declarative Languages, p.101-119, January 19-20, 2002
Christian Andersson, Register allocation by optimal graph coloring, Proceedings of the 12th international conference on Compiler construction, April 07-11, 2003, Warsaw, Poland
Hanspeter Mössenböck , Michael Pfeiffer, Linear Scan Register Allocation in the Context of SSA Form and Register Constraints, Proceedings of the 11th International Conference on Compiler Construction, p.229-246, April 08-12, 2002
Lang Hames , Bernhard Scholz, Nearly optimal register allocation with PBQP, Proceedings of the 7th joint conference on Modular Programming Languages, p.346-361, September 13-15, 2006, Oxford, UK
James D. Shuler , Henry R. Bauer, III, Look-ahead allocation in the presence of branches, Proceedings of the 1997 ACM symposium on Applied computing, p.504-508, April 1997, San Jose, California, USA
Kameswari V. Garigipati , Cindy Norris, Evaluating the use of profiling by a region-based register allocator, Proceedings of the 2002 ACM symposium on Applied computing, March 11-14, 2002, Madrid, Spain
Ashok Sudarsanam , Stan Liao , Srinivas Devadas, Analysis and evaluation of address arithmetic capabilities in custom DSP architectures, Proceedings of the 34th annual Design Automation Conference, p.287-292, June 09-13, 1997, Anaheim, California, USA
Dietmar Ebner , Bernhard Scholz , Andreas Krall, Progressive spill code placement, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France
Reza Abbasian , Malek Mouhoub, A hierarchical parallel genetic approach for the graph coloring problem, Applied Intelligence, v.39 n.3, p.510-528, October   2013
Sebastian Buchwald , Andreas Zwinkau , Thomas Bersch, SSA-based register allocation with PBQP, Proceedings of the 20th international conference on Compiler construction: part of the joint European conferences on theory and practice of software, March 26-April 03, 2011, Saarbrücken, Germany
Xuejun Yang , Li Wang , Jingling Xue , Qingbo Wu, Comparability Graph Coloring for Optimizing Utilization of Software-Managed Stream Register Files for Stream Processors, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.1, p.1-30, March 2012
Christopher Lupo , Kent D. Wilken, Post Register Allocation Spill Code Optimization, Proceedings of the International Symposium on Code Generation and Optimization, p.245-255, March 26-29, 2006
Preston Briggs, Register allocation, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Deepankar Bairagi , Santosh Pande , Dharma P. Agrawal, A Framework for Efficient Register Allocation through Selective Register Demotion, Selected Papers from the 5th International Workshop on Languages, Compilers, and Run-Time Systems for Scalable Computers, p.57-69, May 25-27, 2000
Lal George , Andrew W. Appel, Iterated register coalescing, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.3, p.300-324, May 1996
Sebastian Hack , Gerhard Goos, Copy coalescing by graph recoloring, ACM SIGPLAN Notices, v.43 n.6, June 2008
Rajkishore Barik , Vivek Sarkar, Enhanced bitwidth-aware register allocation, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria
Keith D. Cooper , Philip J. Schielke , Devika Subramanian, Optimizing for reduced code space using genetic algorithms, ACM SIGPLAN Notices, v.34 n.7, p.1-9, July 1999
Daniel Luna , Mikael Pettersson , Konstantinos Sagonas, HiPE on AMD64, Proceedings of the 2004 ACM SIGPLAN workshop on Erlang, p.38-47, September 22-22, 2004, Snowbird, Utah, USA
Max Hailperin, Comparing conservative coalescing criteria, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.3, p.571-582, May 2005
K. Vasanta Lakshmi , Deepak Sreedhar , Easwaran Raman , Priti Shankar, Integrating a new cluster assignment and scheduling algorithm into an experimental retargetable code generation framework, Proceedings of the 12th international conference on High Performance Computing, December 18-21, 2005, Goa, India
Dingchao Li , Yuji Iwahori , Tatsuya Hayashi , Naohiro Ishii, A Spill Code Placement Framework for Code Scheduling, Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing, p.263-274, August 07-09, 1998
Gerolf F. Hoflehner, Strategies for predicate-aware register allocation, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus
Rajkishore Barik , Christian Grothoff , Rahul Gupta , Vinayaka Pandit , Raghavendra Udupa, Optimal bitwise register allocation using integer linear programming, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Florent Bouchez , Alain Darte , Christophe Guillon , Fabrice Rastello, Register allocation: what does the NP-completeness proof of Chaitin et al. really prove? or revisiting register allocation: why and how, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Hiroshi Yamauchi , Jan Vitek, Combining offline and online optimizations: register allocation and method inlining, Proceedings of the 4th Asian conference on Programming Languages and Systems, November 08-10, 2006, Sydney, Australia
Lal George , Andrew W. Appel, Iterated register coalescing, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.208-218, January 21-24, 1996, St. Petersburg Beach, Florida, USA
Andrew W. Appel , Lal George, Optimal spilling for CISC machines with few registers, ACM SIGPLAN Notices, v.36 n.5, p.243-253, May 2001
Ivan D. Baev , Richard E. Hank , David H. Gross, Prematerialization: reducing register pressure for free, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA
Jinpyo Park , Je-Hyung Lee , Soo-Mook Moon, Register Allocation for Banked Register File, ACM SIGPLAN Notices, v.36 n.8, p.39-47, Aug. 2001
Liu Yang , Sun Chan , G. R. Gao , Roy Ju , Guei-Yuan Lueh , Zhaoqing Zhang, Inter-procedural stacked register allocation for itanium® like architecture, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
Yuqiang Huang , Bruce R. Childers , Mary Lou Soffa, Catching and identifying bugs in register allocation, Proceedings of the 13th international conference on Static Analysis, August 29-31, 2006, Seoul, Korea
Ashok Sudarsanam , Sharad Malik , Masahiro Fujita, A retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimizaton library, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Olivier Morandi , Fulvio Risso , Pierluigi Rolando , Silvio Valenti , Paolo Veglia, Creating portable and efficient packet processing applications, Design Automation for Embedded Systems, v.15 n.1, p.51-85, March     2011
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation via coloring of chordal graphs, Proceedings of the Third Asian conference on Programming Languages and Systems, November 02-05, 2005, Tsukuba, Japan
Philip Brisk , Ajay Kumar Verma , Paolo Ienne, An optimistic and conservative register assignment heuristic for chordal graphs, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Christian Wimmer , Michael Franz, Linear scan register allocation on SSA form, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada
Dibyendu Das , B. Dupont De Dinechin , Ramakrishna Upadrasta, Efficient liveness computation using merge sets and DJ-graphs, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-18, January 2012
Douglas E. Carroll , Adam Meyerson , Brian Tagiku, Approximations for Aligned Coloring and Spillage Minimization in Interval and Chordal Graphs, Proceedings of the 12th International Workshop and 13th International Workshop on Approximation, Randomization, and Combinatorial Optimization. Algorithms and Techniques, August 21-23, 2009, Berkeley, CA
Sathyanarayanan Thammanur , Santosh Pande, A fast, memory-efficient register allocation framework for embedded systems, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.6, p.938-974, November 2004
Keith D. Cooper , Anshuman Dasgupta , Jason Eckhardt, Revisiting graph coloring register allocation: a study of the chaitin-briggs and callahan-koblenz algorithms, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.1-16, October 20-22, 2005, Hawthorne, NY
Jinpyo Park , Soo-Mook Moon, Optimistic register coalescing, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.4, p.735-765, July 2004
Thomas Zeitlhofer , Bernhard Wess, List-coloring of interval graphs with application to register assignment for heterogeneous register-set architectures, Signal Processing, v.83 n.7, p.1411-1425, July 2003
Bjorn De Sutter , Paul Coene , Tom Vander Aa , Bingfeng Mei, Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays, ACM SIGPLAN Notices, v.43 n.7, July 2008
Michael D. Smith , Norman Ramsey , Glenn Holloway, A generalized algorithm for graph-coloring register allocation, ACM SIGPLAN Notices, v.39 n.6, May 2004
Lian Li , Lin Gao , Jingling Xue, Memory Coloring: A Compiler Approach for Scratchpad Memory Management, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.329-338, September 17-21, 2005
Ashok Sudarsanam , Sharad Malik , Masahiro Fujita, A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library, Design Automation for Embedded Systems, v.4 n.2-3, p.187-206, March     1999
John Cavazos , J. Eliot B. Moss , Michael F. P. O'Boyle, Hybrid optimizations: which optimization algorithm to use?, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria
William C. Kreahling , Cindy Norris, Profile assisted register allocation, Proceedings of the 2000 ACM symposium on Applied computing, p.774-781, March 2000, Como, Italy
Philip Brisk , Ajay K. Verma , Paolo Ienne, Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
V. Krishna Nandivada , Jens Palsberg, SARA: combining stack allocation and register allocation, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria
Jian Wang , Andreas Krall , M. Anton Ertl , Christine Eisenbeis, Software pipelining with register allocation and spilling, Proceedings of the 27th annual international symposium on Microarchitecture, p.95-99, November 30-December 02, 1994, San Jose, California, United States
Yunhe Shi , Kevin Casey , M. Anton Ertl , David Gregg, Virtual machine showdown: Stack versus registers, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-36, January 2008
Erik Johansson , Mikael Pettersson , Konstantinos Sagonas, A high performance Erlang system, Proceedings of the 2nd ACM SIGPLAN international conference on Principles and practice of declarative programming, p.32-43, September 20-23, 2000, Montreal, Quebec, Canada
Rei Odaira , Takuya Nakaike , Tatsushi Inagaki , Hideaki Komatsu , Toshio Nakatani, Coloring-based coalescing for graph coloring register allocation, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada
Fang Lu , Lei Wang , Xiaobing Feng , Zhiyuan Li , Zhaoqing Zhang, Exploiting idle register classes for fast spill destination, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Register Constrained Modulo Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.15 n.5, p.417-430, May 2004
Changqing Fu , Kent Wilken, A faster optimal register allocator, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Ramaswamy Govindarajan , H. Yang , Chihong Zhang , José N. Amaral , Guang R. Gao, Minimum Register Instruction Sequence Problem: Revisiting Optimal Code Generation for DAGs, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.26, April 23-27, 2001
Massimiliano Poletto , Vivek Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.895-913, Sept. 1999
David J. Kolson , Alexandru Nicolau , Nikil D. Dutt, Copy Elimination for Parallelizing Compilers, Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing, p.275-289, August 07-09, 1998
Josef Eisl, Trace register allocation, Companion Proceedings of the 2015 ACM SIGPLAN International Conference on Systems, Programming, Languages and Applications: Software for Humanity, October 25-30, 2015, Pittsburgh, PA, USA
David Koes , Seth Copen Goldstein, A Progressive Register Allocator for Irregular Architectures, Proceedings of the international symposium on Code generation and optimization, p.269-280, March 20-23, 2005
Nikita Bhardwaj , Maximilian Senftleben , Klaus Schneider, Abacus: A Processor Family for Education, Proceedings of the WESE'14: Workshop on Embedded and Cyber-Physical Systems Education, p.1-8, October 12-17, 2014, New Delhi, India
Philip Brisk , Ajay K. Verma , Paolo Ienne, Optimistic chordal coloring: a coalescing heuristic for SSA form programs, Design Automation for Embedded Systems, v.13 n.1-2, p.115-137, June      2009
Xuemeng Zhang , Hui Wu , Haiyan Sun , Jingling Xue, Lifetime holes aware register allocation for clustered VLIW processors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Alexandros Papakonstantinou , Deming Chen , Wen-Mei Hwu , Jason Cong , Yun Liang, Throughput-oriented kernel porting onto FPGAs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
Keith D. Cooper , Anshuman Dasgupta, Tailoring Graph-coloring Register Allocation For Runtime Compilation, Proceedings of the International Symposium on Code Generation and Optimization, p.39-49, March 26-29, 2006
Tao Zhang , Xiaotong Zhuang , Santosh Pande, Compiler Optimizations to Reduce Security Overhead, Proceedings of the International Symposium on Code Generation and Optimization, p.346-357, March 26-29, 2006
Manish Verma , Peter Marwedel, Overlay techniques for scratchpad memories in low power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.8, p.802-815, August 2006
David Ryan Koes , Seth Copen Goldstein, Register allocation deconstructed, Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems, April 23-24, 2009, Nice, France
André L. C. Tavares , Quentin Colombet , Mariza A. S. Bigonha , Christophe Guillon , Fernando M. Q. Pereira , Fabrice Rastello, Decoupled graph-coloring register allocation with hierarchical aliasing, Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems, June 27-28, 2011, St. Goar, Germany
Steven Bashford , Rainer Leupers, Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths, Design Automation for Embedded Systems, v.4 n.2-3, p.119-165, March     1999
V. Krishna Nandivada , Rajkishore Barik, Improved bitwidth-aware variable packing, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.3, p.1-22, September 2013
Raymond Hayes , Guillermo Loyola , Curtis Abbott , Henry Massalin, MicroUnity Software Development Environment, Proceedings of the 41st IEEE International Computer Conference, p.341, February 25-28, 1996
Florent Bouchez , Alain Darte , Fabrice Rastello, On the Complexity of Register Coalescing, Proceedings of the International Symposium on Code Generation and Optimization, p.102-114, March 11-14, 2007
Josep Llosa , Mateo Valero , Eduard Ayguadé, Heuristics for register-constrained software pipelining, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.250-261, December 02-04, 1996, Paris, France
Martin Farach , Vincenzo Liberatore, On local register allocation, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.564-573, January 25-27, 1998, San Francisco, California, United States
Sandrine Blazy , Benoît Robillard , Andrew W. Appel, Formal verification of coalescing graph-coloring register allocation, Proceedings of the 19th European conference on Programming Languages and Systems, p.145-164, March 20-28, 2010, Paphos, Cyprus
Florent Bouchez , Alain Darte , Fabrice Rastello, Advanced conservative and optimistic register coalescing, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, MIRS: modulo scheduling with integrated register spilling, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.239-253, August 01-03, 2001, Cumberland Falls, KY, USA
Wen-Tsong Shiue, Retargetable compilation for low power, Proceedings of the ninth international symposium on Hardware/software codesign, p.254-259, April 2001, Copenhagen, Denmark
R. Govindarajan , Hongbo Yang , José Nelson Amaral , Chihong Zhang , Guang R. Gao, Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures, IEEE Transactions on Computers, v.52 n.1, p.4-20, January 2003
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Improved spill code generation for software pipelined loops, ACM SIGPLAN Notices, v.35 n.5, p.134-144, May 2000
Yuqiang Huang , Bruce R. Childers , Mary Lou Soffa, Detecting bugs in register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.32 n.4, p.1-36, April 2010
Fernando Magno Quintão Pereira , Jens Palsberg, Punctual coalescing, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus
Fabrice Rastello , Boubacar Diouf , Albert Cohen, A polynomial spilling heuristic: Layered allocation, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), p.1-10, February 23-27, 2013
Keith D. Cooper , L. Taylor Simpson , Christopher A. Vick, Operator strength reduction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.23 n.5, p.603-625, September 2001
David Ryan Koes , Seth Copen Goldstein, A global progressive register allocator, ACM SIGPLAN Notices, v.41 n.6, June 2006
Matthias Jacob , Keith H. Randall, Cross-Architectural Performance Portability of a Java Virtual Machine Implementation, Proceedings of the 2nd Java Virtual Machine Research and Technology Symposium, p.79-89, August 01-02, 2002
Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning, International Journal of Parallel Programming, v.27 n.5, p.327-356, Oct. 1999
Woohyung Chun , Sungroh Yoon , Sangjin Hong, Energy-aware interconnect resource reduction through buffer access manipulation for data-centric applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.5, p.818-831, May 2011
Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Rajkishore Barik , Jisheng Zhao , Vivek Sarkar, A decoupled non-SSA global register allocation using bipartite liveness graphs, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-24, December 2013
Manuel Mohr , Artjom Grudnitsky , Tobias Modschiedler , Lars Bauer , Sebastian Hack , Jörg Henkel, Hardware acceleration for programs in SSA form, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Todd T. Hahn , Eric Stotzer , Dineel Sule , Mike Asal, Compilation strategies for reducing code size on a VLIW processor with variable length instructions, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Wolfram Amme , Jeffery von Ronne , Michael Franz, SSA-based mobile code: Implementation and empirical evaluation, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.2, p.13-es, June 2007
Thomas Kotzmann , Christian Wimmer , Hanspeter Mössenböck , Thomas Rodriguez , Kenneth Russell , David Cox, Design of the Java HotSpot™ client compiler for Java 6, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.1, p.1-32, May 2008
Quentin Colombet , Benoit Boissinot , Philip Brisk , Sebastian Hack , Fabrice Rastello, Graph-coloring and treescan register allocation using repairing, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan
Ioana Cutcutache , Weng-Fai Wong, Fast, frequency-based, integrated register allocation and instruction scheduling, Software—Practice & Experience, v.38 n.11, p.1105-1126, September 2008
Jay Bharadwaj , William Y. Chen , Weihaw Chuang , Gerolf Hoflehner , Kishore Menezes , Kalyan Muthukumar , Jim Pierce, The Intel IA-64 Compiler Code Generator, IEEE Micro, v.20 n.5, p.44-53, September 2000
Jongeun Lee , Aviral Shrivastava, A compiler-microarchitecture hybrid approach to soft error reduction for register files, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1018-1027, July 2010
Jongeun Lee , Aviral Shrivastava, Compiler-managed register file protection for energy-efficient soft error reduction, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Matthias Braun , Christoph Mallon , Sebastian Hack, Preference-Guided register assignment, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus
Suhyun Kim , Soo-Mook Moon , Jinpyo Park , HanSaem Yun, Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.85-99, August 04-06, 1999
Suhyun Kim , Soo-Mook Moon , Jinpyo Park , Kemal Ebcioglu, Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling, IEEE Transactions on Computers, v.51 n.9, p.977-994, September 2002
Olivier Morandi , Fulvio Risso , Silvio Valenti , Paolo Veglia, Design and implementation of a framework for creating portable and efficient packet-processing applications, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA
Minwook Ahn , Yunheung Paek, Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Tao Zhang , Xiaotong Zhuang , Santosh Pande, Building Intrusion-Tolerant Secure Software, Proceedings of the international symposium on Code generation and optimization, p.255-266, March 20-23, 2005
Xavier Leroy, Bytecode verification on Java smart cards, Software—Practice & Experience, v.32 n.4, p.319-340, 10 April 2002
Xue-Jun Yang , Yu Deng , Li Wang , Xiao-Bo Yan , Jing Du , Ying Zhang , Gui-Bin Wang , Tao Tang, SRF coloring: stream register file allocation via graph coloring, Journal of Computer Science and Technology, v.24 n.1, p.152-164, January 2009
T. Suganuma , T. Ogasawara , K. Kawachiya , M. Takeuchi , K. Ishizaki , A. Koseki , T. Inagaki , T. Yasue , M. Kawahito , T. Onodera , H. Komatsu , T. Nakatani, Evolution of a java just-in-time compiler for IA-32 platforms, IBM Journal of Research and Development, v.48 n.5/6, p.767-795, September/November 2004
Cesar J. Philippidis , Weijia Shang, On minimizing register usage of linearly scheduled algorithms with uniform dependencies, Computer Languages, Systems and Structures, v.36 n.3, p.250-267, October, 2010
Chia-Han Lu , Wen-Li Shih , Chung-Ju Wu , Jenq Kuen Lee, Achieving spilling-friendly register file assignment for highly distributed register files, The Journal of Supercomputing, v.69 n.3, p.1342-1362, September 2014
Ashok Sudarsanam , Stan Liao , Srinivas Devadas, Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures, Design Automation for Embedded Systems, v.4 n.1, p.5-22, January   1999
Ashok Sudarsanam , Sharad Malik , Steve Tjiang , Stan Liao, Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis, Design Automation for Embedded Systems, v.4 n.1, p.41-59, January   1999
Benoit Boissinot , Alain Darte , Fabrice Rastello , Benoit Dupont de Dinechin , Christophe Guillon, Revisiting Out-of-SSA Translation for Correctness, Code Quality and Efficiency, Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization, p.114-125, March 22-25, 2009
Philip Brisk , Ajay K. Verma , Paolo Ienne, An optimal linear-time algorithm for interprocedural register allocation in high level synthesis using SSA form, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1096-1109, July 2010
M. Sh. Levin, Combinatorial optimization in system configuration design, Automation and Remote Control, v.70 n.3, p.519-561, March     2009
Keith Cooper , Linda Torczon, Engineering a Compiler: International Student Edition, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
