// Seed: 3250984851
module module_0 (
    output wand id_0,
    output uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply0 id_4
);
  logic id_6;
  logic [1  -  -1 'b0 : -1] id_7;
  logic id_8, id_9;
  assign id_3 = id_9;
  module_2 modCall_1 (
      id_8,
      id_9
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
