Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: decrypt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decrypt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decrypt"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : decrypt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mos28\Documents\xilinx proj\lab7\srom.vhd" into library work
Parsing package <srom>.
Parsing package body <srom>.
Parsing VHDL file "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" into library work
Parsing entity <decrypt>.
Parsing architecture <Behavioral> of entity <decrypt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <decrypt> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 140: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 141: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 145: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 146: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 150: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 151: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 155: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 156: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 160: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 161: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 165: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 166: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 170: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 171: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 175: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 176: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 180: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 181: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 185: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 186: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 190: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 191: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 195: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 196: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 200: rom should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd" Line 201: rom should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <decrypt>.
    Related source file is "C:\Users\mos28\Documents\xilinx proj\lab7\decrypt.vhd".
    Found 4-bit register for signal <pr_st>.
    Found 32-bit register for signal <aSig>.
    Found 32-bit register for signal <bSig>.
    Found 64-bit register for signal <dout>.
    Found finite state machine <FSM_0> for signal <pr_st>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wt                                             |
    | Power Up State     | wt                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <bSub> created at line 60.
    Found 32-bit subtractor for signal <aSub> created at line 59.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[31]_Mux_4_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[30]_Mux_6_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[29]_Mux_8_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[28]_Mux_10_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[27]_Mux_12_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[26]_Mux_14_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[25]_Mux_16_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[24]_Mux_18_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[23]_Mux_20_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[22]_Mux_22_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[21]_Mux_24_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[20]_Mux_26_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[19]_Mux_28_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[18]_Mux_30_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[17]_Mux_32_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[16]_Mux_34_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[15]_Mux_36_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[14]_Mux_38_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[13]_Mux_40_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[12]_Mux_42_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[11]_Mux_44_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[10]_Mux_46_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[9]_Mux_48_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[8]_Mux_50_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[7]_Mux_52_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[6]_Mux_54_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[5]_Mux_56_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[4]_Mux_58_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[3]_Mux_60_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[2]_Mux_62_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[1]_Mux_64_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sEvn[0]_Mux_66_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[31]_Mux_68_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[30]_Mux_70_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[29]_Mux_72_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[28]_Mux_74_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[27]_Mux_76_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[26]_Mux_78_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[25]_Mux_80_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[24]_Mux_82_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[23]_Mux_84_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[22]_Mux_86_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[21]_Mux_88_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[20]_Mux_90_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[19]_Mux_92_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[18]_Mux_94_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[17]_Mux_96_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[16]_Mux_98_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[15]_Mux_100_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[14]_Mux_102_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[13]_Mux_104_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[12]_Mux_106_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[11]_Mux_108_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[10]_Mux_110_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[9]_Mux_112_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[8]_Mux_114_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[7]_Mux_116_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[6]_Mux_118_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[5]_Mux_120_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[4]_Mux_122_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[3]_Mux_124_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[2]_Mux_126_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[1]_Mux_128_o> created at line 123.
    Found 1-bit 13-to-1 multiplexer for signal <pr_st[3]_sOdd[0]_Mux_130_o> created at line 123.
    Found 32-bit 32-to-1 multiplexer for signal <bRs> created at line 275.
    Found 32-bit 32-to-1 multiplexer for signal <aRs> created at line 309.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sEvn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sOdd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  64 Latch(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <decrypt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Registers                                            : 2
 64-bit register                                       : 2
# Latches                                              : 64
 1-bit latch                                           : 64
# Multiplexers                                         : 70
 1-bit 13-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 32-to-1 multiplexer                            : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 70
 1-bit 13-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 32-to-1 multiplexer                            : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pr_st[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 wt    | 0000
 lo    | 0001
 s0    | 0010
 s1    | 0011
 s2    | 0100
 s3    | 0101
 s4    | 0110
 s5    | 0111
 s6    | 1000
 s7    | 1001
 s8    | 1010
 s9    | 1011
 s10   | 1100
 s11   | 1101
 s12   | 1110
 dn    | 1111
-------------------

Optimizing unit <decrypt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block decrypt, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : decrypt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 812
#      INV                         : 2
#      LUT2                        : 65
#      LUT3                        : 65
#      LUT4                        : 73
#      LUT5                        : 66
#      LUT6                        : 414
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 196
#      FD                          : 64
#      FDC                         : 4
#      FDE                         : 64
#      LD                          : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 962
#      IBUF                        : 897
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             196  out of  126800     0%  
 Number of Slice LUTs:                  685  out of  63400     1%  
    Number used as Logic:               685  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    727
   Number with an unused Flip Flop:     531  out of    727    73%  
   Number with an unused LUT:            42  out of    727     5%  
   Number of fully used LUT-FF pairs:   154  out of    727    21%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         963
 Number of bonded IOBs:                 963  out of    210   458% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
pr_st[3]_GND_7_o_Mux_5_o(pr_st_pr_st[3]_GND_7_o_Mux_5_o1:O)| BUFG(*)(sEvn_29)       | 64    |
clk                                                        | BUFGP                  | 132   |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.348ns (Maximum Frequency: 186.997MHz)
   Minimum input arrival time before clock: 3.051ns
   Maximum output required time after clock: 1.523ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.348ns (frequency: 186.997MHz)
  Total number of paths / destination ports: 820386 / 196
-------------------------------------------------------------------------
Delay:               5.348ns (Levels of Logic = 28)
  Source:            bSig_0 (FF)
  Destination:       aSig_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bSig_0 to aSig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  bSig_0 (bSig_0)
     LUT2:I1->O            1   0.097   0.000  Msub_bSub_lut<0> (Msub_bSub_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Msub_bSub_cy<0> (Msub_bSub_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<1> (Msub_bSub_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<2> (Msub_bSub_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<3> (Msub_bSub_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<4> (Msub_bSub_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<5> (Msub_bSub_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<6> (Msub_bSub_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<7> (Msub_bSub_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<8> (Msub_bSub_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<9> (Msub_bSub_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<10> (Msub_bSub_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<11> (Msub_bSub_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<12> (Msub_bSub_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<13> (Msub_bSub_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<14> (Msub_bSub_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<15> (Msub_bSub_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<16> (Msub_bSub_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<17> (Msub_bSub_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<18> (Msub_bSub_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_bSub_cy<19> (Msub_bSub_cy<19>)
     XORCY:CI->O           5   0.370   0.575  Msub_bSub_xor<20> (bSub<20>)
     LUT6:I2->O            4   0.097   0.525  aSig,bSig<33>111 (aSig,bSig<33>_mmx_out19)
     LUT6:I3->O            2   0.097   0.299  aSig,bSig<35>211 (aSig,bSig<35>_mmx_out28)
     LUT6:I5->O           34   0.097   0.486  Mmux_bNxt111 (bNxt<0>)
     LUT6:I4->O            4   0.097   0.570  bNxt<1>32 (bNxt<1>_mmx_out)
     LUT6:I2->O            2   0.097   0.383  bNxt<3>1 (bNxt<3>_mmx_out)
     LUT6:I4->O            1   0.097   0.000  Mmux_aNxt111 (aNxt<0>)
     FD:D                      0.008          aSig_0
    ----------------------------------------
    Total                      5.348ns (2.208ns logic, 3.140ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pr_st[3]_GND_7_o_Mux_5_o'
  Total number of paths / destination ports: 832 / 64
-------------------------------------------------------------------------
Offset:              1.308ns (Levels of Logic = 3)
  Source:            rom<16><29> (PAD)
  Destination:       sEvn_29 (LATCH)
  Destination Clock: pr_st[3]_GND_7_o_Mux_5_o falling

  Data Path: rom<16><29> to sEvn_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.556  rom_16__29_IBUF (rom_16__29_IBUF)
     LUT6:I2->O            1   0.097   0.556  Mmux_pr_st[3]_sEvn[29]_Mux_8_o_7 (Mmux_pr_st[3]_sEvn[29]_Mux_8_o_7)
     LUT6:I2->O            1   0.097   0.000  pr_st<3>210 (pr_st[3]_sEvn[29]_Mux_8_o)
     LD:D                     -0.028          sEvn_29
    ----------------------------------------
    Total                      1.308ns (0.195ns logic, 1.113ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1451 / 68
-------------------------------------------------------------------------
Offset:              3.051ns (Levels of Logic = 6)
  Source:            din<0> (PAD)
  Destination:       aSig_0 (FF)
  Destination Clock: clk rising

  Data Path: din<0> to aSig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.561  din_0_IBUF (din_0_IBUF)
     LUT4:I0->O            1   0.097   0.556  Mmux_bNxt110_SW1 (N101)
     LUT6:I2->O           34   0.097   0.486  Mmux_bNxt111 (bNxt<0>)
     LUT6:I4->O            4   0.097   0.570  bNxt<1>32 (bNxt<1>_mmx_out)
     LUT6:I2->O            2   0.097   0.383  bNxt<3>1 (bNxt<3>_mmx_out)
     LUT6:I4->O            1   0.097   0.000  Mmux_aNxt111 (aNxt<0>)
     FD:D                      0.008          aSig_0
    ----------------------------------------
    Total                      3.051ns (0.494ns logic, 2.557ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 68 / 65
-------------------------------------------------------------------------
Offset:              1.523ns (Levels of Logic = 2)
  Source:            pr_st_FSM_FFd1 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: pr_st_FSM_FFd1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            101   0.361   0.674  pr_st_FSM_FFd1 (pr_st_FSM_FFd1)
     LUT4:I0->O           65   0.097   0.391  pr_st_done1 (done_OBUF)
     OBUF:I->O                 0.000          done_OBUF (done)
    ----------------------------------------
    Total                      1.523ns (0.458ns logic, 1.065ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.348|         |         |         |
pr_st[3]_GND_7_o_Mux_5_o|         |    5.538|         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pr_st[3]_GND_7_o_Mux_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.942|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.42 secs
 
--> 

Total memory usage is 431680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    0 (   0 filtered)

