{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554347003752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554347003761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 00:03:23 2019 " "Processing started: Thu Apr 04 00:03:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554347003761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347003761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347003761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554347005250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554347005250 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Problema1Qsys.qsys " "Elaborating Platform Designer system entity \"Problema1Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347022491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:50 Progress: Loading Problema1/Problema1Qsys.qsys " "2019.04.04.00:03:50 Progress: Loading Problema1/Problema1Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347030114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Reading input file " "2019.04.04.00:03:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Adding Botoes \[altera_avalon_pio 18.1\] " "2019.04.04.00:03:51 Progress: Adding Botoes \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Parameterizing module Botoes " "2019.04.04.00:03:51 Progress: Parameterizing module Botoes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2019.04.04.00:03:51 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Parameterizing module LEDs " "2019.04.04.00:03:51 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:51 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.04.04.00:03:51 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347031648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Parameterizing module clk_0 " "2019.04.04.00:03:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.04.04.00:03:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Parameterizing module jtag_uart_0 " "2019.04.04.00:03:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.04.04.00:03:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Parameterizing module nios2_gen2_0 " "2019.04.04.00:03:53 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.04.04.00:03:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Parameterizing module onchip_memory2_0 " "2019.04.04.00:03:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:53 Progress: Building connections " "2019.04.04.00:03:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347033939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:54 Progress: Parameterizing connections " "2019.04.04.00:03:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347034039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:54 Progress: Validating " "2019.04.04.00:03:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347034041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.04.00:03:56 Progress: Done reading input file " "2019.04.04.00:03:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347036401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Problema1Qsys.Botoes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Problema1Qsys.Botoes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347038042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Problema1Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Problema1Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347038042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Problema1Qsys: Generating Problema1Qsys \"Problema1Qsys\" for QUARTUS_SYNTH " "Problema1Qsys: Generating Problema1Qsys \"Problema1Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347039430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botoes: Starting RTL generation for module 'Problema1Qsys_Botoes' " "Botoes: Starting RTL generation for module 'Problema1Qsys_Botoes'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botoes:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Problema1Qsys_Botoes --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0002_Botoes_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0002_Botoes_gen//Problema1Qsys_Botoes_component_configuration.pl  --do_build_sim=0  \] " "Botoes:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Problema1Qsys_Botoes --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0002_Botoes_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0002_Botoes_gen//Problema1Qsys_Botoes_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botoes: Done RTL generation for module 'Problema1Qsys_Botoes' " "Botoes: Done RTL generation for module 'Problema1Qsys_Botoes'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botoes: \"Problema1Qsys\" instantiated altera_avalon_pio \"Botoes\" " "Botoes: \"Problema1Qsys\" instantiated altera_avalon_pio \"Botoes\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Problema1Qsys_LEDs' " "LEDs: Starting RTL generation for module 'Problema1Qsys_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Problema1Qsys_LEDs --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0003_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0003_LEDs_gen//Problema1Qsys_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Problema1Qsys_LEDs --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0003_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0003_LEDs_gen//Problema1Qsys_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347048650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Problema1Qsys_LEDs' " "LEDs: Done RTL generation for module 'Problema1Qsys_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Problema1Qsys\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Problema1Qsys\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'Problema1Qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'Problema1Qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Problema1Qsys_jtag_uart_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0004_jtag_uart_0_gen//Problema1Qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Problema1Qsys_jtag_uart_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0004_jtag_uart_0_gen//Problema1Qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'Problema1Qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'Problema1Qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"Problema1Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"Problema1Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347049730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"Problema1Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"Problema1Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347050654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Problema1Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Problema1Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347050690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Problema1Qsys_onchip_memory2_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0005_onchip_memory2_0_gen//Problema1Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Problema1Qsys_onchip_memory2_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0005_onchip_memory2_0_gen//Problema1Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347050690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Problema1Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Problema1Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347051131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Problema1Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Problema1Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347051135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347055769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347056282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347056794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347057303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347057820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Problema1Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Problema1Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347061163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Problema1Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Problema1Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347061201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Problema1Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Problema1Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347061216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Problema1Qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'Problema1Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347061261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Problema1Qsys_nios2_gen2_0_cpu --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0008_cpu_gen//Problema1Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Problema1Qsys_nios2_gen2_0_cpu --dir=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt7990_4469635422028304180.dir/0008_cpu_gen//Problema1Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347061261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:22 (*) Starting Nios II generation " "Cpu: # 2019.04.04 00:04:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:22 (*)   Checking for plaintext license. " "Cpu: # 2019.04.04 00:04:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.04.04 00:04:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.04.04 00:04:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.04.04 00:04:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   Plaintext license not found. " "Cpu: # 2019.04.04 00:04:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.04.04 00:04:23 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.04.04 00:04:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:23 (*)   Creating all objects for CPU " "Cpu: # 2019.04.04 00:04:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:25 (*)   Generating RTL from CPU objects " "Cpu: # 2019.04.04 00:04:25 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:25 (*)   Creating plain-text RTL " "Cpu: # 2019.04.04 00:04:25 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.04 00:04:27 (*) Done Nios II generation " "Cpu: # 2019.04.04 00:04:27 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Problema1Qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'Problema1Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Problema1/db/ip/Problema1Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Problema1/db/ip/Problema1Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347067570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347068450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347068460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Problema1Qsys: Done \"Problema1Qsys\" with 23 modules, 35 files " "Problema1Qsys: Done \"Problema1Qsys\" with 23 modules, 35 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347068470 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Problema1Qsys.qsys " "Finished elaborating Platform Designer system entity \"Problema1Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347069707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/problema1qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/problema1qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys " "Found entity 1: Problema1Qsys" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Problema1Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_irq_mapper " "Found entity 1: Problema1Qsys_irq_mapper" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0 " "Found entity 1: Problema1Qsys_mm_interconnect_0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Problema1Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Problema1Qsys_mm_interconnect_0_rsp_mux" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070504 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Problema1Qsys_mm_interconnect_0_rsp_demux" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Problema1Qsys_mm_interconnect_0_cmd_mux" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Problema1Qsys_mm_interconnect_0_cmd_demux" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Problema1Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554347070540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Problema1Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554347070540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Problema1Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070540 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1Qsys_mm_interconnect_0_router_002 " "Found entity 2: Problema1Qsys_mm_interconnect_0_router_002" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Problema1Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554347070552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Problema1Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554347070552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Problema1Qsys_mm_interconnect_0_router_default_decode" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070552 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1Qsys_mm_interconnect_0_router " "Found entity 2: Problema1Qsys_mm_interconnect_0_router" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Problema1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_onchip_memory2_0 " "Found entity 1: Problema1Qsys_onchip_memory2_0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0 " "Found entity 1: Problema1Qsys_nios2_gen2_0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "6 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "7 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "8 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "9 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "10 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "11 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "12 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "13 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "14 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "15 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "16 Problema1Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Problema1Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "17 Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "18 Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "19 Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "20 Problema1Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Problema1Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""} { "Info" "ISGN_ENTITY_NAME" "21 Problema1Qsys_nios2_gen2_0_cpu " "Found entity 21: Problema1Qsys_nios2_gen2_0_cpu" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: Problema1Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: Problema1Qsys_jtag_uart_0_sim_scfifo_w" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070773 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1Qsys_jtag_uart_0_scfifo_w " "Found entity 2: Problema1Qsys_jtag_uart_0_scfifo_w" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070773 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1Qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: Problema1Qsys_jtag_uart_0_sim_scfifo_r" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070773 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1Qsys_jtag_uart_0_scfifo_r " "Found entity 4: Problema1Qsys_jtag_uart_0_scfifo_r" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070773 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1Qsys_jtag_uart_0 " "Found entity 5: Problema1Qsys_jtag_uart_0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_LEDs " "Found entity 1: Problema1Qsys_LEDs" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_LEDs.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1qsys/synthesis/submodules/problema1qsys_botoes.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1qsys/synthesis/submodules/problema1qsys_botoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1Qsys_Botoes " "Found entity 1: Problema1Qsys_Botoes" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_Botoes.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_Botoes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problema1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/Problema1/Problema1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347070804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/problema1qsys.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/problema1qsys.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/problema1qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/problema1qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070814 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_botoes.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_Botoes.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_botoes.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_Botoes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_botoes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_botoes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070820 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_leds.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_LEDs.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_leds.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_LEDs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070820 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_irq_mapper.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_irq_mapper.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_jtag_uart_0.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070844 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070852 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070854 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_demux.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070862 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070868 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070872 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router_002.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070877 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_demux.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070887 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070908 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070921 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_test_bench.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070925 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_onchip_memory2_0.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/problema1qsys_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/problema1qsys_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/problema1qsys_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_avalon_sc_fifo.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_arbitrator.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_burst_uncompressor.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070950 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_master_agent.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070952 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_master_translator.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070960 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_slave_agent.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070962 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_slave_translator.sv C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070970 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_reset_controller.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_controller.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070972 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_reset_synchronizer.v C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/problema1/db/ip/problema1qsys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554347070980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/problema1qsys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/problema1qsys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347070980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554347071101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys Problema1Qsys:inst " "Elaborating entity \"Problema1Qsys\" for hierarchy \"Problema1Qsys:inst\"" {  } { { "Problema1.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/Problema1/Problema1.bdf" { { 64 184 472 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347071134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_Botoes Problema1Qsys:inst\|Problema1Qsys_Botoes:botoes " "Elaborating entity \"Problema1Qsys_Botoes\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_Botoes:botoes\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "botoes" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347071794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_LEDs Problema1Qsys:inst\|Problema1Qsys_LEDs:leds " "Elaborating entity \"Problema1Qsys_LEDs\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_LEDs:leds\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "leds" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347071890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_jtag_uart_0 Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Problema1Qsys_jtag_uart_0\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347071923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_jtag_uart_0_scfifo_w Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"Problema1Qsys_jtag_uart_0_scfifo_w\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "the_Problema1Qsys_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347071990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347075704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347075730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347075764 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347075764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347076084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347076084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347076090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347076160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347076160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/Problema1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347076170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347076261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347076261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347076275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347076430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347076430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347076445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347076765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347076765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347076774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347077060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347077060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_w:the_Problema1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/Problema1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347077070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_jtag_uart_0_scfifo_r Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_r:the_Problema1Qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"Problema1Qsys_jtag_uart_0_scfifo_r\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|Problema1Qsys_jtag_uart_0_scfifo_r:the_Problema1Qsys_jtag_uart_0_scfifo_r\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "the_Problema1Qsys_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347077144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "Problema1Qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347078021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347078070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347078070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347078070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347078070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347078070 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347078070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Problema1Qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0 Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Problema1Qsys_nios2_gen2_0\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_test_bench Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_test_bench:the_Problema1Qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_test_bench:the_Problema1Qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "Problema1Qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347082822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347083392 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347083392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347083524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347083524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_a_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_register_bank_b_module:Problema1Qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "Problema1Qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347083920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347084070 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347084070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347084920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085040 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347085040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347085180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347085180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Problema1Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347085714 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347085714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_nios2_gen2_0:nios2_gen2_0\|Problema1Qsys_nios2_gen2_0_cpu:cpu\|Problema1Qsys_nios2_gen2_0_cpu_nios2_oci:the_Problema1Qsys_nios2_gen2_0_cpu_nios2_oci\|Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Problema1Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Problema1Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_onchip_memory2_0 Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Problema1Qsys_onchip_memory2_0\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347085970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347086004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554347086004 ""}  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554347086004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpf1 " "Found entity 1: altsyncram_cpf1" {  } { { "db/altsyncram_cpf1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/altsyncram_cpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347086150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347086150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpf1 Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated " "Elaborating entity \"altsyncram_cpf1\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347086160 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/intelFPGA_lite/18.1/Problema1/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/intelFPGA_lite/18.1/Problema1/onchip_mem.hex -- setting all initial values to 0" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_onchip_memory2_0.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1554347086260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0 Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Problema1Qsys_mm_interconnect_0\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347086704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botoes_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botoes_s1_translator\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "botoes_s1_translator" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_router Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_router\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router:router\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_router_default_decode Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router:router\|Problema1Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router:router\|Problema1Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_router_002 Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_router_002\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_router_002_default_decode Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router_002:router_002\|Problema1Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_router_002:router_002\|Problema1Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_cmd_demux Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_cmd_mux Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347087970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_rsp_demux Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_rsp_mux Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_avalon_st_adapter Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_mm_interconnect_0:mm_interconnect_0\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Problema1Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema1Qsys_irq_mapper Problema1Qsys:inst\|Problema1Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Problema1Qsys_irq_mapper\" for hierarchy \"Problema1Qsys:inst\|Problema1Qsys_irq_mapper:irq_mapper\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Problema1Qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Problema1Qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "Problema1Qsys/synthesis/Problema1Qsys.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/Problema1Qsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Problema1Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Problema1Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Problema1Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Problema1Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Problema1Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Problema1Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347088670 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554347091044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.04.00:04:58 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2019.04.04.00:04:58 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347098572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347104354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347104694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347109204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347109523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347109859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347110218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347110250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347110270 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554347111070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347111641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347111641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347111844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347111844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347111867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347111867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347112011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347112011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347112201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347112201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347112201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554347112358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347112358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554347121844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 352 -1 0 } } { "Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_jtag_uart_0.v" 398 -1 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/Problema1Qsys_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Problema1/Problema1Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554347122340 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554347122340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347124200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554347127733 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554347128030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554347128030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347128361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Problema1/output_files/Problema1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Problema1/output_files/Problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347130244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554347134110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554347134110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2043 " "Implemented 2043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554347137126 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554347137126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1868 " "Implemented 1868 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554347137126 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554347137126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554347137126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554347137270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 00:05:37 2019 " "Processing ended: Thu Apr 04 00:05:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554347137270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554347137270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:59 " "Total CPU time (on all processors): 00:03:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554347137270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554347137270 ""}
