head	1.1;
access;
symbols
	VFPSupport-0_13:1.1
	VFPSupport-0_12:1.1
	VFPSupport-0_11:1.1
	VFPSupport-0_10:1.1
	VFPSupport-0_09:1.1
	VFPSupport-0_08:1.1
	VFPSupport-0_07:1.1
	VFPSupport-0_06:1.1;
locks; strict;
comment	@# @;


1.1
date	2014.02.08.15.27.32;	author jlee;	state Exp;
branches;
next	;
commitid	x9VDVmUDNhCwkjox;


desc
@@


1.1
log
@Add VFPv2 support code
Detail:
  This update adds the support code necessary to allow the VFPv2 coprocessor in the Raspberry Pi to be used in its full IEEE-compliant mode, and to add support for the generation of errors on VFP match exceptions (division by zero, etc.)
  SoftFloat Release 2b (http://www.jhauser.us/arithmetic/SoftFloat.html) is used to perform the floating point calculations in software, ensuring their accuracy.
  As with FPEmulator, the support code will only be included on machines which require it; at the moment this decision is handled by the makefile, based around the target machine type.
  Note that the current version of the support code does not implement default NaN or flush-to-zero mode, so it is not a fully accurate emulation of the hardware.
  Also added a new SWI, VFPSupport_ExceptionDump, for creating and reading a VFP context exception dump, and a new reason code to VFPSupport_Features to query which exception enable bits are supported
  File changes:
  - Makefile - Rewritten to use the CModule fragment, and to add the necessary rules for (optionally) building the support code.
  - Licences - File summarising the different licences used by different portions of the code
  - Test/test2c,ffb, Test/test3,ffb, Test/test4,ffb, Test/test5,ffb, Test/test6src,ffb - Several test programs for validating behaviour of the support code, mainly focused around unusual causes of exceptions and validating instruction decoding and short vector support
  - actions/ARMv7_VFP, arctions/common, c/head, cache/classify - decgen files for building the instruction decoder. This decoder is only used for synchronous exceptions, to determine whether the instruction is or isn't a valid VFP instruction. Asynchronous exceptions utilise a simpler, hand-crafted decoder in the assembler sources.
  - h/classify - Header for the decgen decoder
  - hdr/shared - Header with some definitions shared between the C and assembler sources (will be Hdr2H'd to generate the C header)
  - hdr/VFPSupport - Updated with new error numbers, SWI definitions
  - s/CSupport - Math support functions from the C library sources, required by SoftFloat
  - s/Errors - Added new error definitions
  - s/GetAll - Include support code if necessary. Add debug switch, plus optimisation switch for machines with 16 D registers
  - s/Instructions - Core data processing instruction emulation code. This file is included twice, once for single precision and once for double precision. The code calls through to the SoftFloat routines to perform the calculations.
  - s/Module - Adjust handling of undefined instruction vector to allow the support code to be installed instead of OldHandler if necessary. Initialise the support code as necessary. Add new SWIs & reason codes.
  - s/SupportCode - Undefined instruction handler which controls the rest of the support code. Also raises RISC OS errors as necessary (division by zero, etc.)
  - softfloat/* - The SoftFloat library sources. It's been tweaked in a few places for integration with the assembler support code, but otherwise no changes to the core logic were necessary.
  - Resources/UK/Messages - Updated with new error text
Admin:
  Tested on Raspberry Pi & BB-xM
  Support code tested using the supplied test routines and the TestFloat tool (http://www.jhauser.us/arithmetic/TestFloat.html)


Version 0.06. Tagged as 'VFPSupport-0_06'
@
text
@# 
# Copyright (c) 2014, RISC OS Open Ltd
# All rights reserved.
# 
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met: 
#     * Redistributions of source code must retain the above copyright
#       notice, this list of conditions and the following disclaimer.
#     * Redistributions in binary form must reproduce the above copyright
#       notice, this list of conditions and the following disclaimer in the
#       documentation and/or other materials provided with the distribution.
#     * Neither the name of RISC OS Open Ltd nor the names of its contributors
#       may be used to endorse or promote products derived from this software
#       without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
# POSSIBILITY OF SUCH DAMAGE.
# 

# These actions will fully classify VFP instructions, up to and including VFPv4
# Any unpredictable instructions will also be flagged (as CLASS_NOT_VFP), as we
# can't guarantee that attempting to re-execute them won't result in further
# synchronous exceptions (plus they might completely trash the system!)

VABS_A2(D,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,M)
	return class;
}

VADD_fp_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VCMP_VCMPE_A1(D,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,M)
	return class;
}

VCMP_VCMPE_A2(D,sz,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	return class;
}

VCVT_VCVTR_fp_int_VFP_A1(D,opc2,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	if(!(opc2 & 4))
	{
		/* Int to float */
		D32_CHECK(sz,D);
	}
	else
	{
		/* Float to int */
		D32_CHECK(sz,M);
	}
	return class;
}

VCVT_fp_fx_VFP_A1(D,sf,nonstandard)
{
	COMMON_nonstandard(CLASS_VFP3)
	if(sf)
		class |= CLASS_D;
	else
		class |= CLASS_S;
	D32_CHECK(sf,D)
	return class;
}

VCVT_dp_sp_A1(D,sz,M,nonstandard)
{
	COMMON_nonstandard(CLASS_S | CLASS_D);
	D32_CHECK(sz,M)
	D32_CHECK(!sz,D)
	return class;
}

VCVTB_VCVTT_hp_sp_VFP_A1(nonstandard)
{
	int class = CLASS_VFP3 | CLASS_HP;
	if(nonstandard)
		return CLASS_NOT_VFP;
	return class;
}

VDIV_A1(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(CLASS_DIV)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VFMA_VFMS_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(CLASS_VFP4)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VFNMA_VFNMS_A1(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(CLASS_VFP4)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VLDM_A1(D:Vd,W,Rn,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8>>1;
	_UNPREDICTABLE((Rn==15) && W);
	_UNPREDICTABLE(!regs || (regs > 16) || ((D_Vd+regs) > 32));
	if(imm8 & 1)
	{
		_UNPREDICTABLE(D_Vd+regs > 16);
	}
	if(D_Vd+regs > 16)
		class |= CLASS_D32;
	return class;
}

VLDM_A2(Vd:D,W,Rn,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8;
	_UNPREDICTABLE((Rn==15) && W);
	_UNPREDICTABLE(!regs || ((Vd_D+regs) > 32));
	return class;
}

VLDR_A1(D,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	if(D)
		class |= CLASS_D32;
	return class;
}

VLDR_A2(nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	return class;
}

VMLA_VMLS_fp_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VMOV_imm_A2(D,sz,nonstandard)
{
	COMMON_sz_nonstandard(CLASS_VFP3)
	D32_CHECK(sz,D)
	return class;
}

VMOV_reg_A2(D,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,M)
	return class;
}

VMOV_arm_A1(opc1,D,Rt,opc2,nonstandard)
{
	int class = CLASS_NOT_CDP;
	if(nonstandard || (opc1 & 2) || (opc2 & 3))
		return CLASS_NOT_VFP;
	if(D)
		class |= CLASS_D32;
	_UNPREDICTABLE(Rt==15);
	return class;
}

VMOV_scalar_A1(U,opc1,N,Rt,opc2,nonstandard)
{
	int class = CLASS_NOT_CDP;
	if(nonstandard || U || (opc1 & 2) || (opc2 & 3))
		return CLASS_NOT_VFP;
	if(N)
		class |= CLASS_D32;
	_UNPREDICTABLE(Rt==15);
	return class;
}

VMOV_1fp_A1(Rt,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	_UNPREDICTABLE(Rt==15);
	return class;
}

VMOV_2fp_A1(op,Rt2,Rt,Vm:M,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	_UNPREDICTABLE((Rt==15) || (Rt2==15) || (Vm_M==31));
	if(op)
	{
		_UNPREDICTABLE(Rt==Rt2);
	}
	return class;
}

VMOV_dbl_A1(op,Rt2,Rt,M,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	_UNPREDICTABLE((Rt==15) || (Rt2==15));
	if(op)
	{
		_UNPREDICTABLE(Rt==Rt2);
	}
	if(M)
		class |= CLASS_D32;
	return class;
}

VMUL_fp_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VNEG_A2(D,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,M)
	return class;
}

VNMLA_VNMLS_VNMUL_A1(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VNMLA_VNMLS_VNMUL_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VPOP_A1(D:Vd,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8>>1;
	_UNPREDICTABLE(!regs || (regs > 16) || ((D_Vd+regs) > 32));
	if(imm8 & 1)
	{
		_UNPREDICTABLE(D_Vd+regs > 16);
	}
	if(D_Vd+regs > 16)
		class |= CLASS_D32;
	return class;
}

VPOP_A2(Vd:D,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8;
	_UNPREDICTABLE(!regs || ((Vd_D+regs) > 32));
	return class;
}

VPUSH_A1(D:Vd,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8>>1;
	_UNPREDICTABLE(!regs || (regs > 16) || ((D_Vd+regs) > 32));
	if(imm8 & 1)
	{
		_UNPREDICTABLE(D_Vd+regs > 16);
	}
	if(D_Vd+regs > 16)
		class |= CLASS_D32;
	return class;
}

VPUSH_A2(Vd:D,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8;
	_UNPREDICTABLE(!regs || ((Vd_D+regs) > 32));
	return class;
}

VSQRT_A1(D,sz,M,nonstandard)
{
	COMMON_sz_nonstandard(CLASS_SQRT)
	D32_CHECK(sz,D)
	D32_CHECK(sz,M)
	return class;
}

VSTM_A1(D:Vd,W,Rn,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8>>1;
	_UNPREDICTABLE((Rn==15) && W);
	_UNPREDICTABLE(!regs || (regs > 16) || ((D_Vd+regs) > 32));
	if(imm8 & 1)
	{
		_UNPREDICTABLE(D_Vd+regs > 16);
	}
	if(D_Vd+regs > 16)
		class |= CLASS_D32;
	return class;
}

VSTM_A2(Vd:D,W,Rn,imm8,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	uint32_t regs = imm8;
	_UNPREDICTABLE((Rn==15) && W);
	_UNPREDICTABLE(!regs || ((Vd_D+regs) > 32));
	return class;
}

VSTR_A1(D,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	if(D)
		class |= CLASS_D32;
	return class;
}

VSTR_A2(nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	return class;
}

VSUB_fp_A2(D,sz,N,M,nonstandard)
{
	COMMON_sz_nonstandard(0)
	D32_CHECK(sz,D)
	D32_CHECK(sz,N)
	D32_CHECK(sz,M)
	return class;
}

VMRS_A1(reg,Rt,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	_UNPREDICTABLE((Rt==15) && (reg != REG_FPSCR));
	if(!(VMRS_MASK & (1<<reg)))
		return CLASS_NOT_VFP;
	/* Follow ARMv7 rules and limit user mode to only the FPSCR register */
	if((reg != REG_FPSCR) && !privileged_mode())
		return CLASS_NOT_VFP;
	return class;
}

VMSR_A1(reg,nonstandard)
{
	COMMON_nonstandard(CLASS_NOT_CDP)
	if(!(VMSR_MASK & (1<<reg)))
		return CLASS_NOT_VFP;
	/* Follow ARMv7 rules and limit user mode to only the FPSCR register */
	if((reg != REG_FPSCR) && !privileged_mode())
		return CLASS_NOT_VFP;
	return class;
}
@
