Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat May 27 19:40:35 2023
| Host             : LAPTOP-L3QUOT52 running 64-bit major release  (build 9200)
| Command          : report_power -file pipelinedcpu_power_routed.rpt -pb pipelinedcpu_power_summary_routed.pb -rpx pipelinedcpu_power_routed.rpx
| Design           : pipelinedcpu
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 97.611 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 96.796                           |
| Device Static (W)        | 0.815                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    22.690 |     4845 |       --- |             --- |
|   LUT as Logic |    19.959 |     2509 |     63400 |            3.96 |
|   CARRY4       |     2.433 |      348 |     15850 |            2.20 |
|   Register     |     0.232 |     1506 |    126800 |            1.19 |
|   F7/F8 Muxes  |     0.042 |      213 |     63400 |            0.34 |
|   BUFG         |     0.023 |        4 |        32 |           12.50 |
|   Others       |     0.000 |       95 |       --- |             --- |
| Signals        |    29.338 |     4532 |       --- |             --- |
| Block RAM      |     1.325 |       29 |       135 |           21.48 |
| DSPs           |     2.938 |        3 |       240 |            1.25 |
| I/O            |    40.505 |       39 |       285 |           13.68 |
| Static Power   |     0.815 |          |           |                 |
| Total          |    97.611 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    56.804 |      56.232 |      0.572 |
| Vccaux    |       1.800 |     1.575 |       1.482 |      0.093 |
| Vcco33    |       3.300 |    11.454 |      11.450 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.137 |       0.110 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| pipelinedcpu                                     |    96.796 |
|   de_reg                                         |     0.356 |
|   em_reg                                         |     0.519 |
|   exe_stage                                      |    42.178 |
|     al_unit                                      |    37.263 |
|       selector                                   |     0.652 |
|       shifter                                    |     4.753 |
|     alu_ina                                      |     1.524 |
|     alu_inb                                      |     2.772 |
|     save_pc8                                     |     0.569 |
|   fsm                                            |     0.563 |
|   id_stage                                       |     1.728 |
|     alu_a                                        |     0.696 |
|     alu_b                                        |     0.433 |
|     cu                                           |     0.067 |
|     des_reg_no                                   |     0.002 |
|     rf                                           |     0.144 |
|   if_stage                                       |     1.322 |
|     ist_mem                                      |     0.957 |
|       instmem                                    |     0.957 |
|         U0                                       |     0.957 |
|           inst_blk_mem_gen                       |     0.957 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.957 |
|               valid.cstr                         |     0.957 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |     0.138 |
|                 ramloop[0].ram.r                 |     0.064 |
|                   prim_init.ram                  |     0.064 |
|                 ramloop[10].ram.r                |     0.045 |
|                   prim_init.ram                  |     0.045 |
|                 ramloop[11].ram.r                |     0.041 |
|                   prim_init.ram                  |     0.041 |
|                 ramloop[12].ram.r                |     0.046 |
|                   prim_init.ram                  |     0.046 |
|                 ramloop[13].ram.r                |     0.051 |
|                   prim_init.ram                  |     0.051 |
|                 ramloop[14].ram.r                |     0.042 |
|                   prim_init.ram                  |     0.042 |
|                 ramloop[1].ram.r                 |     0.132 |
|                   prim_init.ram                  |     0.132 |
|                 ramloop[2].ram.r                 |     0.145 |
|                   prim_init.ram                  |     0.145 |
|                 ramloop[3].ram.r                 |     0.045 |
|                   prim_init.ram                  |     0.045 |
|                 ramloop[4].ram.r                 |     0.034 |
|                   prim_init.ram                  |     0.034 |
|                 ramloop[5].ram.r                 |     0.031 |
|                   prim_init.ram                  |     0.031 |
|                 ramloop[6].ram.r                 |     0.044 |
|                   prim_init.ram                  |     0.044 |
|                 ramloop[7].ram.r                 |     0.032 |
|                   prim_init.ram                  |     0.032 |
|                 ramloop[8].ram.r                 |     0.031 |
|                   prim_init.ram                  |     0.031 |
|                 ramloop[9].ram.r                 |     0.034 |
|                   prim_init.ram                  |     0.034 |
|     next_pc                                      |     0.207 |
|   inst_reg                                       |     0.013 |
|     instruction                                  |     0.012 |
|     pc_plus4                                     |     0.001 |
|   mem_stage                                      |     3.326 |
|     io_processor                                 |     1.410 |
|     ram                                          |     1.886 |
|       U0                                         |     1.886 |
|         inst_blk_mem_gen                         |     1.886 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     1.886 |
|             valid.cstr                           |     1.886 |
|               bindec_a.bindec_inst_a             |     0.003 |
|               has_mux_a.A                        |     0.804 |
|               ramloop[0].ram.r                   |     0.104 |
|                 prim_init.ram                    |     0.104 |
|               ramloop[10].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[11].ram.r                  |     0.175 |
|                 prim_init.ram                    |     0.175 |
|               ramloop[12].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[13].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[14].ram.r                  |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[1].ram.r                   |     0.188 |
|                 prim_init.ram                    |     0.188 |
|               ramloop[2].ram.r                   |     0.183 |
|                 prim_init.ram                    |     0.183 |
|               ramloop[3].ram.r                   |     0.204 |
|                 prim_init.ram                    |     0.204 |
|               ramloop[4].ram.r                   |     0.002 |
|                 prim_init.ram                    |     0.002 |
|               ramloop[5].ram.r                   |     0.003 |
|                 prim_init.ram                    |     0.003 |
|               ramloop[6].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[7].ram.r                   |     0.218 |
|                 prim_init.ram                    |     0.218 |
|               ramloop[8].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|               ramloop[9].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|   mw_reg                                         |     0.365 |
|   prog_cnt                                       |     0.003 |
|     program_counter                              |     0.003 |
|   sd                                             |     1.676 |
|     seg_enc0                                     |     0.580 |
|   wb_stage                                       |     3.632 |
+--------------------------------------------------+-----------+


