Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav --prj C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.sim/sim_1/behav/top_tb.prj xil_defaultlib.top_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/Single_Cycle_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sim_1/imports/sims/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu32
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Control_Logic
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_tb_behav
