// Seed: 2146665843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  wire id_3;
  assign id_2 = id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
macromodule module_2 #(
    parameter id_11 = 32'd63,
    parameter id_12 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = ((id_9)) && 1;
  defparam id_11.id_12 = id_8; module_0(
      id_9, id_3, id_4, id_10, id_10
  );
  always id_6 <= 1;
  wor id_13 = 1;
endmodule
