{"vcs1":{"timestamp_begin":1695451341.773499427, "rt":6.40, "ut":5.00, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695451341.032636441}
{"VCS_COMP_START_TIME": 1695451341.032636441}
{"VCS_COMP_END_TIME": 1695451348.253138017}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 356592}}
