{"filename": "verilator-5.028-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.028-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5325840", "isize": "32655648", "md5sum": "b6bd8f64e8582d73580323c0a7f5ae6a", "sha256sum": "5c04f1363d6fa38133cbc5550f8ff564e464bee9aa923cd2b3b54e6f415dfe2c", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmbI648ACgkQdxk/FSvb5qbFYA//cibnDDHf1SXlnggF7Fc+6oJa9yeV333qNM81/rCLQJ9xSwgio4dELfs6jZr95WrN3vTnKs70rE1H5cijBvS61xQrrJpgjpC13C/TO5fexW+C9VflMs9r+1mKZCaRubsaVX95Kvae+d7MBPXqGDJrsYNSUDQL2Yx9Dkm76sBGD8r9xZYDgrnrNpsp3buyYLvfDNUC/P+wg83eNX6M0C8kmdAZRr9k5fmmA5H6QaAzZaNWVz+RZWPOllrhcJSD/F09hz6KELcOjJOE8SYb2/i8cBqZgXb4FZ9YnP3jbx3QMGQA37E4Ge8F+ai9Ecy+XoZ5+VlOs8shdr2dXcBqbuf8UXtQamhEkqzcI1tATUT9yECp3Rz7y/mp/bT3WUPvqHvFtMdYQKJHrZPPAB2d4iqR3JJG/8epQLLcQpBTYpMWmkeHzill8EbOko7uSGwGT8QNiEAhE8MZyghYP0V1psFzlqJEEFyELdLZd201WKxmO7W+URu/PImolWQxiKSuoswlj/Gc5aFZRlQDAOdnhwKqbJF8J7NB57ipOMERbSD6DL1aOAWxjbk/uf/hQThnVy+hwLxjaaZslrvzBzVHCV63Q8MOnwGI0z0fc1O/3gD+GT419dq0iOhRZfG9d34e3/Bz3oPGDabKZngbUiSveAnJ7ENsdZSVtXfccZ7OM+crDRY=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "aarch64", "builddate": "1724443194", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc"]}