==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 19202 ; free virtual = 27127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 19202 ; free virtual = 27127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1102.117 ; gain = 661.211 ; free physical = 18994 ; free virtual = 26962
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1180.773 ; gain = 739.867 ; free physical = 18911 ; free virtual = 26886
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (simple_perceptron/core.cpp:28) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:282).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:305) automatically.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'calcPerceptron' (simple_perceptron/core.cpp:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:343:1) in function 'scaled_fixed2ieee<29, 1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:461:7) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:544:1) in function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238:18) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<float>'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'scaled_fixed2ieee<29, 1>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.047 ; gain = 862.141 ; free physical = 18753 ; free virtual = 26759
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:30:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.047 ; gain = 862.141 ; free physical = 18734 ; free virtual = 26743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.31 seconds; current allocated memory: 510.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 510.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 511.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 511.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_mul_24ns_80ns_104_5_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 4117 ; free virtual = 21778
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 4117 ; free virtual = 21778
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 4037 ; free virtual = 21715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 4019 ; free virtual = 21697
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:21) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 3962 ; free virtual = 21648
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:19:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:24:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 3962 ; free virtual = 21648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:22) and 'select' operation ('select_ln22', simple_perceptron/core.cpp:22).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:22) and 'select' operation ('select_ln22', simple_perceptron/core.cpp:22).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:22) and 'select' operation ('select_ln22', simple_perceptron/core.cpp:22).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:22) and 'select' operation ('select_ln22', simple_perceptron/core.cpp:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.04 seconds; current allocated memory: 225.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 226.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.272 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 3944 ; free virtual = 21646
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20845 ; free virtual = 28389
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20845 ; free virtual = 28389
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20767 ; free virtual = 28328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20748 ; free virtual = 28311
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:25) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:38) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20694 ; free virtual = 28261
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:23:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:41:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20693 ; free virtual = 28261
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 672 ; free virtual = 24503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 672 ; free virtual = 24503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 593 ; free virtual = 24449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 574 ; free virtual = 24431
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:25) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:38) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 520 ; free virtual = 24380
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:23:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:41:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 517 ; free virtual = 24380
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln41', simple_perceptron/core.cpp:41) of variable 'tmp_4', simple_perceptron/core.cpp:41 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 755 ; free virtual = 24433
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 755 ; free virtual = 24433
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 691 ; free virtual = 24369
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 673 ; free virtual = 24352
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:25) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 620 ; free virtual = 24303
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:23:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:28:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 619 ; free virtual = 24302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.55 seconds; current allocated memory: 225.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 226.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.297 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 612 ; free virtual = 24300
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 811 ; free virtual = 24268
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 811 ; free virtual = 24268
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 712 ; free virtual = 24206
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 702 ; free virtual = 24188
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:24) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:38) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:28) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 642 ; free virtual = 24139
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:22:15) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:42:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 641 ; free virtual = 24138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load_14', simple_perceptron/core.cpp:39) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1535 ; free virtual = 25042
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1535 ; free virtual = 25042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1451 ; free virtual = 24978
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1433 ; free virtual = 24960
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:25) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:39) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:29) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1378 ; free virtual = 24910
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:23:15) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res2' (simple_perceptron/core.cpp:43:24)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1377 ; free virtual = 24909
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:26) and 'select' operation ('select_ln26', simple_perceptron/core.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w2_load', simple_perceptron/core.cpp:40) on array 'w2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.68 seconds; current allocated memory: 227.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 229.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w2_WEN_A' to 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2801 ; free virtual = 26388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2801 ; free virtual = 26388
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2733 ; free virtual = 26329
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2715 ; free virtual = 26312
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:23) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2661 ; free virtual = 26261
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:21:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:39:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2659 ; free virtual = 26260
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1698 ; free virtual = 26049
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1698 ; free virtual = 26049
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1629 ; free virtual = 25986
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1611 ; free virtual = 25969
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:23) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1558 ; free virtual = 25919
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:21:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:39:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1557 ; free virtual = 25919
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2288 ; free virtual = 26567
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2288 ; free virtual = 26567
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2195 ; free virtual = 26495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2192 ; free virtual = 26480
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:23) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2135 ; free virtual = 26427
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:21:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:26:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2132 ; free virtual = 26425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.42 seconds; current allocated memory: 225.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 226.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.319 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 2118 ; free virtual = 26397
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1917 ; free virtual = 26556
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1917 ; free virtual = 26556
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1838 ; free virtual = 26494
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1820 ; free virtual = 26477
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:23) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1768 ; free virtual = 26428
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:21:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:26:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1768 ; free virtual = 26428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.95 seconds; current allocated memory: 225.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 226.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.321 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1790 ; free virtual = 26426
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 787 ; free virtual = 24554
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 787 ; free virtual = 24554
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 721 ; free virtual = 24501
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 703 ; free virtual = 24483
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:23) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:34) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:36) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 620 ; free virtual = 24432
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:21:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:39:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 618 ; free virtual = 24431
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:24) and 'select' operation ('select_ln24', simple_perceptron/core.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln39', simple_perceptron/core.cpp:39) of variable 'tmp_4', simple_perceptron/core.cpp:39 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:37) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1356 ; free virtual = 24153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1356 ; free virtual = 24153
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1271 ; free virtual = 24091
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1251 ; free virtual = 24073
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:24) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:39) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:27) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1204 ; free virtual = 24023
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (simple_perceptron/core.cpp:22:14) in function 'calcPerceptron'.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:27:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:42:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1203 ; free virtual = 24022
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'select' operation ('select_ln25', simple_perceptron/core.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2087 ; free virtual = 24008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 2087 ; free virtual = 24008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.266 ; gain = 526.359 ; free physical = 2011 ; free virtual = 23947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.266 ; gain = 526.359 ; free physical = 1991 ; free virtual = 23929
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:24) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (simple_perceptron/core.cpp:37) in function 'calcPerceptron' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (simple_perceptron/core.cpp:39) in function 'calcPerceptron' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:27) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcPerceptron' (simple_perceptron/core.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.266 ; gain = 526.359 ; free physical = 1937 ; free virtual = 23879
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:22:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:27:23)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:42:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 967.266 ; gain = 526.359 ; free physical = 1936 ; free virtual = 23879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'fadd' operation ('sum', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'fadd' operation ('sum', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'fadd' operation ('sum', simple_perceptron/core.cpp:25).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:25) and 'fadd' operation ('sum', simple_perceptron/core.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('res_addr_16_write_ln42', simple_perceptron/core.cpp:42) of variable 'tmp_4', simple_perceptron/core.cpp:42 on array 'res' and 'load' operation ('res_load_14', simple_perceptron/core.cpp:40) on array 'res'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_load_13', simple_perceptron/core.cpp:40) on array 'w' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1276 ; free virtual = 23342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1276 ; free virtual = 23342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1190 ; free virtual = 23280
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1184 ; free virtual = 23262
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (simple_perceptron/core.cpp:25) in function 'calcPerceptron' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (simple_perceptron/core.cpp:27) in function 'calcPerceptron': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1131 ; free virtual = 23213
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:25:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:31:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1118 ; free virtual = 23212
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:29) and 'fadd' operation ('sum', simple_perceptron/core.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:29) and 'fadd' operation ('sum', simple_perceptron/core.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:29) and 'fadd' operation ('sum', simple_perceptron/core.cpp:29).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:29) and 'fadd' operation ('sum', simple_perceptron/core.cpp:29).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.17 seconds; current allocated memory: 226.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs' and 'neurons' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.382 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1150 ; free virtual = 23212
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1530 ; free virtual = 23489
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1530 ; free virtual = 23489
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1446 ; free virtual = 23429
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1426 ; free virtual = 23412
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:27) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1384 ; free virtual = 23361
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:25:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:31:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1383 ; free virtual = 23361
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln29', simple_perceptron/core.cpp:29) of variable 'tmp_1', simple_perceptron/core.cpp:29 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:29) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln29', simple_perceptron/core.cpp:29) of variable 'tmp_1', simple_perceptron/core.cpp:29 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:29) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln29', simple_perceptron/core.cpp:29) of variable 'tmp_1', simple_perceptron/core.cpp:29 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:29) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln29', simple_perceptron/core.cpp:29) of variable 'tmp_1', simple_perceptron/core.cpp:29 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:29) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln29', simple_perceptron/core.cpp:29) of variable 'tmp_1', simple_perceptron/core.cpp:29 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:29) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.72 seconds; current allocated memory: 226.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs' and 'neurons' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 785 ; free virtual = 22115
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 785 ; free virtual = 22115
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 709 ; free virtual = 22055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 691 ; free virtual = 22037
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:29) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:33) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 636 ; free virtual = 21988
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:27:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:31:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 635 ; free virtual = 21987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln31', simple_perceptron/core.cpp:31) of variable 'tmp_1', simple_perceptron/core.cpp:31 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:31) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln31', simple_perceptron/core.cpp:31) of variable 'tmp_1', simple_perceptron/core.cpp:31 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:31) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln31', simple_perceptron/core.cpp:31) of variable 'tmp_1', simple_perceptron/core.cpp:31 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:31) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln31', simple_perceptron/core.cpp:31) of variable 'tmp_1', simple_perceptron/core.cpp:31 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:31) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln31', simple_perceptron/core.cpp:31) of variable 'tmp_1', simple_perceptron/core.cpp:31 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:31) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.28 seconds; current allocated memory: 226.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs' and 'neurons' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1873 ; free virtual = 22094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 1873 ; free virtual = 22094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1796 ; free virtual = 22033
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1781 ; free virtual = 22015
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:31) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1728 ; free virtual = 21966
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:29:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:33:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 1728 ; free virtual = 21966
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.85 seconds; current allocated memory: 226.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'neurons' and 'offset' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 25644 ; free virtual = 30431
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 25644 ; free virtual = 30431
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 25551 ; free virtual = 30370
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 25529 ; free virtual = 30352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (simple_perceptron/core.cpp:29) in function 'calcPerceptron' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (simple_perceptron/core.cpp:31) in function 'calcPerceptron': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 25476 ; free virtual = 30304
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:29:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 25467 ; free virtual = 30302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'calcPerceptron' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln33', simple_perceptron/core.cpp:33) of variable 'tmp_1', simple_perceptron/core.cpp:33 on array 'res' and 'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'calcPerceptron' consists of the following:
	'load' operation ('res_load', simple_perceptron/core.cpp:33) on array 'res' [59]  (2.32 ns)
	'fadd' operation ('tmp_1', simple_perceptron/core.cpp:33) [60]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.45 seconds; current allocated memory: 226.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20588 ; free virtual = 28258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20588 ; free virtual = 28258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20427 ; free virtual = 28115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20401 ; free virtual = 28081
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (simple_perceptron/core.cpp:29) in function 'calcPerceptron' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (simple_perceptron/core.cpp:31) in function 'calcPerceptron': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20277 ; free virtual = 27961
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:29:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20282 ; free virtual = 27977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:33) and 'fadd' operation ('sum', simple_perceptron/core.cpp:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:33) and 'fadd' operation ('sum', simple_perceptron/core.cpp:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:33) and 'fadd' operation ('sum', simple_perceptron/core.cpp:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:33) and 'fadd' operation ('sum', simple_perceptron/core.cpp:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.51 seconds; current allocated memory: 226.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'neurons', 'w_offset' and 'b_offset' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.561 MB.
INFO: [HLS 200-790]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20905 ; free virtual = 28569
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 20905 ; free virtual = 28569
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20856 ; free virtual = 28529
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20845 ; free virtual = 28511
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (simple_perceptron/core.cpp:29) in function 'calcPerceptron' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (simple_perceptron/core.cpp:31) in function 'calcPerceptron': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:35) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20790 ; free virtual = 28462
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:29:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:35:22)
WARNING: [XFORM 203-532] Unable to rewind loop (simple_perceptron/core.cpp:29) in function 'calcPerceptron': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20782 ; free virtual = 28461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.12 seconds; current allocated memory: 226.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'neurons', 'w_offset' and 'b_offset' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 227.755 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 20768 ; free virtual = 28453
INFO: [VHDL 208-304] Generating VHDL RTL for calcPerceptron.
INFO: [VLOG 209-307] Generating Verilog RTL for calcPerceptron.
INFO: [HLS 200-112] Total elapsed time: 48.34 seconds; peak allocated memory: 227.755 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'simple_perceptron/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 19647 ; free virtual = 27521
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 963.941 ; gain = 523.035 ; free physical = 19647 ; free virtual = 27521
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 19585 ; free virtual = 27453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 19558 ; free virtual = 27436
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (simple_perceptron/core.cpp:30) in function 'calcPerceptron' automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'calcPerceptron' (simple_perceptron/core.cpp:33) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 19504 ; free virtual = 27386
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (simple_perceptron/core.cpp:29:14) in function 'calcPerceptron' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'res' (simple_perceptron/core.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 19504 ; free virtual = 27386
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcPerceptron' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:31) and 'fadd' operation ('sum', simple_perceptron/core.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:31) and 'fadd' operation ('sum', simple_perceptron/core.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:31) and 'fadd' operation ('sum', simple_perceptron/core.cpp:31).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', simple_perceptron/core.cpp:31) and 'fadd' operation ('sum', simple_perceptron/core.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.92 seconds; current allocated memory: 226.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcPerceptron' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/neurons' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/w_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcPerceptron/b_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcPerceptron' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'neurons', 'w_offset' and 'b_offset' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcPerceptron'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 227.492 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 967.262 ; gain = 526.355 ; free physical = 19483 ; free virtual = 27376
INFO: [VHDL 208-304] Generating VHDL RTL for calcPerceptron.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
