$date
	Sun Aug 20 21:08:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset_n $end
$scope module MUT $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset_n $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var parameter 3 * S5 $end
$var parameter 3 + S6 $end
$var parameter 3 , S7 $end
$var reg 8 - data [7:0] $end
$var reg 3 . state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 ,
b110 +
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 .
b10101111 -
0$
0#
0"
b10101111 !
$end
#10000
1$
#20000
1#
#30000
b1 .
1"
#40000
0"
#50000
b10 .
b10111100 !
b10111100 -
1"
#60000
0"
#70000
0#
#80000
1#
#90000
b10101111 !
b10101111 -
b0 .
0$
#100000
1$
#110000
b1 .
1"
#120000
0"
#130000
b10111100 !
b10111100 -
b10 .
1"
#140000
0"
#150000
0#
#160000
1#
#170000
b0 .
b10101111 !
b10101111 -
0$
#180000
1$
#190000
