Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelDisplay.vhd" into library work
Parsing entity <SelDisplay>.
Parsing architecture <Behavioral> of entity <seldisplay>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelBase.vhd" into library work
Parsing entity <SelBase>.
Parsing architecture <Behavioral> of entity <selbase>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelAnodo.vhd" into library work
Parsing entity <SelAnodo>.
Parsing architecture <Behavioral> of entity <selanodo>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Div200Hz.vhd" into library work
Parsing entity <Div200Hz>.
Parsing architecture <Div200Hz_Arch> of entity <div200hz>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Div1Hz.vhd" into library work
Parsing entity <Div1Hz>.
Parsing architecture <Div1Hz_Arch> of entity <div1hz>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\DecBin7Seg.vhd" into library work
Parsing entity <DecBin7Seg>.
Parsing architecture <Behavioral> of entity <decbin7seg>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContUniSeg.vhd" into library work
Parsing entity <ContUniSeg>.
Parsing architecture <Behavioral> of entity <contuniseg>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContUniBin.vhd" into library work
Parsing entity <ContUniBin>.
Parsing architecture <Behavioral> of entity <contunibin>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContDecSeg.vhd" into library work
Parsing entity <ContDecSeg>.
Parsing architecture <Behavioral> of entity <contdecseg>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContDecBin.vhd" into library work
Parsing entity <ContDecBin>.
Parsing architecture <Behavioral> of entity <contdecbin>.
Parsing VHDL file "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <Div1Hz> (architecture <Div1Hz_Arch>) from library <work>.

Elaborating entity <Div200Hz> (architecture <Div200Hz_Arch>) from library <work>.

Elaborating entity <ContUniSeg> (architecture <Behavioral>) from library <work>.

Elaborating entity <ContDecSeg> (architecture <Behavioral>) from library <work>.

Elaborating entity <ContUniBin> (architecture <Behavioral>) from library <work>.

Elaborating entity <ContDecBin> (architecture <Behavioral>) from library <work>.

Elaborating entity <SelDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <SelBase> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecBin7Seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <SelAnodo> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Top.vhd".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <Div1Hz>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Div1Hz.vhd".
    Found 27-bit register for signal <Count100M>.
    Found 1-bit register for signal <Clk_1Hz>.
    Found 27-bit adder for signal <Count100M[26]_GND_7_o_add_1_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Div1Hz> synthesized.

Synthesizing Unit <Div200Hz>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\Div200Hz.vhd".
    Found 19-bit register for signal <Count100M>.
    Found 19-bit adder for signal <Count100M[18]_GND_8_o_add_1_OUT> created at line 66.
    Found 19-bit comparator lessequal for signal <Count100M[18]_GND_8_o_LessThan_5_o> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Div200Hz> synthesized.

Synthesizing Unit <ContUniSeg>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContUniSeg.vhd".
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count[3]_GND_9_o_add_1_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ContUniSeg> synthesized.

Synthesizing Unit <ContDecSeg>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContDecSeg.vhd".
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count[3]_GND_10_o_add_1_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ContDecSeg> synthesized.

Synthesizing Unit <ContUniBin>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContUniBin.vhd".
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count[3]_GND_11_o_add_1_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ContUniBin> synthesized.

Synthesizing Unit <ContDecBin>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\ContDecBin.vhd".
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count[3]_GND_12_o_add_1_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ContDecBin> synthesized.

Synthesizing Unit <SelDisplay>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelDisplay.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SelDisplay> synthesized.

Synthesizing Unit <SelBase>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelBase.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <SelBase> synthesized.

Synthesizing Unit <DecBin7Seg>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\DecBin7Seg.vhd".
    Found 16x8-bit Read Only RAM for signal <Seg_out>
    Summary:
	inferred   1 RAM(s).
Unit <DecBin7Seg> synthesized.

Synthesizing Unit <SelAnodo>.
    Related source file is "D:\JavierJr\Documents\ISD\AgoDic19\SistemasDigitalesAvanzados\Projects\P12_Top\SelAnodo.vhd".
    Summary:
	no macro.
Unit <SelAnodo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 4
# Registers                                            : 7
 1-bit register                                        : 1
 19-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 9
 19-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ContDecBin>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <ContDecBin> synthesized (advanced).

Synthesizing (advanced) Unit <ContDecSeg>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <ContDecSeg> synthesized (advanced).

Synthesizing (advanced) Unit <ContUniBin>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <ContUniBin> synthesized (advanced).

Synthesizing (advanced) Unit <ContUniSeg>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <ContUniSeg> synthesized (advanced).

Synthesizing (advanced) Unit <DecBin7Seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seg_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Valor>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seg_out>       |          |
    -----------------------------------------------------------------------
Unit <DecBin7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <Div1Hz>.
The following registers are absorbed into counter <Count100M>: 1 register on signal <Count100M>.
Unit <Div1Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Div200Hz>.
The following registers are absorbed into counter <Count100M>: 1 register on signal <Count100M>.
Unit <Div200Hz> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 6
 19-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...
WARNING:Xst:1710 - FF/Latch <U4/Count_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U5/Count_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <U3/Count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 227
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 44
#      LUT2                        : 30
#      LUT3                        : 5
#      LUT4                        : 16
#      LUT5                        : 3
#      LUT6                        : 31
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 61
#      FDC                         : 53
#      FDCE                        : 7
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  18224     0%  
 Number of Slice LUTs:                  135  out of   9112     1%  
    Number used as Logic:               135  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:      74  out of    135    54%  
   Number with an unused LUT:             0  out of    135     0%  
   Number of fully used LUT-FF pairs:    61  out of    135    45%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk100MHz                          | BUFGP                  | 47    |
U1/Clk_1Hz                         | NONE(U5/Count_0)       | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.987ns (Maximum Frequency: 250.790MHz)
   Minimum input arrival time before clock: 3.948ns
   Maximum output required time after clock: 8.850ns
   Maximum combinational path delay: 6.826ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk100MHz'
  Clock period: 3.987ns (frequency: 250.790MHz)
  Total number of paths / destination ports: 1685 / 47
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 3)
  Source:            U1/Count100M_24 (FF)
  Destination:       U1/Count100M_0 (FF)
  Source Clock:      Clk100MHz rising
  Destination Clock: Clk100MHz rising

  Data Path: U1/Count100M_24 to U1/Count100M_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  U1/Count100M_24 (U1/Count100M_24)
     LUT6:I0->O            2   0.203   0.864  U1/PWR_7_o_Count100M[26]_equal_1_o<26>7_SW0 (N0)
     LUT6:I2->O           15   0.203   0.982  U1/PWR_7_o_Count100M[26]_equal_1_o<26>7 (U1/PWR_7_o_Count100M[26]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  U1/Mcount_Count100M_eqn_01 (U1/Mcount_Count100M_eqn_0)
     FDC:D                     0.102          U1/Count100M_0
    ----------------------------------------
    Total                      3.987ns (1.160ns logic, 2.827ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/Clk_1Hz'
  Clock period: 2.568ns (frequency: 389.393MHz)
  Total number of paths / destination ports: 66 / 21
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            U5/Count_2 (FF)
  Destination:       U6/Count_0 (FF)
  Source Clock:      U1/Clk_1Hz rising
  Destination Clock: U1/Clk_1Hz rising

  Data Path: U5/Count_2 to U6/Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  U5/Count_2 (U5/Count_2)
     LUT4:I1->O            4   0.205   0.683  U5/TC<3>1 (Enable_Bin)
     FDCE:CE                   0.322          U6/Count_0
    ----------------------------------------
    Total                      2.568ns (0.974ns logic, 1.594ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk100MHz'
  Total number of paths / destination ports: 47 / 47
-------------------------------------------------------------------------
Offset:              3.948ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       U1/Clk_1Hz (FF)
  Destination Clock: Clk100MHz rising

  Data Path: Reset to U1/Clk_1Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.620  Reset_IBUF (Reset_IBUF)
     INV:I->O              1   0.206   0.579  U1/Rst_inv1_INV_0 (U1/Rst_inv)
     FDE:CE                    0.322          U1/Clk_1Hz
    ----------------------------------------
    Total                      3.948ns (1.750ns logic, 2.198ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/Clk_1Hz'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.272ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       U5/Count_0 (FF)
  Destination Clock: U1/Clk_1Hz rising

  Data Path: Reset to U5/Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.620  Reset_IBUF (Reset_IBUF)
     FDC:CLR                   0.430          U5/Count_0
    ----------------------------------------
    Total                      3.272ns (1.652ns logic, 1.620ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk100MHz'
  Total number of paths / destination ports: 450 / 9
-------------------------------------------------------------------------
Offset:              8.850ns (Levels of Logic = 5)
  Source:            U2/Count100M_16 (FF)
  Destination:       Seg<6> (PAD)
  Source Clock:      Clk100MHz rising

  Data Path: U2/Count100M_16 to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.447   1.361  U2/Count100M_16 (U2/Count100M_16)
     LUT4:I0->O            2   0.203   0.981  Clk200Hz21 (Clk200Hz2)
     LUT6:I0->O            5   0.203   1.079  Clk200Hz24 (Clk200Hz)
     LUT6:I0->O            7   0.203   1.021  U7/Mmux_Valor21 (ValorInt<1>)
     LUT4:I0->O            1   0.203   0.579  U9/Mram_Seg_out61 (Seg_6_OBUF)
     OBUF:I->O                 2.571          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                      8.850ns (3.830ns logic, 5.020ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/Clk_1Hz'
  Total number of paths / destination ports: 98 / 7
-------------------------------------------------------------------------
Offset:              5.937ns (Levels of Logic = 3)
  Source:            U6/Count_1 (FF)
  Destination:       Seg<6> (PAD)
  Source Clock:      U1/Clk_1Hz rising

  Data Path: U6/Count_1 to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  U6/Count_1 (U6/Count_1)
     LUT6:I3->O            7   0.205   1.021  U7/Mmux_Valor21 (ValorInt<1>)
     LUT4:I0->O            1   0.203   0.579  U9/Mram_Seg_out61 (Seg_6_OBUF)
     OBUF:I->O                 2.571          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                      5.937ns (3.426ns logic, 2.511ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               6.826ns (Levels of Logic = 4)
  Source:            SelBinDec (PAD)
  Destination:       Seg<6> (PAD)

  Data Path: SelBinDec to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  SelBinDec_IBUF (SelBinDec_IBUF)
     LUT6:I1->O            7   0.203   1.021  U7/Mmux_Valor21 (ValorInt<1>)
     LUT4:I0->O            1   0.203   0.579  U9/Mram_Seg_out61 (Seg_6_OBUF)
     OBUF:I->O                 2.571          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                      6.826ns (4.199ns logic, 2.627ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    3.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/Clk_1Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/Clk_1Hz     |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.93 secs
 
--> 

Total memory usage is 4510552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

