// Seed: 1504155843
module module_0 (
    input tri  id_0,
    input wand id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri0 id_9
);
  wor id_11 = 1;
  assign id_5 = id_2;
  nand (id_7, id_3, id_2, id_6, id_8, id_4, id_9, id_0, id_1, id_11);
  module_0(
      id_2, id_3
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  logic [7:0] id_7;
  not (id_3, id_1);
  id_8(
      id_7[1], id_3
  ); module_0(
      id_2, id_5
  );
endmodule
