Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 28 15:44:15 2024
| Host         : ThinkpadAlexis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_tr_signal
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (615)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (416)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_sequential_Sreg_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_sequential_Sreg_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: design_1_i/M6_parametre_2/U0/Sreg_reg[0]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: design_1_i/M6_parametre_2/U0/Sreg_reg[1]/Q (HIGH)

 There are 182 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/q_reclrc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (615)
--------------------------------------------------
 There are 615 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.028        0.000                      0                  247        0.133        0.000                      0                  247        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 20.000}       40.000          25.000          
  CLKOUT0    {0.000 10.000}       20.000          50.000          
  CLKOUT1    {0.000 40.357}       80.714          12.389          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      12.633        0.000                       0                     2  
  CLKOUT0          15.028        0.000                      0                  226        0.133        0.000                      0                  226        9.500        0.000                       0                   126  
  CLKOUT1          77.187        0.000                      0                   19        0.173        0.000                      0                   19       39.857        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                 18.217        0.000                      0                    2        0.461        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       15.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.952ns (19.474%)  route 3.937ns (80.526%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.744     6.485    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     6.941 r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/Q
                         net (fo=18, routed)          1.386     8.327    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx_reg[6]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[1]_i_3/O
                         net (fo=2, routed)           0.731     9.182    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[1]_i_3_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.306 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_15/O
                         net (fo=1, routed)           0.789    10.094    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_15_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.218 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_5/O
                         net (fo=1, routed)           1.031    11.249    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.124    11.373 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.373    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.567    25.938    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X39Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.522    26.460    
                         clock uncertainty           -0.088    26.372    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.029    26.401    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         26.401    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.856ns (21.376%)  route 3.148ns (78.624%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.702    10.498    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.576    25.947    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/C
                         clock pessimism              0.547    26.494    
                         clock uncertainty           -0.088    26.406    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.631    25.775    inst_synchro/inst_synchro/ValueCounter3_reg[4]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.856ns (21.376%)  route 3.148ns (78.624%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.702    10.498    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.576    25.947    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/C
                         clock pessimism              0.547    26.494    
                         clock uncertainty           -0.088    26.406    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.631    25.775    inst_synchro/inst_synchro/ValueCounter3_reg[5]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.856ns (21.376%)  route 3.148ns (78.624%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.702    10.498    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.576    25.947    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                         clock pessimism              0.547    26.494    
                         clock uncertainty           -0.088    26.406    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.631    25.775    inst_synchro/inst_synchro/ValueCounter3_reg[6]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.856ns (21.376%)  route 3.148ns (78.624%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.702    10.498    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.576    25.947    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/C
                         clock pessimism              0.547    26.494    
                         clock uncertainty           -0.088    26.406    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.631    25.775    inst_synchro/inst_synchro/ValueCounter3_reg[7]
  -------------------------------------------------------------------
                         required time                         25.775    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.856ns (21.641%)  route 3.099ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.449    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.856ns (21.641%)  route 3.099ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.449    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.856ns (21.641%)  route 3.099ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.449    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[8]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.856ns (21.641%)  route 3.099ns (78.359%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.449    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[9]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.856ns (22.138%)  route 3.011ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 25.946 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/Q
                         net (fo=2, routed)           0.857     7.807    inst_synchro/inst_synchro/ValueCounter3_reg[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.931 f  inst_synchro/inst_synchro/ValueCounter3[0]_i_6/O
                         net (fo=1, routed)           0.639     8.570    inst_synchro/inst_synchro/ValueCounter3[0]_i_6_n_0
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.694 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.950     9.644    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.152     9.796 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.564    10.360    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y9          FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.576    25.947    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X37Y9          FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/C
                         clock pessimism              0.522    26.469    
                         clock uncertainty           -0.088    26.381    
    SLICE_X37Y9          FDRE (Setup_fdre_C_R)       -0.631    25.750    inst_synchro/inst_synchro/ValueCounter3_reg[0]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                 15.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.584     1.856    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X37Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/Q
                         net (fo=2, routed)           0.067     2.064    inst_init_codec/inst_ctrl_i2c/busy
    SLICE_X37Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.851     2.405    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X37Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/C
                         clock pessimism             -0.549     1.856    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.075     1.931    inst_init_codec/inst_ctrl_i2c/q_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_atteint_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X41Y17         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_atteint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  inst_init_codec/d_delai_trame_I2C_atteint_reg/Q
                         net (fo=3, routed)           0.080     2.081    inst_init_codec/d_delai_trame_I2C_atteint_reg_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.126 r  inst_init_codec/d_sel_cfg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.126    inst_init_codec/d_sel_cfg_reg[0]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.855     2.409    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/C
                         clock pessimism             -0.536     1.873    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.092     1.965    inst_init_codec/d_sel_cfg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_atteint_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_done_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X41Y17         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_atteint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  inst_init_codec/d_delai_trame_I2C_atteint_reg/Q
                         net (fo=3, routed)           0.081     2.082    inst_init_codec/d_delai_trame_I2C_atteint_reg_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  inst_init_codec/d_cfg_done_i_1/O
                         net (fo=1, routed)           0.000     2.127    inst_init_codec/d_cfg_done_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.855     2.409    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.091     1.964    inst_init_codec/d_cfg_done_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X39Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[2]/Q
                         net (fo=6, routed)           0.114     2.114    inst_init_codec/inst_ctrl_i2c/d_delai_reg[2]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1/O
                         net (fo=1, routed)           0.000     2.159    inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X38Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.121     1.992    inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.406%)  route 0.119ns (38.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.119     2.119    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.048     2.167 r  inst_init_codec/d_sel_cfg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.167    inst_init_codec/plusOp__0[4]
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.107     1.979    inst_init_codec/d_sel_cfg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.110     2.108    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.153    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt[1]_i_1_n_0
    SLICE_X41Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X41Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.536     1.870    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.092     1.962    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X37Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/Q
                         net (fo=5, routed)           0.109     2.108    inst_init_codec/inst_ctrl_i2c/d_delai_synch
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.045     2.153 r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_i_1/O
                         net (fo=1, routed)           0.000     2.153    inst_init_codec/inst_ctrl_i2c/q_busy_prec_i_1_n_0
    SLICE_X36Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
                         clock pessimism             -0.536     1.871    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.091     1.962    inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/q_sel_cfg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.513%)  route 0.144ns (50.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  inst_init_codec/d_sel_cfg_reg_reg[0]/Q
                         net (fo=8, routed)           0.144     2.145    inst_init_codec/d_sel_cfg_reg_reg[0]
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.071     1.944    inst_init_codec/q_sel_cfg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.026%)  route 0.119ns (38.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.119     2.119    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.164 r  inst_init_codec/d_sel_cfg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.164    inst_init_codec/plusOp__0[3]
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.091     1.963    inst_init_codec/d_sel_cfg_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.583     1.855    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X36Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.120     2.116    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg_n_0_[4]
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.161 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.161    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state[5]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.850     2.404    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X37Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.536     1.868    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.091     1.959    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  inst_synchro/inst_synchro/ClockBuf0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y19    inst_att/d_signal_on_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y19    inst_att/d_val_compteur_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y19    inst_att/d_val_compteur_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y20    inst_att/d_val_compteur_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y19    inst_att/d_val_compteur_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y19    inst_att/d_val_compteur_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y20    inst_att/d_val_compteur_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y20    inst_att/d_val_compteur_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y19    inst_att/d_signal_on_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y19    inst_att/d_val_compteur_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y19    inst_att/d_val_compteur_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y20    inst_att/d_val_compteur_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y19    inst_att/d_val_compteur_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y19    inst_att/d_val_compteur_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y20    inst_att/d_val_compteur_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y20    inst_att/d_val_compteur_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y20    inst_att/d_val_compteur_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X43Y17    inst_init_codec/d_cfg_busy_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y11    inst_synchro/inst_synchro/ValueCounter1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y11    inst_synchro/inst_synchro/ValueCounter1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y11    inst_synchro/inst_synchro/ValueCounter1_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y11    inst_synchro/inst_synchro/ValueCounter1_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y12    inst_synchro/inst_synchro/ValueCounter1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y12    inst_synchro/inst_synchro/ValueCounter1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y12    inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y12    inst_synchro/inst_synchro/ValueCounter1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       77.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.187ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.937ns (31.287%)  route 2.058ns (68.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.629     9.409    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism              0.544    87.128    
                         clock uncertainty           -0.104    87.024    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429    86.595    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         86.595    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                 77.187    

Slack (MET) :             77.187ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.937ns (31.287%)  route 2.058ns (68.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.629     9.409    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism              0.544    87.128    
                         clock uncertainty           -0.104    87.024    
    SLICE_X23Y47         FDRE (Setup_fdre_C_R)       -0.429    86.595    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         86.595    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                 77.187    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.937ns (34.505%)  route 1.779ns (65.495%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.443     8.448    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.332     8.780 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.350     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             78.106ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.937ns (37.335%)  route 1.573ns (62.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.985     7.855    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.149     8.004 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.587     8.592    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I4_O)        0.332     8.924 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     8.924    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.031    87.029    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         87.029    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 78.106    

Slack (MET) :             78.291ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.842ns (36.216%)  route 1.483ns (63.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.838     7.670    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.299     7.969 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.645     8.615    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.739 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     8.739    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)        0.031    87.029    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         87.029    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 78.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/Q
                         net (fo=4, routed)           0.092     2.067    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.112 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     2.112    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism             -0.537     1.847    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.092     1.939    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.229ns (63.927%)  route 0.129ns (36.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.129     2.091    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.101     2.192 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.192    inst_synchro/inst_gen_clk_codec/plusOp__0[4]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/Q
                         net (fo=6, routed)           0.168     2.144    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.189 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.189    inst_synchro/inst_gen_clk_codec/plusOp__0[5]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.092     1.926    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.622%)  route 0.129ns (36.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.129     2.091    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X23Y45         LUT4 (Prop_lut4_I2_O)        0.098     2.189 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.189    inst_synchro/inst_gen_clk_codec/plusOp__0[3]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     1.925    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q
                         net (fo=3, routed)           0.197     2.172    inst_synchro/inst_gen_clk_codec/I
    SLICE_X22Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.217 r  inst_synchro/inst_gen_clk_codec/d_bclk_i_1/O
                         net (fo=1, routed)           0.000     2.217    inst_synchro/inst_gen_clk_codec/d_bclk_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.091     1.925    inst_synchro/inst_gen_clk_codec/d_bclk_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.304%)  route 0.241ns (56.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.241     2.216    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X23Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.259 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     2.259    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.570%)  route 0.241ns (56.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.241     2.216    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.261 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.261    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.092     1.926    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.128     1.962 f  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/Q
                         net (fo=2, routed)           0.283     2.245    inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.098     2.343 r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]_i_1/O
                         net (fo=1, routed)           0.000     2.343    inst_synchro/inst_gen_clk_codec/plusOp[0]
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.183ns (33.984%)  route 0.355ns (66.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.355     2.332    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y47         LUT2 (Prop_lut2_I0_O)        0.042     2.374 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.374    inst_synchro/inst_gen_clk_codec/plusOp__0[1]
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.107     1.942    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.350%)  route 0.355ns (65.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.976 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.355     2.332    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.377 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.377    inst_synchro/inst_gen_clk_codec/plusOp__0[0]
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.091     1.926    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform(ns):       { 0.000 40.357 }
Period(ns):         80.714
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.714      78.559     BUFGCTRL_X0Y16  inst_synchro/inst_synchro/ClockBufer1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.714      79.465     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.714      79.286     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       18.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.217ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.008%)  route 0.810ns (63.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.744     6.485    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     6.941 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.810     7.751    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X39Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.568    25.939    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism              0.522    26.461    
                         clock uncertainty           -0.088    26.373    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.968    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         25.968    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 18.217    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.685%)  route 0.638ns (58.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.638     7.583    inst_init_codec/d_cfg_done
    SLICE_X43Y17         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.571    25.942    inst_init_codec/clk_p
    SLICE_X43Y17         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism              0.523    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X43Y17         FDCE (Recov_fdce_C_CLR)     -0.405    25.972    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         25.972    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 18.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.824%)  route 0.242ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.242     2.243    inst_init_codec/d_cfg_done
    SLICE_X43Y17         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.855     2.409    inst_init_codec/clk_p
    SLICE_X43Y17         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism             -0.535     1.874    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.307%)  route 0.309ns (68.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.998 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.309     2.308    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X39Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.779    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.528    





