# seven_segment_display_vhdl
Aim of this lab is to understand how to use 7 segment display on the Basys 3 FPGA board and design a digital circuit using 7 segment display. A design that can be show 4 different digits simultaneously should be made
