INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.sim/sim_1/synth/func/xsim/TestCHIConverter_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHIConverter
INFO: [VRFC 10-311] analyzing module Completer
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module FIFOInit
INFO: [VRFC 10-311] analyzing module FIFOInit__parameterized0
INFO: [VRFC 10-311] analyzing module FIFO_1
INFO: [VRFC 10-311] analyzing module FIFO_2
INFO: [VRFC 10-311] analyzing module FIFO_3
INFO: [VRFC 10-311] analyzing module FIFO__parameterized0
INFO: [VRFC 10-311] analyzing module FIFO__parameterized0_4
INFO: [VRFC 10-311] analyzing module FIFO__parameterized1
INFO: [VRFC 10-311] analyzing module FIFO__parameterized2
INFO: [VRFC 10-311] analyzing module FIFO__parameterized2_0
INFO: [VRFC 10-311] analyzing module FIFO__parameterized2_5
INFO: [VRFC 10-311] analyzing module FIFO__parameterized2_6
INFO: [VRFC 10-311] analyzing module FIFO__parameterized3
INFO: [VRFC 10-311] analyzing module FIFO__parameterized4
INFO: [VRFC 10-311] analyzing module FIFO__parameterized5
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FIFO' [C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCHIConverter
