// Seed: 76930584
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5
);
  id_6(
      id_6, (1'd0), id_4, id_5, (1'b0), 1 - id_6
  );
  always if (id_1) id_6 = 1;
endmodule
