// Seed: 1758026644
module module_0 ();
  tri0 id_1;
  assign id_1 = id_1 ^ id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0();
endmodule
module module_2 (
    output tri   id_0,
    output tri0  id_1,
    output tri1  id_2,
    output tri0  id_3,
    output uwire id_4,
    output tri1  id_5,
    output tri0  id_6
);
  wire id_8;
  assign id_1 = 1;
  supply1 id_9 = 1'b0;
endmodule
module module_3 (
    output tri0 id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri  id_4
);
  tri0 id_6;
  assign id_3 = 1'b0;
  assign id_6 = 1;
  module_2(
      id_3, id_0, id_0, id_1, id_0, id_3, id_3
  );
endmodule
