

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:30:02 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.022|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1168134|  1168134|  1168134|  1168134|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  1168132|  1168132|        23|         18|          1|  64896|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 18, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 17.6>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i16 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [conv_1/conv_1.cpp:8]   --->   Operation 30 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 31 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i12 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [conv_1/conv_1.cpp:11]   --->   Operation 32 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 33 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [conv_1/conv_1.cpp:14]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 35 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 36 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 37 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 39 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.42ns)   --->   "%icmp_ln8 = icmp eq i16 %indvar_flatten47, -640" [conv_1/conv_1.cpp:8]   --->   Operation 40 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln8 = add i16 %indvar_flatten47, 1" [conv_1/conv_1.cpp:8]   --->   Operation 41 'add' 'add_ln8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [conv_1/conv_1.cpp:8]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%r = add i5 1, %r_0" [conv_1/conv_1.cpp:8]   --->   Operation 43 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln11 = icmp eq i12 %indvar_flatten14, -1600" [conv_1/conv_1.cpp:11]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 45 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 46 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_10)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 47 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_13)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 48 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 49 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 50 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%and_ln35 = and i1 %icmp_ln18, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 51 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp eq i8 %indvar_flatten, 96" [conv_1/conv_1.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 53 'and' 'and_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 1, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 54 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %and_ln35_1, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 55 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 56 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35_1, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 57 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 58 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 2, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 59 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_10)   --->   "%select_ln35_6 = select i1 %and_ln35_1, i5 %add_ln26_4, i5 %select_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 60 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_10)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 3, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 62 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_13)   --->   "%select_ln35_7 = select i1 %and_ln35_1, i5 %add_ln26_5, i5 %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 63 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_13)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%xor_ln35_1 = xor i1 %icmp_ln14, true" [conv_1/conv_1.cpp:35]   --->   Operation 65 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 66 'or' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %and_ln35, %or_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 67 'and' 'and_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_4" [conv_1/conv_1.cpp:14]   --->   Operation 68 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%or_ln26 = or i1 %and_ln35_2, %and_ln35_1" [conv_1/conv_1.cpp:26]   --->   Operation 69 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln26_1 = or i1 %or_ln26, %icmp_ln11" [conv_1/conv_1.cpp:26]   --->   Operation 70 'or' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0" [conv_1/conv_1.cpp:26]   --->   Operation 71 'select' 'select_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.18ns)   --->   "%select_ln26_2 = select i1 %and_ln35_2, i6 %f, i6 %select_ln35_4" [conv_1/conv_1.cpp:26]   --->   Operation 72 'select' 'select_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %select_ln26_2 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 73 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln26 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 74 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_3 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.87ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_4, %zext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 77 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 79 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 80 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %select_ln35_1" [conv_1/conv_1.cpp:26]   --->   Operation 82 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %tmp_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_6, %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 87 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 88 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i12 %sext_ln26, %zext_ln35_1" [conv_1/conv_1.cpp:26]   --->   Operation 89 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 91 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 92 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.67ns)   --->   "%sub_ln26_1 = sub i13 %p_shl3_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 93 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %sub_ln26_1 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 95 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.67ns)   --->   "%add_ln26_8 = add i13 1, %sub_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 96 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 98 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_10 = add i12 %sext_ln26, %zext_ln35_3" [conv_1/conv_1.cpp:26]   --->   Operation 99 'add' 'add_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_10 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 100 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 101 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 102 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl2_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 103 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_13 = add i12 %sext_ln26, %zext_ln35_4" [conv_1/conv_1.cpp:26]   --->   Operation 104 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_13 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 105 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_13 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 106 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 107 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 108 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 109 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 110 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 112 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %indvar_flatten, 1" [conv_1/conv_1.cpp:14]   --->   Operation 114 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.24ns)   --->   "%select_ln14 = select i1 %or_ln35, i8 1, i8 %add_ln14" [conv_1/conv_1.cpp:14]   --->   Operation 115 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.54ns)   --->   "%add_ln11 = add i12 %indvar_flatten14, 1" [conv_1/conv_1.cpp:11]   --->   Operation 116 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i12 1, i12 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 117 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 118 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 119 [1/1] (1.67ns)   --->   "%add_ln26_9 = add i13 2, %sub_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i13 %add_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i13 %sub_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 123 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 124 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 125 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 126 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 126 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 129 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 4 <SV = 3> <Delay = 36.0>
ST_4 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0" [conv_1/conv_1.cpp:26]   --->   Operation 132 'select' 'select_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.67ns)   --->   "%add_ln26_11 = add i13 1, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 133 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i13 %add_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 135 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.67ns)   --->   "%add_ln26_12 = add i13 2, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 136 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i13 %add_ln26_12 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 137 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 138 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 139 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 139 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [2/2] (23.6ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 140 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 141 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 142 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 143 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 143 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 144 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 144 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 145 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i13 %sub_ln26_3 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_14" [conv_1/conv_1.cpp:26]   --->   Operation 147 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.67ns)   --->   "%add_ln26_14 = add i13 1, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 148 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i13 %add_ln26_14 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 150 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 151 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 153 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 154 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 155 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 156 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 157 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 23.6>
ST_6 : Operation 158 [1/1] (1.67ns)   --->   "%add_ln26_15 = add i13 2, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 158 'add' 'add_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i13 %add_ln26_15 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 159 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 160 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 161 [2/2] (23.6ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 161 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 162 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 164 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 165 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 166 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 166 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 168 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_load_4, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 169 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 170 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 23.6>
ST_8 : Operation 171 [2/2] (23.6ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 171 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_load_4, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 172 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_load_5, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 173 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 174 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 174 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_load_5, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 175 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.6>
ST_10 : Operation 177 [2/2] (23.6ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 178 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_load_7, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 179 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 180 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_load_7, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 181 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_load_8, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 182 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 23.6>
ST_12 : Operation 183 [2/2] (23.6ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 183 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_load_8, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 184 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 185 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 23.6>
ST_14 : Operation 186 [2/2] (23.6ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 187 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 187 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 23.6>
ST_16 : Operation 188 [2/2] (23.6ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 188 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 189 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 189 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 23.6>
ST_18 : Operation 190 [2/2] (23.6ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 191 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 191 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/1] (1.56ns)   --->   "%wr = add i2 1, %select_ln26" [conv_1/conv_1.cpp:18]   --->   Operation 192 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 23.6>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 193 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 194 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 195 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 196 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 197 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 198 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %select_ln26_2 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 199 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %select_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 200 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26, %zext_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 201 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 202 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 203 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 204 [2/2] (23.6ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 204 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv_1/conv_1.cpp:18]   --->   Operation 205 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv_1/conv_1.cpp:18]   --->   Operation 206 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_3" [conv_1/conv_1.cpp:31]   --->   Operation 207 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 208 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 208 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 209 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 209 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 210 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 23.6>
ST_23 : Operation 211 [2/2] (23.6ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 211 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 33.5>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 212 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64896, i64 64896, i64 64896) nounwind"   --->   Operation 213 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 214 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 215 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 217 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:20]   --->   Operation 218 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 219 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 220 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 220 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 221 'bitcast' 'bitcast_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 222 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 223 'trunc' 'trunc_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 224 'icmp' 'icmp_ln34' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 225 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 226 'or' 'or_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 227 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv_1/conv_1.cpp:34]   --->   Operation 228 'and' 'and_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 229 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 230 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 231 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 232 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
br_ln8               (br               ) [ 01111111111111111111111110]
indvar_flatten47     (phi              ) [ 00111111111111111111111110]
r_0                  (phi              ) [ 00111111111111111111111110]
indvar_flatten14     (phi              ) [ 00111111111111111111111110]
c_0                  (phi              ) [ 00111111111111111111111110]
indvar_flatten       (phi              ) [ 00111111111111111111111110]
f_0                  (phi              ) [ 00111111111111111111111110]
wr_0                 (phi              ) [ 00111110000000000000111110]
w_sum_0              (phi              ) [ 00111110000000000000001110]
c                    (add              ) [ 00000000000000000000000000]
add_ln26_2           (add              ) [ 00000000000000000000000000]
icmp_ln8             (icmp             ) [ 00111111111111111111111110]
add_ln8              (add              ) [ 01111111111111111111111110]
br_ln8               (br               ) [ 00000000000000000000000000]
r                    (add              ) [ 00000000000000000000000000]
icmp_ln11            (icmp             ) [ 00000000000000000000000000]
select_ln35          (select           ) [ 00000000000000000000000000]
select_ln35_1        (select           ) [ 01111111111111111111111110]
select_ln35_2        (select           ) [ 00000000000000000000000000]
select_ln35_3        (select           ) [ 00000000000000000000000000]
xor_ln35             (xor              ) [ 00000000000000000000000000]
icmp_ln18            (icmp             ) [ 00000000000000000000000000]
and_ln35             (and              ) [ 00000000000000000000000000]
icmp_ln14            (icmp             ) [ 00000000000000000000000000]
and_ln35_1           (and              ) [ 00000000000000000000000000]
add_ln26_3           (add              ) [ 00000000000000000000000000]
or_ln35              (or               ) [ 00000000000000000000000000]
select_ln35_4        (select           ) [ 00000000000000000000000000]
select_ln35_5        (select           ) [ 01111111111111111111111110]
zext_ln35_1          (zext             ) [ 00000000000000000000000000]
add_ln26_4           (add              ) [ 00000000000000000000000000]
select_ln35_6        (select           ) [ 00000000000000000000000000]
zext_ln35_3          (zext             ) [ 00000000000000000000000000]
add_ln26_5           (add              ) [ 00000000000000000000000000]
select_ln35_7        (select           ) [ 00000000000000000000000000]
zext_ln35_4          (zext             ) [ 00000000000000000000000000]
xor_ln35_1           (xor              ) [ 00000000000000000000000000]
or_ln35_1            (or               ) [ 00000000000000000000000000]
and_ln35_2           (and              ) [ 00000000000000000000000000]
f                    (add              ) [ 00000000000000000000000000]
or_ln26              (or               ) [ 00000000000000000000000000]
or_ln26_1            (or               ) [ 00011000000000000000000000]
select_ln26          (select           ) [ 00011111111111111111000000]
select_ln26_2        (select           ) [ 01111111111111111111111110]
zext_ln26_1          (zext             ) [ 00000000000000000000000000]
zext_ln18            (zext             ) [ 00000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_4          (zext             ) [ 00000000000000000000000000]
add_ln26_6           (add              ) [ 00000000000000000000000000]
zext_ln26_5          (zext             ) [ 00000000000000000000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 00010000000000000000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 00010000000000000000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 00010000000000000000000000]
add_ln26             (add              ) [ 00000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_6          (zext             ) [ 00000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_7          (zext             ) [ 00000000000000000000000000]
sub_ln26             (sub              ) [ 00000000000000000000000000]
sext_ln26            (sext             ) [ 00000000000000000000000000]
add_ln26_7           (add              ) [ 00000000000000000000000000]
sext_ln26_1          (sext             ) [ 00000000000000000000000000]
trunc_ln26           (trunc            ) [ 00000000000000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln26_1           (sub              ) [ 00010000000000000000000000]
zext_ln26_8          (zext             ) [ 00000000000000000000000000]
conv_input_addr      (getelementptr    ) [ 00010000000000000000000000]
add_ln26_8           (add              ) [ 00000000000000000000000000]
zext_ln26_9          (zext             ) [ 00000000000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 00010000000000000000000000]
add_ln26_10          (add              ) [ 00000000000000000000000000]
sext_ln26_2          (sext             ) [ 00000000000000000000000000]
trunc_ln26_1         (trunc            ) [ 00000000000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln26_2           (sub              ) [ 00011000000000000000000000]
add_ln26_13          (add              ) [ 00000000000000000000000000]
sext_ln26_3          (sext             ) [ 00000000000000000000000000]
trunc_ln26_2         (trunc            ) [ 00000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln26_3           (sub              ) [ 00011110000000000000000000]
add_ln14             (add              ) [ 00000000000000000000000000]
select_ln14          (select           ) [ 01111111111111111111111110]
add_ln11             (add              ) [ 00000000000000000000000000]
select_ln11          (select           ) [ 01111111111111111111111110]
br_ln0               (br               ) [ 01111111111111111111111110]
add_ln26_9           (add              ) [ 00000000000000000000000000]
zext_ln26_10         (zext             ) [ 00000000000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 00001000000000000000000000]
zext_ln26_11         (zext             ) [ 00000000000000000000000000]
conv_input_addr_3    (getelementptr    ) [ 00001000000000000000000000]
conv_1_weights_0_0_l (load             ) [ 00001000000000000000000000]
conv_input_load      (load             ) [ 00001000000000000000000000]
conv_input_load_1    (load             ) [ 00001100000000000000000000]
conv_1_weights_1_0_l (load             ) [ 00001111000000000000000000]
conv_1_weights_2_0_l (load             ) [ 00001111111000000000000000]
select_ln26_1        (select           ) [ 00000100000000000000000000]
add_ln26_11          (add              ) [ 00000000000000000000000000]
zext_ln26_12         (zext             ) [ 00000000000000000000000000]
conv_input_addr_4    (getelementptr    ) [ 00000100000000000000000000]
add_ln26_12          (add              ) [ 00000000000000000000000000]
zext_ln26_13         (zext             ) [ 00000000000000000000000000]
conv_input_addr_5    (getelementptr    ) [ 00000100000000000000000000]
tmp_s                (fmul             ) [ 00000100000000000000000000]
conv_input_load_2    (load             ) [ 00000110000000000000000000]
conv_input_load_3    (load             ) [ 00000111000000000000000000]
zext_ln26_14         (zext             ) [ 00000000000000000000000000]
conv_input_addr_6    (getelementptr    ) [ 00000010000000000000000000]
add_ln26_14          (add              ) [ 00000000000000000000000000]
zext_ln26_15         (zext             ) [ 00000000000000000000000000]
conv_input_addr_7    (getelementptr    ) [ 00000010000000000000000000]
w_sum_3              (fadd             ) [ 00000011000000000000000000]
tmp_1_0_1            (fmul             ) [ 00000011000000000000000000]
conv_input_load_4    (load             ) [ 00000011100000000000000000]
conv_input_load_5    (load             ) [ 00000011110000000000000000]
add_ln26_15          (add              ) [ 00000000000000000000000000]
zext_ln26_16         (zext             ) [ 00000000000000000000000000]
conv_input_addr_8    (getelementptr    ) [ 00000001000000000000000000]
tmp_1_0_2            (fmul             ) [ 00000001110000000000000000]
conv_input_load_6    (load             ) [ 00000001111000000000000000]
conv_input_load_7    (load             ) [ 00000001111100000000000000]
w_sum_3_0_1          (fadd             ) [ 00000000110000000000000000]
tmp_1_1              (fmul             ) [ 00000000111100000000000000]
conv_input_load_8    (load             ) [ 00000000111110000000000000]
tmp_1_1_1            (fmul             ) [ 00000000011111000000000000]
w_sum_3_0_2          (fadd             ) [ 00000000001100000000000000]
tmp_1_1_2            (fmul             ) [ 00000000001111110000000000]
tmp_1_2              (fmul             ) [ 00000000000111111100000000]
w_sum_3_1            (fadd             ) [ 00000000000011000000000000]
tmp_1_2_1            (fmul             ) [ 00000000000011111111000000]
tmp_1_2_2            (fmul             ) [ 00110000000001111111110000]
w_sum_3_1_1          (fadd             ) [ 00000000000000110000000000]
w_sum_3_1_2          (fadd             ) [ 00000000000000001100000000]
w_sum_3_2            (fadd             ) [ 00000000000000000011000000]
w_sum_3_2_1          (fadd             ) [ 00110000000000000000110000]
wr                   (add              ) [ 01111110000000000000111110]
zext_ln35            (zext             ) [ 00000000000000000000000000]
mul_ln35             (mul              ) [ 00000000000000000000000000]
zext_ln35_2          (zext             ) [ 00000000000000000000000000]
add_ln35             (add              ) [ 00000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26            (zext             ) [ 00000000000000000000000000]
zext_ln26_2          (zext             ) [ 00000000000000000000000000]
zext_ln26_3          (zext             ) [ 00000000000000000000000000]
add_ln35_1           (add              ) [ 00000000000000000000000000]
zext_ln35_5          (zext             ) [ 00000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 00011110000000000000011110]
icmp_ln18_1          (icmp             ) [ 00111111111111111111111110]
br_ln18              (br               ) [ 00000000000000000000000000]
conv_1_bias_addr     (getelementptr    ) [ 00010000000000000000010000]
w_sum_3_2_2          (fadd             ) [ 01101110000000000000001110]
conv_1_bias_load     (load             ) [ 00001110000000000000001110]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln20    (specpipeline     ) [ 00000000000000000000000000]
empty_4              (specregionend    ) [ 00000000000000000000000000]
w_sum                (fadd             ) [ 00000000000000000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000]
trunc_ln34           (trunc            ) [ 00000000000000000000000000]
icmp_ln34            (icmp             ) [ 00000000000000000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000000000000000]
or_ln34              (or               ) [ 00000000000000000000000000]
tmp_5                (fcmp             ) [ 00000000000000000000000000]
and_ln34             (and              ) [ 00000000000000000000000000]
w_sum_1              (select           ) [ 00000000000000000000000000]
store_ln35           (store            ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000]
ret_ln42             (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter1_Loop_W_Row_L"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="conv_1_weights_0_0_a_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_1_weights_1_0_a_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_1_weights_2_0_a_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="conv_input_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv_input_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/2 conv_input_load_1/2 conv_input_load_2/3 conv_input_load_3/3 conv_input_load_4/4 conv_input_load_5/4 conv_input_load_6/5 conv_input_load_7/5 conv_input_load_8/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_input_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="13" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_input_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_3/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv_input_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_4/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="conv_input_addr_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="13" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_5/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_input_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="13" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_6/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="conv_input_addr_7_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="13" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_7/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_input_addr_8_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="13" slack="0"/>
<pin id="230" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_8/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_out_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="conv_1_bias_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/20 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln35_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="4"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/24 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten47_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten47_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="16" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="r_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten14_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="1"/>
<pin id="283" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten14_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="c_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="indvar_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="f_0_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="f_0_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="wr_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="wr_0_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="2" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_sum_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="w_sum_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/4 w_sum_3_0_1/6 w_sum_3_0_2/8 w_sum_3_1/10 w_sum_3_1_1/12 w_sum_3_1_2/14 w_sum_3_2/16 w_sum_3_2_1/18 w_sum_3_2_2/20 w_sum/23 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 tmp_1_0_1/4 tmp_1_0_2/5 tmp_1_1/6 tmp_1_1_1/7 tmp_1_1_2/8 tmp_1_2/9 tmp_1_2_1/10 tmp_1_2_2/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/24 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 conv_input_load_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 conv_input_load_4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_1 tmp_1_1 tmp_1_2_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_input_load_3 conv_input_load_8 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 w_sum_3_0_2 w_sum_3_1 w_sum_3_1_1 w_sum_3_1_2 w_sum_3_2 w_sum_3_2_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 tmp_1_1_2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="c_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln26_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="12" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln35_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln35_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln35_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln35_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln35_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln18_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln35_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln14_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln35_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln26_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="0"/>
<pin id="501" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln35_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln35_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln35_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln35_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln26_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln35_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln35_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln26_5_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="0" index="1" bw="5" slack="0"/>
<pin id="551" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln35_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln35_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln35_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln35_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln35_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="f_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln26_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln26_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln26_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="2" slack="0"/>
<pin id="606" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln26_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="6" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln26_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln18_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln26_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln26_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln26_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln26_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln26_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="5" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln26_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sub_ln26_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln26_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln26_7_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="0"/>
<pin id="693" dir="0" index="1" bw="5" slack="0"/>
<pin id="694" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln26_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln26_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_shl3_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="0"/>
<pin id="707" dir="0" index="1" bw="11" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sub_ln26_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="0"/>
<pin id="715" dir="0" index="1" bw="12" slack="0"/>
<pin id="716" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln26_8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln26_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="13" slack="0"/>
<pin id="727" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln26_9_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="13" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln26_10_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln26_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="0"/>
<pin id="743" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln26_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_shl2_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="0"/>
<pin id="751" dir="0" index="1" bw="11" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sub_ln26_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="13" slack="0"/>
<pin id="759" dir="0" index="1" bw="12" slack="0"/>
<pin id="760" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln26_13_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="0"/>
<pin id="766" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln26_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln26_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="12" slack="0"/>
<pin id="775" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_shl_cast_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="0"/>
<pin id="779" dir="0" index="1" bw="11" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sub_ln26_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="13" slack="0"/>
<pin id="787" dir="0" index="1" bw="12" slack="0"/>
<pin id="788" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln14_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="select_ln14_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="8" slack="0"/>
<pin id="801" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln11_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln11_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="12" slack="0"/>
<pin id="815" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln26_9_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="0" index="1" bw="13" slack="1"/>
<pin id="822" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln26_10_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="13" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln26_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln26_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="2"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="32" slack="2"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln26_11_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="13" slack="2"/>
<pin id="844" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln26_12_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln26_12_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="0" index="1" bw="13" slack="2"/>
<pin id="854" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln26_13_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="13" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln26_14_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="13" slack="3"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln26_14_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="13" slack="3"/>
<pin id="868" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln26_15_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="13" slack="0"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln26_15_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="13" slack="4"/>
<pin id="878" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln26_16_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="13" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="wr_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="2" slack="17"/>
<pin id="888" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/19 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln35_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="18"/>
<pin id="892" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/20 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln35_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="18"/>
<pin id="895" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/20 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="15" slack="0"/>
<pin id="898" dir="0" index="1" bw="10" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln26_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="15" slack="0"/>
<pin id="905" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/20 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln26_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="6" slack="18"/>
<pin id="909" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/20 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln26_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="18"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/20 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln35_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="0"/>
<pin id="916" dir="0" index="1" bw="6" slack="0"/>
<pin id="917" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/20 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln35_5_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/20 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln18_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="1"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/20 "/>
</bind>
</comp>

<comp id="930" class="1004" name="bitcast_ln34_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/24 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="0" index="2" bw="6" slack="0"/>
<pin id="938" dir="0" index="3" bw="6" slack="0"/>
<pin id="939" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln34_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/24 "/>
</bind>
</comp>

<comp id="948" class="1004" name="icmp_ln34_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/24 "/>
</bind>
</comp>

<comp id="954" class="1004" name="icmp_ln34_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="23" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/24 "/>
</bind>
</comp>

<comp id="960" class="1004" name="or_ln34_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/24 "/>
</bind>
</comp>

<comp id="966" class="1004" name="and_ln34_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="w_sum_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="32" slack="0"/>
<pin id="976" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/24 "/>
</bind>
</comp>

<comp id="981" class="1007" name="grp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="0"/>
<pin id="983" dir="0" index="1" bw="5" slack="0"/>
<pin id="984" dir="0" index="2" bw="5" slack="0"/>
<pin id="985" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/20 add_ln35/20 "/>
</bind>
</comp>

<comp id="990" class="1005" name="icmp_ln8_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln8_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln35_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="select_ln35_5_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="0"/>
<pin id="1007" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="or_ln26_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="2"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln26_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln26_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2" slack="17"/>
<pin id="1018" dir="1" index="1" bw="2" slack="17"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="select_ln26_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="0"/>
<pin id="1023" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="conv_1_weights_0_0_a_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="7" slack="1"/>
<pin id="1030" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="1033" class="1005" name="conv_1_weights_1_0_a_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="7" slack="1"/>
<pin id="1035" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="1038" class="1005" name="conv_1_weights_2_0_a_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="7" slack="1"/>
<pin id="1040" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="1043" class="1005" name="sub_ln26_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="13" slack="1"/>
<pin id="1045" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="conv_input_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="1"/>
<pin id="1050" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="conv_input_addr_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="12" slack="1"/>
<pin id="1055" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="sub_ln26_2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="13" slack="1"/>
<pin id="1060" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sub_ln26_3_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="13" slack="3"/>
<pin id="1067" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="select_ln14_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="select_ln11_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="0"/>
<pin id="1079" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="conv_input_addr_2_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="12" slack="1"/>
<pin id="1084" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="conv_input_addr_3_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="12" slack="1"/>
<pin id="1089" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_3 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="conv_1_weights_0_0_l_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="1"/>
<pin id="1094" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="1097" class="1005" name="conv_1_weights_1_0_l_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="3"/>
<pin id="1099" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="1102" class="1005" name="conv_1_weights_2_0_l_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="6"/>
<pin id="1104" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="1107" class="1005" name="select_ln26_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="conv_input_addr_4_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="12" slack="1"/>
<pin id="1114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_4 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="conv_input_addr_5_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="12" slack="1"/>
<pin id="1119" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_5 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="conv_input_addr_6_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="12" slack="1"/>
<pin id="1124" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_6 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="conv_input_addr_7_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="1"/>
<pin id="1129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_7 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="conv_input_load_5_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="3"/>
<pin id="1134" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_input_load_5 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="conv_input_addr_8_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_8 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="conv_input_load_7_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="4"/>
<pin id="1144" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_input_load_7 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_1_1_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="4"/>
<pin id="1149" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_1_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="6"/>
<pin id="1154" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_1_2_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="8"/>
<pin id="1159" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="wr_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="1"/>
<pin id="1164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1168" class="1005" name="conv_out_addr_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="15" slack="4"/>
<pin id="1170" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1173" class="1005" name="icmp_ln18_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="conv_1_bias_addr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="5" slack="1"/>
<pin id="1179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="w_sum_3_2_2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="conv_1_bias_load_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="2"/>
<pin id="1190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="114" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="135" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="142" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="171"><net_src comp="121" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="128" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="210" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="356"><net_src comp="352" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="149" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="155" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="155" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="375"><net_src comp="155" pin="7"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="377"><net_src comp="155" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="352" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="386"><net_src comp="155" pin="7"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="388"><net_src comp="155" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="393"><net_src comp="348" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="398"><net_src comp="352" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="404"><net_src comp="296" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="296" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="263" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="36" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="263" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="274" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="285" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="296" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="430" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="424" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="274" pin="4"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="430" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="400" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="430" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="406" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="430" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="329" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="44" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="307" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="468" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="436" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="492" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="430" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="318" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="492" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="498" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="436" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="436" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="492" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="452" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="48" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="436" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="492" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="460" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="486" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="42" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="430" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="480" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="50" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="510" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="578" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="492" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="430" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="28" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="329" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="578" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="584" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="510" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="602" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="52" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="602" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="20" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="618" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="655"><net_src comp="622" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="444" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="20" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="58" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="651" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="28" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="665" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="526" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="691" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="60" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="28" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="697" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="728"><net_src comp="62" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="713" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="739"><net_src comp="687" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="544" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="60" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="28" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="741" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="687" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="562" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="60" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="28" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="769" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="307" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="64" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="504" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="64" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="285" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="66" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="430" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="66" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="805" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="68" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="832"><net_src comp="829" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="838"><net_src comp="30" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="839"><net_src comp="336" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="840"><net_src comp="833" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="845"><net_src comp="62" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="855"><net_src comp="68" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="869"><net_src comp="62" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="879"><net_src comp="68" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="889"><net_src comp="70" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="901"><net_src comp="74" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="20" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="906"><net_src comp="896" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="918"><net_src comp="903" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="907" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="929"><net_src comp="44" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="348" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="940"><net_src comp="104" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="106" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="108" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="930" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="934" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="110" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="944" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="112" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="948" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="360" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="348" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="30" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="980"><net_src comp="972" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="986"><net_src comp="72" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="890" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="893" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="989"><net_src comp="981" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="993"><net_src comp="412" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="418" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1002"><net_src comp="444" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1008"><net_src comp="518" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1014"><net_src comp="596" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1019"><net_src comp="602" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1024"><net_src comp="610" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1031"><net_src comp="114" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1036"><net_src comp="121" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1041"><net_src comp="128" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1046"><net_src comp="713" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1051"><net_src comp="135" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1056"><net_src comp="142" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1061"><net_src comp="757" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1068"><net_src comp="785" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1075"><net_src comp="797" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1080"><net_src comp="811" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1085"><net_src comp="178" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1090"><net_src comp="185" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1095"><net_src comp="149" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1100"><net_src comp="166" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1105"><net_src comp="172" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1110"><net_src comp="833" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1115"><net_src comp="194" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1120"><net_src comp="201" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1125"><net_src comp="210" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1130"><net_src comp="217" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1135"><net_src comp="155" pin="7"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1140"><net_src comp="226" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1145"><net_src comp="155" pin="7"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1150"><net_src comp="352" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1155"><net_src comp="352" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1160"><net_src comp="352" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1165"><net_src comp="885" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1171"><net_src comp="234" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1176"><net_src comp="925" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="241" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1185"><net_src comp="348" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1191"><net_src comp="248" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {24 }
 - Input state : 
	Port: conv_1 : conv_input | {2 3 4 5 6 7 }
	Port: conv_1 : conv_1_bias | {20 21 }
	Port: conv_1 : conv_1_weights_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln26_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		xor_ln35 : 2
		icmp_ln18 : 1
		and_ln35 : 2
		icmp_ln14 : 1
		and_ln35_1 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		add_ln26_4 : 3
		select_ln35_6 : 2
		zext_ln35_3 : 3
		add_ln26_5 : 3
		select_ln35_7 : 2
		zext_ln35_4 : 3
		xor_ln35_1 : 2
		or_ln35_1 : 2
		and_ln35_2 : 2
		f : 3
		or_ln26 : 2
		or_ln26_1 : 2
		select_ln26 : 2
		select_ln26_2 : 4
		zext_ln26_1 : 5
		zext_ln18 : 3
		tmp_3 : 3
		zext_ln26_4 : 4
		add_ln26_6 : 5
		zext_ln26_5 : 6
		conv_1_weights_0_0_a : 7
		conv_1_weights_1_0_a : 7
		conv_1_weights_2_0_a : 7
		add_ln26 : 4
		tmp_6 : 5
		zext_ln26_6 : 6
		tmp_7 : 5
		zext_ln26_7 : 6
		sub_ln26 : 7
		sext_ln26 : 8
		add_ln26_7 : 9
		sext_ln26_1 : 10
		trunc_ln26 : 10
		p_shl3_cast : 11
		sub_ln26_1 : 12
		zext_ln26_8 : 13
		conv_input_addr : 14
		add_ln26_8 : 13
		zext_ln26_9 : 14
		conv_input_addr_1 : 15
		add_ln26_10 : 9
		sext_ln26_2 : 10
		trunc_ln26_1 : 10
		p_shl2_cast : 11
		sub_ln26_2 : 12
		add_ln26_13 : 9
		sext_ln26_3 : 10
		trunc_ln26_2 : 10
		p_shl_cast : 11
		sub_ln26_3 : 12
		conv_1_weights_0_0_l : 8
		conv_input_load : 15
		conv_input_load_1 : 16
		conv_1_weights_1_0_l : 8
		conv_1_weights_2_0_l : 8
		add_ln14 : 1
		select_ln14 : 2
		add_ln11 : 1
		select_ln11 : 2
	State 3
		zext_ln26_10 : 1
		conv_input_addr_2 : 2
		conv_input_addr_3 : 1
		tmp_s : 1
		conv_input_load_2 : 3
		conv_input_load_3 : 2
	State 4
		zext_ln26_12 : 1
		conv_input_addr_4 : 2
		zext_ln26_13 : 1
		conv_input_addr_5 : 2
		w_sum_3 : 1
		conv_input_load_4 : 3
		conv_input_load_5 : 3
	State 5
		conv_input_addr_6 : 1
		zext_ln26_15 : 1
		conv_input_addr_7 : 2
		conv_input_load_6 : 2
		conv_input_load_7 : 3
	State 6
		zext_ln26_16 : 1
		conv_input_addr_8 : 2
		conv_input_load_8 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		mul_ln35 : 1
		add_ln35 : 2
		tmp_1 : 3
		zext_ln26 : 4
		add_ln35_1 : 5
		zext_ln35_5 : 6
		conv_out_addr : 7
		br_ln18 : 1
		conv_1_bias_addr : 1
		conv_1_bias_load : 2
	State 21
	State 22
	State 23
	State 24
		empty_4 : 1
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_5 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_348      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_352      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_400       |    0    |    0    |    15   |
|          |   add_ln26_2_fu_406  |    0    |    0    |    15   |
|          |    add_ln8_fu_418    |    0    |    0    |    23   |
|          |       r_fu_424       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_498  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_530  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_548  |    0    |    0    |    15   |
|          |       f_fu_584       |    0    |    0    |    15   |
|          |   add_ln26_6_fu_638  |    0    |    0    |    15   |
|          |    add_ln26_fu_651   |    0    |    0    |    15   |
|          |   add_ln26_7_fu_691  |    0    |    0    |    13   |
|    add   |   add_ln26_8_fu_724  |    0    |    0    |    17   |
|          |  add_ln26_10_fu_735  |    0    |    0    |    13   |
|          |  add_ln26_13_fu_763  |    0    |    0    |    13   |
|          |    add_ln14_fu_791   |    0    |    0    |    15   |
|          |    add_ln11_fu_805   |    0    |    0    |    12   |
|          |   add_ln26_9_fu_819  |    0    |    0    |    17   |
|          |  add_ln26_11_fu_841  |    0    |    0    |    17   |
|          |  add_ln26_12_fu_851  |    0    |    0    |    17   |
|          |  add_ln26_14_fu_865  |    0    |    0    |    17   |
|          |  add_ln26_15_fu_875  |    0    |    0    |    17   |
|          |       wr_fu_885      |    0    |    0    |    10   |
|          |   add_ln35_1_fu_914  |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_360     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_436  |    0    |    0    |    5    |
|          | select_ln35_1_fu_444 |    0    |    0    |    5    |
|          | select_ln35_2_fu_452 |    0    |    0    |    5    |
|          | select_ln35_3_fu_460 |    0    |    0    |    5    |
|          | select_ln35_4_fu_510 |    0    |    0    |    6    |
|          | select_ln35_5_fu_518 |    0    |    0    |    5    |
|  select  | select_ln35_6_fu_536 |    0    |    0    |    5    |
|          | select_ln35_7_fu_554 |    0    |    0    |    5    |
|          |  select_ln26_fu_602  |    0    |    0    |    2    |
|          | select_ln26_2_fu_610 |    0    |    0    |    6    |
|          |  select_ln14_fu_797  |    0    |    0    |    8    |
|          |  select_ln11_fu_811  |    0    |    0    |    12   |
|          | select_ln26_1_fu_833 |    0    |    0    |    32   |
|          |    w_sum_1_fu_972    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_412   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_430   |    0    |    0    |    13   |
|          |   icmp_ln18_fu_474   |    0    |    0    |    8    |
|   icmp   |   icmp_ln14_fu_486   |    0    |    0    |    11   |
|          |  icmp_ln18_1_fu_925  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_948   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_954  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_681   |    0    |    0    |    14   |
|    sub   |   sub_ln26_1_fu_713  |    0    |    0    |    17   |
|          |   sub_ln26_2_fu_757  |    0    |    0    |    17   |
|          |   sub_ln26_3_fu_785  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_504    |    0    |    0    |    2    |
|          |   or_ln35_1_fu_572   |    0    |    0    |    2    |
|    or    |    or_ln26_fu_590    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_596   |    0    |    0    |    2    |
|          |    or_ln34_fu_960    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_480   |    0    |    0    |    2    |
|    and   |   and_ln35_1_fu_492  |    0    |    0    |    2    |
|          |   and_ln35_2_fu_578  |    0    |    0    |    2    |
|          |    and_ln34_fu_966   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_468   |    0    |    0    |    2    |
|          |   xor_ln35_1_fu_566  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_981      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln35_1_fu_526  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_544  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_562  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_618  |    0    |    0    |    0    |
|          |   zext_ln18_fu_622   |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_634  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_644  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_665  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_677  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_719  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_730  |    0    |    0    |    0    |
|   zext   |  zext_ln26_10_fu_824 |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_829 |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_846 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_856 |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_861 |    0    |    0    |    0    |
|          |  zext_ln26_15_fu_870 |    0    |    0    |    0    |
|          |  zext_ln26_16_fu_880 |    0    |    0    |    0    |
|          |   zext_ln35_fu_890   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_893  |    0    |    0    |    0    |
|          |   zext_ln26_fu_903   |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_907  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_910  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_920  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_626     |    0    |    0    |    0    |
|          |     tmp_6_fu_657     |    0    |    0    |    0    |
|          |     tmp_7_fu_669     |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_705  |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_749  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_777  |    0    |    0    |    0    |
|          |     tmp_1_fu_896     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln26_fu_687   |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_697  |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_741  |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_769  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_701  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_1_fu_745 |    0    |    0    |    0    |
|          |  trunc_ln26_2_fu_773 |    0    |    0    |    0    |
|          |   trunc_ln34_fu_944  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_934      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1603  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    conv_1_bias   |    1   |    0   |    0   |
|conv_1_weights_0_0|    1   |    0   |    0   |
|conv_1_weights_1_0|    1   |    0   |    0   |
|conv_1_weights_2_0|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_994       |   16   |
|         c_0_reg_292         |    5   |
|  conv_1_bias_addr_reg_1177  |    5   |
|  conv_1_bias_load_reg_1188  |   32   |
|conv_1_weights_0_0_a_reg_1028|    7   |
|conv_1_weights_0_0_l_reg_1092|   32   |
|conv_1_weights_1_0_a_reg_1033|    7   |
|conv_1_weights_1_0_l_reg_1097|   32   |
|conv_1_weights_2_0_a_reg_1038|    7   |
|conv_1_weights_2_0_l_reg_1102|   32   |
|  conv_input_addr_1_reg_1053 |   12   |
|  conv_input_addr_2_reg_1082 |   12   |
|  conv_input_addr_3_reg_1087 |   12   |
|  conv_input_addr_4_reg_1112 |   12   |
|  conv_input_addr_5_reg_1117 |   12   |
|  conv_input_addr_6_reg_1122 |   12   |
|  conv_input_addr_7_reg_1127 |   12   |
|  conv_input_addr_8_reg_1137 |   12   |
|   conv_input_addr_reg_1048  |   12   |
|  conv_input_load_5_reg_1132 |   32   |
|  conv_input_load_7_reg_1142 |   32   |
|    conv_out_addr_reg_1168   |   15   |
|         f_0_reg_314         |    6   |
|     icmp_ln18_1_reg_1173    |    1   |
|       icmp_ln8_reg_990      |    1   |
|   indvar_flatten14_reg_281  |   12   |
|   indvar_flatten47_reg_259  |   16   |
|    indvar_flatten_reg_303   |    8   |
|      or_ln26_1_reg_1011     |    1   |
|         r_0_reg_270         |    5   |
|           reg_366           |   32   |
|           reg_372           |   32   |
|           reg_378           |   32   |
|           reg_383           |   32   |
|           reg_390           |   32   |
|           reg_395           |   32   |
|     select_ln11_reg_1077    |   12   |
|     select_ln14_reg_1072    |    8   |
|    select_ln26_1_reg_1107   |   32   |
|    select_ln26_2_reg_1021   |    6   |
|     select_ln26_reg_1016    |    2   |
|    select_ln35_1_reg_999    |    5   |
|    select_ln35_5_reg_1005   |    5   |
|     sub_ln26_1_reg_1043     |   13   |
|     sub_ln26_2_reg_1058     |   13   |
|     sub_ln26_3_reg_1065     |   13   |
|      tmp_1_1_1_reg_1147     |   32   |
|      tmp_1_2_2_reg_1157     |   32   |
|       tmp_1_2_reg_1152      |   32   |
|       w_sum_0_reg_336       |   32   |
|     w_sum_3_2_2_reg_1182    |   32   |
|         wr_0_reg_325        |    2   |
|         wr_reg_1162         |    2   |
+-----------------------------+--------+
|            Total            |   877  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_155 |  p0  |  10  |  12  |   120  ||    47   |
| grp_access_fu_155 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_166 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_336  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_348    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_348    |  p1  |   7  |  32  |   224  ||    38   |
|     grp_fu_352    |  p0  |   9  |  32  |   288  ||    44   |
|     grp_fu_352    |  p1  |   4  |  32  |   128  ||    21   |
|      reg_372      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_383      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1132  ||  24.159 ||   275   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1603  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   275  |
|  Register |    -   |    -   |    -   |   877  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   24   |  1248  |  1878  |
+-----------+--------+--------+--------+--------+--------+
