<?xml version="1.0"?>
<testlist version="2.0">

  <!-- ======================================= -->
  <!-- A compsets -->
  <!-- ======================================= -->

  <test compset="A" grid="f19_g17_rx1" name="SMS_Ln11_D">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="A" grid="f19_g17_rx1" name="ERS_Ln9_C3">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="ADWAV" grid="ww3a" name="SMS_Ld2">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="A1850DLND" grid="f09_f09_mg17" name="SMS_Ld3">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- B compsets -->
  <!-- ======================================= -->

  <test compset="BMT1850" grid="ne30pg3_t232" name="ERR_Ld5" testmods="allactive/defaultio">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>
  <test compset="BLT1850" grid="ne30pg3_t232" name="ERS_Ld5" testmods="allactive/defaultio">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- C compsets -->
  <!-- ======================================= -->

  <test compset="C" grid="T62_g17" name="ERS_Ld5">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>
  <test compset="C_JRA" grid="T62_t232" name="SMS_Ld5">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>
  <test compset="C" grid="T62_t232" name="ERS_Ld5">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- G compsets -->
  <!-- ======================================= -->

  <test compset="G_JRA" grid="T62_g17" name="ERS_Ld5">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="G" grid="T62_t232" name="SMS_Ld5">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="G" grid="T62_t232" name="ERS_Ld5">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- D compsets -->
  <!-- ======================================= -->

  <test compset="DTEST" grid="T62_g37" name="ERS_Ld5">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- F/Q compsets -->
  <!-- ======================================= -->

  <test compset="F2000climo" grid="f09_f09_mg17" name="ERP_Ln9" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test compset="QPC4" grid="ne16_ne16_mg17" name="ERS_Ln5" testmods="cam/nuopc_cap">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:10:00 </option>
    </options>
  </test>
  <test compset="QPC6" grid="ne5pg3_ne5pg3_mg37" name="ERP_Ln9" testmods="cam/outfrq9s_clubbmf">
    <machines>
      <machine name="izumi" compiler="nag" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- I compsets -->
  <!-- ======================================= -->

  <test compset="I2000Clm60Bgc" grid="f19_g17" name="ERS_Ld5" testmods="clm/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>
  <test compset="I1850Clm50Sp" grid="f09_g17" name="ERS_Ld5" testmods="clm/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>
  <test compset="I1850Clm50SpG" grid="f10_f10_mg37" name="ERS_Lm13_P32">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="aux_cmeps"/>
      <machine name="izumi" compiler="intel" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>
  <test compset="I2000Clm50BgcCropRtm" grid="f10_f10_mg37" name="SMS_D_Ld5_P32" testmods="rtm/default">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cmeps"/>
      <machine name="izumi" compiler="nag" category="aux_cmeps"/>
    </machines>
    <options>
      <option name="wallclock"> 00:20:00 </option>
    </options>
  </test>

  <!-- ======================================= -->
  <!-- TG compsets -->
  <!-- ======================================= -->

  <test name="SMS_D_Ly1" grid="f09_g17_gl4" compset="T1850Gg">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cmeps">
        <options>
          <option name="wallclock">0:20</option>
        </options>
      </machine>
    </machines>
  </test>
  <test name="ERS_Ly3" grid="f09_g17_gl4" compset="T1850Gg">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="aux_cmeps">
        <options>
          <option name="wallclock">0:20</option>
        </options>
      </machine>
    </machines>
  </test>

  <!-- ======================================= -->
  <!-- Asyncio tests -->
  <!-- ======================================= -->
  <test name="ERS_Ln9" grid="ne30pg3_ne30pg3_mg17" compset="FHIST" testmods="drv/asyncio1pernode--cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="prealpha">
        <options>
          <option name="wallclock">0:20</option>
        </options>
      </machine>
    </machines>
  </test>
  <test name="ERS_C3" grid="ne30_g17" compset="A" testmods="drv/asyncio1pernode">
    <machines>
      <machine name="derecho" compiler="nvhpc" category="prealpha">
        <options>
          <option name="wallclock">0:40</option>
        </options>
      </machine>
    </machines>
  </test>

  <test name="ERS_Ld5" grid="ne30pg3_t232" compset="BLT1850" testmods="allactive/defaultio--drv/asyncio1node">
    <machines>
      <machine name="derecho" compiler="gnu" category="prealpha">
        <options>
          <option name="wallclock">0:40</option>
        </options>
      </machine>
    </machines>
  </test>

</testlist>
