P_source_if_exists
add_buffer
add_buffer_on_line
add_port_state
add_power_state
add_pst_state
add_redundant_vias
add_to_collection
alias
all_clocks
all_connected
all_fanin
all_fanout
all_inputs
all_modes
all_outputs
all_register
all_registers
analyze
append_file
append_to_collection
array_reset
array_save
asic4_raw
attach_clock_edge
attach_corner_name
attach_skew
balance_clock_groups
begin_corner
bind
block_gen_summary
build_unit_rc_table
cdk
change_names
change_selection
check_clock_as_data
check_design
check_library
check_license
check_noise
check_power
check_rp_groups
check_scan_def
check_timing
check_tlu_plus_files
chk_warn
chklist_ci
chklist_co
chklist_new
chklist_owner
chklist_set
chklist_table
clipboard
clkana_paths_file
clkana_pocv_paths_file
clock_opt
code2fullname
collect_inst
compile
compile_ultra
compute_clock_latency
compute_polygons
connect_logic_net
connect_net
connect_pg_net
connect_supply_net
copy_block
count_All
count_IF
count_Inner
create_analysis_view
create_bounds
create_cell
create_clock
create_clock_balance_group
create_command_group
create_corner
create_generated_clock
create_geo_mask
create_global_connection
create_grid
create_ground_nets
create_isolation_rule
create_keepout_margin
create_level_shifter_rule
create_lib
create_logic_net
create_logic_port
create_mode
create_mw_lib
create_mw_libreport_hierarchy
create_net
create_nominal_condition
create_operating_corner
create_placement
create_port
create_power_domain
create_power_mode
create_power_nets
create_power_switch
create_power_switch_rule
create_pst
create_routing_blockage
create_run
create_scenario
create_shield
create_site_array
create_state_retention_rule
create_supply_net
create_supply_port
create_supply_set
create_test_protocol
create_track
create_voltage_area
current_block
current_corner
current_design
current_design_name
current_goal
current_instance
current_lib
current_methodology
current_mode
current_mw_cel
current_scenario
current_session
current_test_mode
cut_in_half_by
dc_chart
dc_cook
dc_import
dc_index3
dc_index4
dd_chart
dd_import_data_process
dd_index3
dd_index4
defin
define_always_on_cell
define_design_lib
define_diode_clamp
define_isolation_cell
define_level_shifter_cell
define_library_set
define_name_rules
define_power_switch_cell
define_proc_attributes
define_retention_cell
define_state_retention_cell
define_user_attribute
defout
deinfe_power_switch_cell
dft_drc
dio_get_module_inst
dio_icc2_report_timing
dio_ref_name
dio_report_constraint
dio_sub_hier
disconnect_net
echo
ecotclout
elaborate
elaborate_design
end_corner
ext_area
ext_capture
ext_launch
ext_pocv_capture
ext_pocv_launch
extend_mw_layers
extract_model
extract_physical_constraints
file2list
file_not_exist_exit
filter_collection
fix_eco_drc
fix_eco_power
fix_eco_timing
foreach_in_col
foreach_in_collection
format_3digit
gen_nvp_of_each_corner
gen_nvp_wns
gen_trend_plt
genus_calc
genus_clock_gating
genus_multibit
genus_power
genus_qor
genus_ref
genus_report_clocks
genus_runlog
get_app_option_value
get_app_var
get_attr
get_attr_table_value_1D
get_attribute
get_attribute_value
get_attributes
get_block
get_cell
get_cell_list
get_cell_type
get_cells
get_clock
get_clock_name
get_clock_network_objects
get_clocks
get_column
get_corners
get_endpoints
get_flat_cells
get_float64_value
get_grids
get_group_name
get_group_type
get_hifreq_lib
get_id
get_int32_value
get_layers
get_lib
get_lib_cell
get_lib_cells
get_lib_pins
get_libs
get_license
get_macro_lib
get_nets
get_object_name
get_objects_by_location
get_pagelist
get_pin
get_pin_names
get_pins
get_placement_blockages
get_port
get_ports
get_scenarios
get_selection
get_shapes
get_string_value
get_subgroup_of_type
get_subgroup_of_type_with_attr
get_subgroups
get_subgroups_of_type
get_supply_nets
get_techs
get_timing_path
get_timing_paths
get_voltage_map
get_vtype_value
getenv
gget
ghtm_chap
ghtm_code_snip
ghtm_dir_tree
ghtm_dl
ghtm_filter_notes
ghtm_filter_table
ghtm_get_file_vars
ghtm_get_link
ghtm_h
ghtm_histogram_accu
ghtm_histogram_scatter
ghtm_href
ghtm_line_categorizer
ghtm_list
ghtm_list_files
ghtm_money
ghtm_note
ghtm_notes
ghtm_pagelist
ghtm_paragraph
ghtm_plist
ghtm_pre
ghtm_proj_bar
ghtm_run_button
ghtm_table_default_ctrl
ghtm_table_edit
ghtm_table_line
ghtm_table_nodir
ghtm_table_note
ghtm_table_note_trend1
ghtm_table_value_list
ghtm_tmu
ghtm_toc
ghtm_top_bar
ghtm_tree_delete
ghtm_vbat
gmd
gnotes
gnuplot_trend1_script
godel_accu_histogram
godel_array_add_prefix
godel_array_reset
godel_array_save
godel_asic_index1
godel_asic_index2
godel_asic_index3
godel_asic_index4
godel_asic_index5
godel_complete_vars
godel_cook
godel_create_dir3
godel_create_dir4
godel_create_file
godel_css_style
godel_default_ghtm1
godel_default_ghtm2
godel_default_ghtm3
godel_default_ghtm5
godel_draw
godel_evolve
godel_evolve_htm
godel_fhref
godel_fullycook
godel_gen_reimp_script
godel_get_column
godel_get_current_value
godel_get_parent
godel_get_path_elem
godel_get_vars
godel_get_vars_value
godel_histogram
godel_histogram1_script
godel_histogram2_script
godel_histogram_color_script
godel_histogram_line_script
godel_histogram_script
godel_htm_bar
godel_htm_bar_index4
godel_htmdraw
godel_import
godel_index4_corner_td
godel_init_vars
godel_level_promotion
godel_list
godel_list_uniq_add
godel_mapped_fname
godel_mapping_import
godel_pa_collect_inst
godel_pa_cut_in_half_by
godel_pa_ext_capture
godel_pa_ext_launch
godel_pa_extract_info_list2
godel_pa_inst_type2_list
godel_pass_down_vars
godel_prep_dir3
godel_prep_dir4
godel_proc_get_ready
godel_ps
godel_ps_attach_clock_edge
godel_ps_attach_corner_name
godel_ps_attach_skew
godel_ps_gen_summary
godel_ps_get_endpoints
godel_ps_get_id
godel_ps_inst_catgorize
godel_ps_path_categorizing
godel_ps_report_constraint
godel_ps_sort_by_slack
godel_ps_uniquify_endpoints
godel_ps_write_by_id
godel_puts
godel_redraw
godel_remove_list_element
godel_scatter_histogram
godel_set_page_vars
godel_set_vars
godel_shift
godel_split_by
godel_split_by_space
godel_touch
godel_trend2_script
godel_trend_data
godel_trend_script
godel_update_vars1
godel_update_vars2
godel_update_vars3
godel_update_vars4
godel_update_vars5
godel_value_accu
godel_value_scatter
godel_vars2passdown
godel_web_index1
godel_web_index2
godel_write_list_to_file
gok
gpage_where
group_path
grun_begin
grun_ci
grun_ls
grun_status
gscreen
gset
gui_execute_menu_item
gui_start
gui_stop
gui_write_window_image
gvars
hdlin_infer_multibit
icc2_route_import
index_collection
initialize_floorplan
inno_route_cook
inno_route_import
inno_route_index3
inno_route_index4
inno_route_usage
inno_timeDesign
inno_timing_reg2reg
insert_buffer
insert_dft
inst_catgorize
lef_library
lefin
legalize_placement
lgrep
lgrep_index
libin
link
link_block
link_design
lip_LU_table_interpolate
lip_extract_cell
lip_get_cell_delay
lip_interpolate
lip_list_index
lip_print_value_table
list_attributes
list_cells
list_hier
list_img
list_libs
list_licenses
list_seq_timing
list_subgroups
list_subgroups_attr_of_type
list_subgroups_recursive
listcomp
lminus
ln_icf_icc2
load_upf
ls_cell
lshift
map_isolation_cell
map_level_shifter_cell
map_power_switch_cell
map_retention_cell
meta_get_page_cat
meta_get_page_where
meta_get_pagelist
money_convert
move_object
new_boolean
new_err
new_expr
new_float64
new_int32
new_string
new_vtype
open_lib
open_mw_lib
open_project
optimize_netlist
pa_create_index_html
pa_extract_info_list
pa_extract_info_list2
pa_get_svars_list
pa_inst_type2_list
pa_plot_slack
pa_pocv_extract_info_list2
pa_pocv_inst_type2_list
parse_proc_arguments
parse_violation_slack
path_categorizing
pcollection_list
place_opt
plist
plot_corner
plot_nvp_of_each_corner
plot_trend_chart
preview_dft
print_endpoint_html
print_endpoint_report
print_message_info
print_wns_summary
printvar
proc_qor
proc_report_scan_ate_reg
pt_corner_num_2fullname
pt_import
pt_import_re_process
pt_index1_module_list
pt_index3
pt_index4
pt_index5
pulse_parse_open
qrc_tech_file
read_aocvm
read_ddc
read_design
read_file
read_lib
read_library
read_ocvm
read_parasitic_tech
read_parasitics
read_power_intent
read_saif
read_sdc
read_timing_rpt_file
read_verilog
read_verilog_outline
redirect
refine_opt
remove_attribute
remove_bounds
remove_buffer
remove_cell
remove_clock_latency
remove_clock_trees
remove_design
remove_from_collection
remove_ideal_network
remove_ignored_layers
remove_mode
remove_pin_name_synonym
remove_routing_blockage
remove_routing_blockages
remove_scenarios
remove_track
remove_voltage_area
report_analysis_coverage
report_annotated_parasitics
report_aocvm
report_app_options
report_area
report_attribute
report_cell_usage
report_clock
report_clock_gate_savings
report_clock_gating
report_clock_qor
report_clocks
report_congestion
report_constraint
report_design_data
report_dft_insertion_configuration
report_dft_signal
report_eco_options
report_extraction_options
report_global_timing
report_hierarchy
report_host_options
report_host_usage
report_ignored_layers
report_min_period
report_min_pulse_width
report_multibit
report_multibit_banking
report_noise
report_ocvm
report_parasitic_parameters
report_physical_constraints
report_power
report_qor
report_reference
report_resources
report_scan_configuration
report_scan_path
report_scenarios
report_si_double_switching
report_switching_activity
report_threshold_voltage_group
report_threshold_voltage_groups
report_timing
report_timing_derate
report_uniq_end
reset_app_options
reset_placement
resize_polygons
restore_session
route_auto
route_detail
route_group
route_opt
route_track
run_goal
saif_map
save_block
save_eco_env
save_lib
save_ses
save_session
save_total_nvp
save_upf
scale_parasitics
schkout
sd_stdcell_power_hookup
sdfin
set_app_option
set_app_options
set_app_var
set_attribute
set_block_pin_constraints
set_case_analysis
set_cell_location
set_clock_gating_check
set_clock_gating_objects
set_clock_gating_style
set_clock_groups
set_clock_sense
set_clock_transition
set_clock_tree_balance_point
set_clock_tree_options
set_clock_uncertainty
set_cpf_version
set_cross_voltage_domain_analysis_guardband
set_design_attributes
set_design_top
set_dft_configuration
set_dft_connect
set_dft_drc_configuration
set_dft_insertion_configuration
set_dft_signal
set_disable_clock_gating_check
set_disable_timing
set_domain_supply_net
set_dont_touch
set_dont_touch_assign_net
set_dont_touch_instance
set_dont_touch_net
set_dont_touch_pin
set_dont_use
set_dont_use_cell
set_driving_cell
set_drv_factor
set_eco_options
set_extract_sisdf
set_extraction_options
set_false_path
set_fix_hold
set_fix_multiple_port_nets
set_fixed_objects
set_fuzzy_query_options
set_goal_option
set_group
set_hierarchy_separator
set_host_options
set_ideal_network
set_ignored_layers
set_input_delay
set_input_noise
set_input_transition
set_input_voltage_tolerance
set_instance
set_isolation
set_isolation_control
set_level_shifter
set_lib_cell_purpose
set_load
set_locked_objects
set_lowpower_option
set_macro_constraints
set_max_area
set_max_delay
set_max_dynamic_power
set_max_fanout
set_max_leakage_power
set_max_lvth_percentage
set_max_transition
set_message_info
set_min_libraryset_host_options
set_mode
set_multi_input_switching_coefficient
set_multi_scenario_license_limit
set_multi_thread
set_multibit_options
set_multicycle_path
set_mw_lib_reference
set_noise_margin
set_noise_parameters
set_operating_conditions
set_option
set_output_delay
set_parameter
set_pin_name_synonym
set_placement_status
set_pocvm_corner_sigma
set_port_location
set_power_prediction
set_process_number
set_program_options
set_propagated_clock
set_related_supply_net
set_repeater
set_retention
set_retention_control
set_retention_elements
set_routing_rule
set_scan_configuration
set_scan_element
set_scenario_status
set_scope
set_si_delay_analysis
set_snap_setting
set_steady_state_resistance
set_svf
set_switching_activity
set_threshold_voltage_group_type
set_timing_derate
set_tlu_plus_file
set_tlu_plus_files
set_top_implementation_options
set_user_attribute
set_verilog_top_cell
set_voltage
set_vsdc
setop_intersection
setop_restrict
setop_union
shell_is_in_exploration_mode
shell_is_in_topographical_mode
shift
si2drAttrGetAttrType
si2drAttrGetName
si2drComplexAttrGetValues
si2drGroupFindAttrByName
si2drGroupGetAttrs
si2drGroupGetGroupType
si2drGroupGetGroups
si2drIterNextAttr
si2drIterNextComplexValue
si2drIterNextGroup
si2drIterQuit
si2drObjectIsNull
si2drSimpleAttrGetBooleanValue
si2drSimpleAttrGetFloat64Value
si2drSimpleAttrGetInt32Value
si2drSimpleAttrGetStringValue
si2drSimpleAttrGetValueType
signoff_check_drc
signoff_fix_drc
size_cell
sizeof_collection
slack_dist
slack_distribution
slackin
slkdc
slkfix
slkreport
sort_by_slack
sort_collection
spefin
spefout
split_by
split_by_proc
split_by_space
split_paths
split_polygons
split_proc
start_hosts
steps_list
suppress_message
synthesize_clock_tree
synthesize_clock_trees
tbl_add_values_to_col
tbl_add_values_to_row
tbl_get_cols
tbl_get_column
tbl_get_rows
tbl_set_col_attr
tbl_set_cols
tbl_set_rows
tbox_col2array
tbox_cyg2unix
tbox_cygpath
tbox_list
tbox_path_length
tbox_procExists
tbox_tcl2gdraw
tbox_ww2date
timing_library
tmu
tobx_list
tproc_dc_library_setup
tproc_get_spec_info
tproc_msg
tproc_print_vars
tproc_read_TEV
tproc_report_dont_use_cell
tproc_report_latch
tproc_source
tproc_uniquify_list
twfin
uniquify
uniquify_endpoints
update_isolation_rules
update_level_shifter_rules
update_noise
update_nominal_condition
update_power
update_power_domain
update_power_mode
update_power_switch_rule
update_timing
update_trend_db
upf_rp_power_domains
upf_rp_supply_ports
upf_version
upfin
verilogin
verilogout
where_script
winfo
write
write_app_var
write_by_id
write_changes
write_dc_script
write_def
write_file
write_floorplan
write_list_to_file
write_milkyway
write_parasitics
write_physical_constraints
write_scan_def
write_sdc
write_sdf
write_tech_file
write_test_model
write_test_protocol
write_verilog
wsplit
