Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 11:25:47 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ModCount71_instance/count_reg[0]_rep__16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No38_instance/Y_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.267ns (7.307%)  route 3.387ns (92.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 7.133 - 4.000 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.574ns (routing 1.592ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.446ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=25034, routed)       2.574     3.605    ModCount71_instance/clk
    SLR Crossing[1->0]   
    SLICE_X198Y175       FDCE                                         r  ModCount71_instance/count_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y175       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.684 r  ModCount71_instance/count_reg[0]_rep__16/Q
                         net (fo=135, routed)         1.628     5.312    ModCount71_instance/Y_reg[33]_4
    SLICE_X224Y196       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     5.411 r  ModCount71_instance/Y[33]_i_4__13/O
                         net (fo=68, routed)          1.710     7.121    ModCount71_instance/Y[33]_i_4__13_n_0
    SLICE_X209Y224       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     7.210 r  ModCount71_instance/Y[32]_i_1__43/O
                         net (fo=1, routed)           0.049     7.259    Delay1No38_instance/D[32]
    SLICE_X209Y224       FDCE                                         r  Delay1No38_instance/Y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=25034, routed)       2.394     7.133    Delay1No38_instance/clk
    SLR Crossing[1->0]   
    SLICE_X209Y224       FDCE                                         r  Delay1No38_instance/Y_reg[32]/C
                         clock pessimism              0.438     7.571    
                         clock uncertainty           -0.035     7.536    
    SLICE_X209Y224       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.561    Delay1No38_instance/Y_reg[32]
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  0.302    




