ila_sp_rd.v,verilog,xil_defaultlib,../../../../sp_rd.srcs/sources_1/ip/ila_sp_rd/sim/ila_sp_rd.v,incdir="../../../../sp_rd.srcs/sources_1/ip/ila_sp_rd/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
