# CRC_parallel_pipeline
Optimized FPGA Implementation of the CRC Using Parallel Pipelining Architecture

## Proof of Work
Top testbench
[top_tb](./images/top_tb.PNG)
CRC_5 testbench
[CRC_5](./images/CRC_5.PNG)
CRC_8 testbench
[CRC_8](./images/CRC_8.PNG)
