pxd
# invalid command name "pxd"
pzd
# invalid command name "pzd"
pwd
# /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/rst 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 1 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
run
force -freeze sim:/vic/rst 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/irq0 1 0
run
force -freeze sim:/vic/irq1 1 0
run
force -freeze sim:/vic/irq0 0 0
run
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq0 1 0
run
force -freeze sim:/vic/irq1 1 0
run
force -freeze sim:/vic/irq1 0 0
force -freeze sim:/vic/irq1 1 0
force -freeze sim:/vic/irq0 0 0
run
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/irq_serv 1 0
run
force -freeze sim:/vic/irq_serv 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/rst 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/rst 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/rst 0 0
run
force -freeze sim:/vic/irq_serv 1 0
run
force -freeze sim:/vic/irq_serv 0 0
run
run
run
run
run
run
force -freeze sim:/vic/irq0 1 0
run
force -freeze sim:/vic/irq1 1 0
run
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vic
# -- Compiling architecture ContrIntVect of vic
vsim work.vic
# vsim work.vic 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vic(contrintvect)
add wave -position insertpoint  \
sim:/vic/clk \
sim:/vic/rst \
sim:/vic/irq_serv \
sim:/vic/irq0 \
sim:/vic/irq1 \
sim:/vic/IRQ \
sim:/vic/VICPC \
sim:/vic/irq0_memo \
sim:/vic/irq1_memo
force -freeze sim:/vic/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/vic/rst 0 0
force -freeze sim:/vic/irq_serv 0 0
force -freeze sim:/vic/irq0 0 0
force -freeze sim:/vic/irq1 0 0
run
force -freeze sim:/vic/rst 1 0
run
force -freeze sim:/vic/rst 0 0
run
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/DataPath.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DataPath
# -- Compiling architecture archi of DataPath
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/MAE.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MAE
# -- Compiling architecture machine of MAE
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/arm.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arm
# -- Compiling architecture arc_arm of arm
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/test_arm.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_arm
# -- Compiling architecture arc_test_arm of test_arm
vsim work.test_arm
# vsim work.test_arm 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_arm(arc_test_arm)
# Loading work.arm(arc_arm)
# Loading ieee.numeric_std(body)
# Loading work.mae(machine)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.datapath(archi)
# Loading work.vic(rtl)
# ** Failure: (vsim-3817) Port "RESET" of entity "vic" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/VIC0 File: /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd Line: 11
# ** Failure: (vsim-3817) Port "serv_irq" of entity "vic" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/VIC0 File: /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd Line: 12
# ** Error: (vsim-3732) /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/DataPath.vhd(237): No default binding for component instance 'VIC0'.
#    The following component ports are not on the entity:
#           irq_serv
#           rst
#         Region: /test_arm/arm_1/DataPath1/VIC0
# Fatal error in file /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
#  while elaborating region: /test_arm/arm_1/DataPath1/VIC0
# Load interrupted
# Error loading design
vcom -reportprogress 300 -work work /nfs/home/sasl/eleves/ei-se/3800533/ProjetVHDL/ProcesseurMulticycle/src/vic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture RTL of VIC
vsim work.test_arm
# vsim work.test_arm 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_arm(arc_test_arm)
# Loading work.arm(arc_arm)
# Loading ieee.numeric_std(body)
# Loading work.mae(machine)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.datapath(archi)
# Loading work.vic(rtl)
# Loading work.multip4v1(mult)
# Loading work.registre32ld(reg)
# Loading work.multip2v1(mult)
# Loading work.memoire(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.registre32(reg)
# Loading work.banc_registr(archi_reg)
# Loading work.ext_signe(extender)
# Loading work.alu(arch_alu)
add wave -position insertpoint  \
sim:/test_arm/clkt \
sim:/test_arm/rstt \
sim:/test_arm/irq0t \
sim:/test_arm/irq1t \
sim:/test_arm/res
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 25 ns  Iteration: 3  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
run
run
run
run
quit -sim
exit _sim
# unknown switch: _sim




exit -sim
exit -sim
quit -sim
vsim work.test_arm
# vsim work.test_arm 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_arm(arc_test_arm)
# Loading work.arm(arc_arm)
# Loading ieee.numeric_std(body)
# Loading work.mae(machine)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.datapath(archi)
# Loading work.vic(rtl)
# Loading work.multip4v1(mult)
# Loading work.registre32ld(reg)
# Loading work.multip2v1(mult)
# Loading work.memoire(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.registre32(reg)
# Loading work.banc_registr(archi_reg)
# Loading work.ext_signe(extender)
# Loading work.alu(arch_alu)
add wave -position insertpoint  \
sim:/test_arm/clkt \
sim:/test_arm/rstt \
sim:/test_arm/irq0t \
sim:/test_arm/irq1t \
sim:/test_arm/res
add wave -position insertpoint  \
sim:/test_arm/arm_1/DataPath1/RegPC/registr
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 25 ns  Iteration: 3  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
vsim work.test_arm
# vsim work.test_arm 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_arm(arc_test_arm)
# Loading work.arm(arc_arm)
# Loading ieee.numeric_std(body)
# Loading work.mae(machine)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.datapath(archi)
# Loading work.vic(rtl)
# Loading work.multip4v1(mult)
# Loading work.registre32ld(reg)
# Loading work.multip2v1(mult)
# Loading work.memoire(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.registre32(reg)
# Loading work.banc_registr(archi_reg)
# Loading work.ext_signe(extender)
# Loading work.alu(arch_alu)
add wave -position insertpoint  \
sim:/test_arm/clkt \
sim:/test_arm/rstt \
sim:/test_arm/irq0t \
sim:/test_arm/irq1t \
sim:/test_arm/res
add wave -position insertpoint  \
sim:/test_arm/arm_1/DataPath1/BancReg/Banc
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/BancReg
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 0 ps  Iteration: 0  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Note: Instruction invalide
#    Time: 25 ns  Iteration: 3  Instance: /test_arm/arm_1/MAE1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 2  Instance: /test_arm/arm_1/DataPath1/Mem/altsyncram_component
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
