.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.10.1 */

glabel func_80041F00
/* 42B00 80041F00 00801025 */  or         $v0, $a0, $zero
/* 42B04 80041F04 10C00007 */  beqz       $a2, .L80041F24
/* 42B08 80041F08 00A01825 */   or        $v1, $a1, $zero
.L80041F0C:
/* 42B0C 80041F0C 906E0000 */  lbu        $t6, 0x0($v1)
/* 42B10 80041F10 24C6FFFF */  addiu      $a2, $a2, -0x1
/* 42B14 80041F14 24420001 */  addiu      $v0, $v0, 0x1
/* 42B18 80041F18 24630001 */  addiu      $v1, $v1, 0x1
/* 42B1C 80041F1C 14C0FFFB */  bnez       $a2, .L80041F0C
/* 42B20 80041F20 A04EFFFF */   sb        $t6, -0x1($v0)
.L80041F24:
/* 42B24 80041F24 03E00008 */  jr         $ra
/* 42B28 80041F28 00801025 */   or        $v0, $a0, $zero

glabel func_80041F2C
/* 42B2C 80041F2C 908E0000 */  lbu        $t6, 0x0($a0)
/* 42B30 80041F30 00801825 */  or         $v1, $a0, $zero
/* 42B34 80041F34 11C00005 */  beqz       $t6, .L80041F4C
/* 42B38 80041F38 00000000 */   nop
/* 42B3C 80041F3C 906F0001 */  lbu        $t7, 0x1($v1)
.L80041F40:
/* 42B40 80041F40 24630001 */  addiu      $v1, $v1, 0x1
/* 42B44 80041F44 55E0FFFE */  bnel       $t7, $zero, .L80041F40
/* 42B48 80041F48 906F0001 */   lbu       $t7, 0x1($v1)
.L80041F4C:
/* 42B4C 80041F4C 03E00008 */  jr         $ra
/* 42B50 80041F50 00641023 */   subu      $v0, $v1, $a0

glabel func_80041F54
/* 42B54 80041F54 90830000 */  lbu        $v1, 0x0($a0)
/* 42B58 80041F58 30AE00FF */  andi       $t6, $a1, 0xFF
/* 42B5C 80041F5C 30A200FF */  andi       $v0, $a1, 0xFF
/* 42B60 80041F60 51C3000A */  beql       $t6, $v1, .L80041F8C
/* 42B64 80041F64 00801025 */   or        $v0, $a0, $zero
.L80041F68:
/* 42B68 80041F68 54600004 */  bnel       $v1, $zero, .L80041F7C
/* 42B6C 80041F6C 90830001 */   lbu       $v1, 0x1($a0)
/* 42B70 80041F70 03E00008 */  jr         $ra
/* 42B74 80041F74 00001025 */   or        $v0, $zero, $zero
/* 42B78 80041F78 90830001 */  lbu        $v1, 0x1($a0)
.L80041F7C:
/* 42B7C 80041F7C 24840001 */  addiu      $a0, $a0, 0x1
/* 42B80 80041F80 1443FFF9 */  bne        $v0, $v1, .L80041F68
/* 42B84 80041F84 00000000 */   nop
/* 42B88 80041F88 00801025 */  or         $v0, $a0, $zero
.L80041F8C:
/* 42B8C 80041F8C 03E00008 */  jr         $ra
/* 42B90 80041F90 00000000 */   nop
/* 42B94 80041F94 00000000 */  nop
/* 42B98 80041F98 00000000 */  nop
/* 42B9C 80041F9C 00000000 */  nop
