<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7b497b0cbddf440f8849b5e50fcef216"/>
    <Option Name="Part" Val="xc7k160tfbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="/home/asautaux/yarr/mig_7series_0_example/mig_7series_0_example.cache/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/mig_7series_0_example.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/mig_7series_0_example.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="1"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="6"/>
    <Option Name="WTModelSimExportSim" Val="6"/>
    <Option Name="WTQuestaExportSim" Val="6"/>
    <Option Name="WTIesExportSim" Val="6"/>
    <Option Name="WTVcsExportSim" Val="6"/>
    <Option Name="WTRivieraExportSim" Val="6"/>
    <Option Name="WTActivehdlExportSim" Val="6"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_afifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_tg_status.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_status.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/mig_7series_v4_0_chk_win.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/mig_7series_v4_0_chk_win.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci"/>
          <Attr Name="ImportTime" Val="1493766829"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/ddr2_ddr3_chipscope.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/ddr2_ddr3_chipscope.vhd"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/example_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/example_top.vhd"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_b.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_b.prj"/>
          <Attr Name="ImportTime" Val="1493766828"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/par/example_top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/par/example_top.xdc"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ProcessingOrder" Val="EARLY"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Documents/ddr3.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc"/>
          <Attr Name="ImportTime" Val="1493764076"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/par/example_top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model_parameters.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model_parameters.vh"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model.sv"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/wiredly.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/wiredly.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/sim_tb_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/xsim_files.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/xsim_files.prj"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/xsim_options.tcl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/xsim_options.tcl"/>
          <Attr Name="ImportTime" Val="1493766856"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/xsim_run.sh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/xsim_run.sh"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/readme.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/readme.txt"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/sim.do">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim.do"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ies_run.sh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ies_run.sh"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/vcs_run.sh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/vcs_run.sh"/>
          <Attr Name="ImportTime" Val="1493766856"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sim_tb_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_twm_ddrx" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_twm_ddrx">
      <File Path="$PSRCDIR/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_twm_ddrx"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_ddr3_native" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_ddr3_native">
      <File Path="$PSRCDIR/sources_1/ip/ila_ddr3_native/ila_ddr3_native.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_ddr3_native"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_app" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_app">
      <File Path="$PSRCDIR/sources_1/ip/ila_app/ila_app.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_app"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_twm_ddrx_synth_1" Type="Ft3:Synth" SrcSet="vio_twm_ddrx" Part="xc7k160tfbg676-2" ConstrsSet="vio_twm_ddrx" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/vio_twm_ddrx_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_ddr3_native_synth_1" Type="Ft3:Synth" SrcSet="ila_ddr3_native" Part="xc7k160tfbg676-2" ConstrsSet="ila_ddr3_native" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_ddr3_native_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_app_synth_1" Type="Ft3:Synth" SrcSet="ila_app" Part="xc7k160tfbg676-2" ConstrsSet="ila_app" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_app_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_twm_ddrx_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="vio_twm_ddrx" Description="Default settings for Implementation." SynthRun="vio_twm_ddrx_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_ddr3_native_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_ddr3_native" Description="Default settings for Implementation." SynthRun="ila_ddr3_native_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_app_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_app" Description="Default settings for Implementation." SynthRun="ila_app_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
