

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 16:39:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        5_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      528|      528|  5.280 us|  5.280 us|  529|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      526|      526|        23|          8|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1589|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    24|    2376|    4406|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     256|    -|
|Register         |        -|     -|    2098|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|    4474|    6251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |AB_port_m_axi_U        |AB_port_m_axi       |        0|   0|  710|  1274|    0|
    |A_port_m_axi_U         |A_port_m_axi        |        0|   0|  710|  1274|    0|
    |B_port_m_axi_U         |B_port_m_axi        |        0|   0|  710|  1274|    0|
    |CONTROL_BUS_s_axi_U    |CONTROL_BUS_s_axi   |        0|   0|  246|   424|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |Total                  |                    |        0|  24| 2376|  4406|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_466_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_586_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_3_fu_666_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_4_fu_746_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_5_fu_820_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_6_fu_900_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_7_fu_980_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_8_fu_1054_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln26_9_fu_432_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln26_fu_406_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_540_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln30_10_fu_1190_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_11_fu_1194_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_12_fu_1198_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln30_13_fu_1203_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_14_fu_1209_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_1_fu_624_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_2_fu_704_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_3_fu_778_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_4_fu_858_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_5_fu_938_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_6_fu_1012_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_7_fu_1086_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_8_fu_1119_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_9_fu_1132_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_515_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_1161_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_400_p2                |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln27_fu_418_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln26_1_fu_649_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln26_2_fu_729_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln26_3_fu_803_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_4_fu_883_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_5_fu_963_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_6_fu_1037_p2               |        or|   0|  0|   6|           6|           3|
    |or_ln26_fu_568_p2                  |        or|   0|  0|   6|           6|           1|
    |select_ln26_1_fu_446_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln26_2_fu_485_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln26_fu_424_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1589|        1396|        1367|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_port_blk_n_AW         |   9|          2|    1|          2|
    |AB_port_blk_n_B          |   9|          2|    1|          2|
    |AB_port_blk_n_W          |   9|          2|    1|          2|
    |A_port_ARADDR            |  49|          9|   64|        576|
    |A_port_blk_n_AR          |   9|          2|    1|          2|
    |A_port_blk_n_R           |   9|          2|    1|          2|
    |B_port_ARADDR            |  49|          9|   64|        576|
    |B_port_blk_n_AR          |   9|          2|    1|          2|
    |B_port_blk_n_R           |   9|          2|    1|          2|
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_148                 |   9|          2|    4|          8|
    |indvar_flatten_fu_152    |   9|          2|    7|         14|
    |j_fu_144                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 256|         51|  152|       1209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |AB_port_addr_reg_1516                  |  64|   0|   64|          0|
    |AB_read_reg_1236                       |  64|   0|   64|          0|
    |A_port_addr_1_read_reg_1416            |  32|   0|   32|          0|
    |A_port_addr_1_reg_1306                 |  64|   0|   64|          0|
    |A_port_addr_2_read_reg_1426            |  32|   0|   32|          0|
    |A_port_addr_2_reg_1324                 |  64|   0|   64|          0|
    |A_port_addr_3_read_reg_1446            |  32|   0|   32|          0|
    |A_port_addr_3_reg_1341                 |  64|   0|   64|          0|
    |A_port_addr_4_read_reg_1456            |  32|   0|   32|          0|
    |A_port_addr_4_reg_1353                 |  64|   0|   64|          0|
    |A_port_addr_5_read_reg_1476            |  32|   0|   32|          0|
    |A_port_addr_5_reg_1365                 |  64|   0|   64|          0|
    |A_port_addr_6_read_reg_1491            |  32|   0|   32|          0|
    |A_port_addr_6_reg_1377                 |  64|   0|   64|          0|
    |A_port_addr_7_read_reg_1506            |  32|   0|   32|          0|
    |A_port_addr_7_reg_1389                 |  64|   0|   64|          0|
    |A_port_addr_read_reg_1401              |  32|   0|   32|          0|
    |A_port_addr_reg_1275                   |  64|   0|   64|          0|
    |A_read_reg_1253                        |  64|   0|   64|          0|
    |B_port_addr_1_read_reg_1421            |  32|   0|   32|          0|
    |B_port_addr_1_reg_1318                 |  64|   0|   64|          0|
    |B_port_addr_2_read_reg_1431            |  32|   0|   32|          0|
    |B_port_addr_2_reg_1335                 |  64|   0|   64|          0|
    |B_port_addr_3_read_reg_1451            |  32|   0|   32|          0|
    |B_port_addr_3_reg_1347                 |  64|   0|   64|          0|
    |B_port_addr_4_read_reg_1461            |  32|   0|   32|          0|
    |B_port_addr_4_reg_1359                 |  64|   0|   64|          0|
    |B_port_addr_5_read_reg_1481            |  32|   0|   32|          0|
    |B_port_addr_5_reg_1371                 |  64|   0|   64|          0|
    |B_port_addr_6_read_reg_1496            |  32|   0|   32|          0|
    |B_port_addr_6_reg_1383                 |  64|   0|   64|          0|
    |B_port_addr_7_read_reg_1511            |  32|   0|   32|          0|
    |B_port_addr_7_reg_1395                 |  64|   0|   64|          0|
    |B_port_addr_read_reg_1406              |  32|   0|   32|          0|
    |B_port_addr_reg_1290                   |  64|   0|   64|          0|
    |B_read_reg_1241                        |  64|   0|   64|          0|
    |add_ln30_14_reg_1522                   |  32|   0|   32|          0|
    |add_ln30_8_reg_1436                    |  32|   0|   32|          0|
    |add_ln30_9_reg_1466                    |  32|   0|   32|          0|
    |ap_CS_fsm                              |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |i_fu_148                               |   4|   0|    4|          0|
    |icmp_ln26_reg_1265                     |   1|   0|    1|          0|
    |indvar_flatten_fu_152                  |   7|   0|    7|          0|
    |j_fu_144                               |   4|   0|    4|          0|
    |mul_ln30_2_reg_1441                    |  32|   0|   32|          0|
    |mul_ln30_4_reg_1471                    |  32|   0|   32|          0|
    |mul_ln30_5_reg_1486                    |  32|   0|   32|          0|
    |mul_ln30_6_reg_1501                    |  32|   0|   32|          0|
    |mul_ln30_reg_1411                      |  32|   0|   32|          0|
    |select_ln26_1_reg_1269                 |   3|   0|    3|          0|
    |select_ln26_1_reg_1269_pp0_iter1_reg   |   3|   0|    3|          0|
    |sext_ln30_mid2_v_v_v_v_v_v_v_reg_1296  |   3|   0|    6|          3|
    |trunc_ln30_reg_1281                    |   3|   0|    3|          0|
    |trunc_ln30_reg_1281_pp0_iter1_reg      |   3|   0|    3|          0|
    |zext_ln30_1_cast_reg_1312              |   3|   0|    6|          3|
    |zext_ln30_2_cast_reg_1330              |   3|   0|    7|          4|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2098|   0| 2108|         10|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|            mm|  return value|
|m_axi_A_port_AWVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WVALID        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WREADY        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WDATA         |  out|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_WSTRB         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_WLAST         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WID           |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WUSER         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RDATA         |   in|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_RLAST         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_B_port_AWVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WVALID        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WREADY        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WDATA         |  out|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_WSTRB         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_WLAST         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WID           |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WUSER         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RDATA         |   in|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_RLAST         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_AB_port_AWVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WVALID       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WREADY       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WDATA        |  out|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WSTRB        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WLAST        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WID          |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WUSER        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RDATA        |   in|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RLAST        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RUSER        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BUSER        |   in|    1|       m_axi|       AB_port|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 8, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [gemm.cc:12]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_port"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_port"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB" [gemm.cc:13]   --->   Operation 43 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [gemm.cc:13]   --->   Operation 44 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [gemm.cc:13]   --->   Operation 45 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i7 0, i7 %indvar_flatten" [gemm.cc:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 0, i4 %i" [gemm.cc:26]   --->   Operation 47 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 0, i4 %j" [gemm.cc:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %product" [gemm.cc:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [gemm.cc:26]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.81ns)   --->   "%icmp_ln26 = icmp_eq  i7 %indvar_flatten_load, i7 64" [gemm.cc:26]   --->   Operation 52 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %indvar_flatten_load, i7 1" [gemm.cc:26]   --->   Operation 53 'add' 'add_ln26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc22, void %for.end24" [gemm.cc:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [gemm.cc:27]   --->   Operation 55 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [gemm.cc:26]   --->   Operation 56 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.72ns)   --->   "%icmp_ln27 = icmp_eq  i4 %j_load, i4 8" [gemm.cc:27]   --->   Operation 57 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i4 0, i4 %j_load" [gemm.cc:26]   --->   Operation 58 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln26_9 = add i4 %i_load, i4 1" [gemm.cc:26]   --->   Operation 59 'add' 'add_ln26_9' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %add_ln26_9" [gemm.cc:26]   --->   Operation 60 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i4 %i_load" [gemm.cc:26]   --->   Operation 61 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.20ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i3 %trunc_ln26, i3 %trunc_ln26_1" [gemm.cc:26]   --->   Operation 62 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln26_1, i5 0" [gemm.cc:26]   --->   Operation 63 'bitconcatenate' 'sext_ln30_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %sext_ln30_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 64 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.08ns)   --->   "%add_ln26_1 = add i64 %zext_ln26, i64 %A_read" [gemm.cc:26]   --->   Operation 65 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_1, i32 2, i32 63" [gemm.cc:26]   --->   Operation 66 'partselect' 'sext_ln30_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %sext_ln30_mid2_v" [gemm.cc:26]   --->   Operation 67 'sext' 'sext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.39ns)   --->   "%select_ln26_2 = select i1 %icmp_ln27, i4 %add_ln26_9, i4 %i_load" [gemm.cc:26]   --->   Operation 68 'select' 'select_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln26" [gemm.cc:30]   --->   Operation 69 'getelementptr' 'A_port_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i4 %select_ln26" [gemm.cc:30]   --->   Operation 70 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %shl_ln30_2" [gemm.cc:30]   --->   Operation 72 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %B_read" [gemm.cc:30]   --->   Operation 73 'add' 'add_ln30' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [gemm.cc:30]   --->   Operation 74 'partselect' 'trunc_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln30_2" [gemm.cc:30]   --->   Operation 75 'sext' 'sext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%B_port_addr = getelementptr i32 %B_port, i64 %sext_ln30" [gemm.cc:30]   --->   Operation 76 'getelementptr' 'B_port_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %select_ln26, i4 1" [gemm.cc:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln26, i7 %indvar_flatten" [gemm.cc:27]   --->   Operation 78 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %select_ln26_2, i4 %i" [gemm.cc:27]   --->   Operation 79 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %j" [gemm.cc:27]   --->   Operation 80 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v_v_v_v_v_v_v = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln26_1, i3 0" [gemm.cc:26]   --->   Operation 81 'bitconcatenate' 'sext_ln30_mid2_v_v_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%or_ln26 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 1" [gemm.cc:26]   --->   Operation 82 'or' 'or_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%sext_ln30_2_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26, i2 0" [gemm.cc:26]   --->   Operation 83 'bitconcatenate' 'sext_ln30_2_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%zext_ln26_1 = zext i8 %sext_ln30_2_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 84 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_2 = add i64 %zext_ln26_1, i64 %A_read" [gemm.cc:26]   --->   Operation 85 'add' 'add_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln30_2_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_2, i32 2, i32 63" [gemm.cc:26]   --->   Operation 86 'partselect' 'sext_ln30_2_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i62 %sext_ln30_2_mid2_v" [gemm.cc:26]   --->   Operation 87 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [7/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 88 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 89 [7/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 89 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%A_port_addr_1 = getelementptr i32 %A_port, i64 %sext_ln26_1" [gemm.cc:30]   --->   Operation 90 'getelementptr' 'A_port_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 1, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 91 'bitconcatenate' 'zext_ln30_1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 92 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %zext_ln30_1, i64 %B_read" [gemm.cc:30]   --->   Operation 93 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_1, i32 2, i32 63" [gemm.cc:30]   --->   Operation 94 'partselect' 'trunc_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_4" [gemm.cc:30]   --->   Operation 95 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%B_port_addr_1 = getelementptr i32 %B_port, i64 %sext_ln30_1" [gemm.cc:30]   --->   Operation 96 'getelementptr' 'B_port_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%or_ln26_1 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 2" [gemm.cc:26]   --->   Operation 97 'or' 'or_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%sext_ln30_4_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_1, i2 0" [gemm.cc:26]   --->   Operation 98 'bitconcatenate' 'sext_ln30_4_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%zext_ln26_2 = zext i8 %sext_ln30_4_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 99 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_3 = add i64 %zext_ln26_2, i64 %A_read" [gemm.cc:26]   --->   Operation 100 'add' 'add_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln30_4_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_3, i32 2, i32 63" [gemm.cc:26]   --->   Operation 101 'partselect' 'sext_ln30_4_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i62 %sext_ln30_4_mid2_v" [gemm.cc:26]   --->   Operation 102 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 103 [6/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 103 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 104 [6/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 104 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 105 [7/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 105 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 106 [7/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 106 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%A_port_addr_2 = getelementptr i32 %A_port, i64 %sext_ln26_2" [gemm.cc:30]   --->   Operation 107 'getelementptr' 'A_port_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i3.i2, i2 2, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 108 'bitconcatenate' 'zext_ln30_2_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i7 %zext_ln30_2_cast" [gemm.cc:30]   --->   Operation 109 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %zext_ln30_2, i64 %B_read" [gemm.cc:30]   --->   Operation 110 'add' 'add_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln30_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63" [gemm.cc:30]   --->   Operation 111 'partselect' 'trunc_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i62 %trunc_ln30_6" [gemm.cc:30]   --->   Operation 112 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%B_port_addr_2 = getelementptr i32 %B_port, i64 %sext_ln30_2" [gemm.cc:30]   --->   Operation 113 'getelementptr' 'B_port_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%or_ln26_2 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 3" [gemm.cc:26]   --->   Operation 114 'or' 'or_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%sext_ln30_6_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_2, i2 0" [gemm.cc:26]   --->   Operation 115 'bitconcatenate' 'sext_ln30_6_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%zext_ln26_3 = zext i8 %sext_ln30_6_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 116 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_4 = add i64 %zext_ln26_3, i64 %A_read" [gemm.cc:26]   --->   Operation 117 'add' 'add_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln30_6_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_4, i32 2, i32 63" [gemm.cc:26]   --->   Operation 118 'partselect' 'sext_ln30_6_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i62 %sext_ln30_6_mid2_v" [gemm.cc:26]   --->   Operation 119 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 120 [5/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 120 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 121 [5/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 121 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [6/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 122 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 123 [6/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 123 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 124 [7/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 124 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 125 [7/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 125 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%A_port_addr_3 = getelementptr i32 %A_port, i64 %sext_ln26_3" [gemm.cc:30]   --->   Operation 126 'getelementptr' 'A_port_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 127 'sext' 'sext_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i7 %sext_ln30_3" [gemm.cc:30]   --->   Operation 128 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %zext_ln30_3, i64 %B_read" [gemm.cc:30]   --->   Operation 129 'add' 'add_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln30_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_3, i32 2, i32 63" [gemm.cc:30]   --->   Operation 130 'partselect' 'trunc_ln30_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i62 %trunc_ln30_8" [gemm.cc:30]   --->   Operation 131 'sext' 'sext_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%B_port_addr_3 = getelementptr i32 %B_port, i64 %sext_ln30_4" [gemm.cc:30]   --->   Operation 132 'getelementptr' 'B_port_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%or_ln26_3 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 4" [gemm.cc:26]   --->   Operation 133 'or' 'or_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%sext_ln30_8_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_3, i2 0" [gemm.cc:26]   --->   Operation 134 'bitconcatenate' 'sext_ln30_8_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%zext_ln26_4 = zext i8 %sext_ln30_8_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 135 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_5 = add i64 %zext_ln26_4, i64 %A_read" [gemm.cc:26]   --->   Operation 136 'add' 'add_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln30_8_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_5, i32 2, i32 63" [gemm.cc:26]   --->   Operation 137 'partselect' 'sext_ln30_8_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i62 %sext_ln30_8_mid2_v" [gemm.cc:26]   --->   Operation 138 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 139 [4/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 139 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [4/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 140 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [5/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 141 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [5/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 142 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [6/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 143 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 144 [6/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 144 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 145 [7/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 145 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 146 [7/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 146 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%A_port_addr_4 = getelementptr i32 %A_port, i64 %sext_ln26_4" [gemm.cc:30]   --->   Operation 147 'getelementptr' 'A_port_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 4, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 148 'bitconcatenate' 'zext_ln30_4_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i8 %zext_ln30_4_cast" [gemm.cc:30]   --->   Operation 149 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %zext_ln30_4, i64 %B_read" [gemm.cc:30]   --->   Operation 150 'add' 'add_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_4, i32 2, i32 63" [gemm.cc:30]   --->   Operation 151 'partselect' 'trunc_ln30_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i62 %trunc_ln30_s" [gemm.cc:30]   --->   Operation 152 'sext' 'sext_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%B_port_addr_4 = getelementptr i32 %B_port, i64 %sext_ln30_5" [gemm.cc:30]   --->   Operation 153 'getelementptr' 'B_port_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%or_ln26_4 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 5" [gemm.cc:26]   --->   Operation 154 'or' 'or_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%sext_ln30_10_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_4, i2 0" [gemm.cc:26]   --->   Operation 155 'bitconcatenate' 'sext_ln30_10_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%zext_ln26_5 = zext i8 %sext_ln30_10_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 156 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_6 = add i64 %zext_ln26_5, i64 %A_read" [gemm.cc:26]   --->   Operation 157 'add' 'add_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln30_10_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_6, i32 2, i32 63" [gemm.cc:26]   --->   Operation 158 'partselect' 'sext_ln30_10_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i62 %sext_ln30_10_mid2_v" [gemm.cc:26]   --->   Operation 159 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 160 [3/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 160 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 161 [3/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 161 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 162 [4/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 162 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 163 [4/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 163 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [5/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 164 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [5/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 165 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [6/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 166 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [6/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 167 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 168 [7/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 168 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 169 [7/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 169 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%A_port_addr_5 = getelementptr i32 %A_port, i64 %sext_ln26_5" [gemm.cc:30]   --->   Operation 170 'getelementptr' 'A_port_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln30_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 5, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 171 'bitconcatenate' 'zext_ln30_5_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i8 %zext_ln30_5_cast" [gemm.cc:30]   --->   Operation 172 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %zext_ln30_5, i64 %B_read" [gemm.cc:30]   --->   Operation 173 'add' 'add_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_5, i32 2, i32 63" [gemm.cc:30]   --->   Operation 174 'partselect' 'trunc_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i62 %trunc_ln30_3" [gemm.cc:30]   --->   Operation 175 'sext' 'sext_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%B_port_addr_5 = getelementptr i32 %B_port, i64 %sext_ln30_6" [gemm.cc:30]   --->   Operation 176 'getelementptr' 'B_port_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%or_ln26_5 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 6" [gemm.cc:26]   --->   Operation 177 'or' 'or_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%sext_ln30_12_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_5, i2 0" [gemm.cc:26]   --->   Operation 178 'bitconcatenate' 'sext_ln30_12_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%zext_ln26_6 = zext i8 %sext_ln30_12_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 179 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_7 = add i64 %zext_ln26_6, i64 %A_read" [gemm.cc:26]   --->   Operation 180 'add' 'add_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln30_12_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_7, i32 2, i32 63" [gemm.cc:26]   --->   Operation 181 'partselect' 'sext_ln30_12_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i62 %sext_ln30_12_mid2_v" [gemm.cc:26]   --->   Operation 182 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 183 [2/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 183 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 184 [2/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 184 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 185 [3/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 185 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 186 [3/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 186 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 187 [4/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 187 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 188 [4/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 188 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 189 [5/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 189 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 190 [5/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 190 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [6/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 191 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 192 [6/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 192 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 193 [7/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 193 'readreq' 'A_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 194 [7/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 194 'readreq' 'B_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%A_port_addr_6 = getelementptr i32 %A_port, i64 %sext_ln26_6" [gemm.cc:30]   --->   Operation 195 'getelementptr' 'A_port_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i7 %zext_ln30_2_cast" [gemm.cc:30]   --->   Operation 196 'sext' 'sext_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i8 %sext_ln30_7" [gemm.cc:30]   --->   Operation 197 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %zext_ln30_6, i64 %B_read" [gemm.cc:30]   --->   Operation 198 'add' 'add_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln30_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_6, i32 2, i32 63" [gemm.cc:30]   --->   Operation 199 'partselect' 'trunc_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i62 %trunc_ln30_5" [gemm.cc:30]   --->   Operation 200 'sext' 'sext_ln30_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%B_port_addr_6 = getelementptr i32 %B_port, i64 %sext_ln30_8" [gemm.cc:30]   --->   Operation 201 'getelementptr' 'B_port_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%or_ln26_6 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 7" [gemm.cc:26]   --->   Operation 202 'or' 'or_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%sext_ln30_14_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_6, i2 0" [gemm.cc:26]   --->   Operation 203 'bitconcatenate' 'sext_ln30_14_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%zext_ln26_7 = zext i8 %sext_ln30_14_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 204 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_8 = add i64 %zext_ln26_7, i64 %A_read" [gemm.cc:26]   --->   Operation 205 'add' 'add_ln26_8' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln30_14_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_8, i32 2, i32 63" [gemm.cc:26]   --->   Operation 206 'partselect' 'sext_ln30_14_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i62 %sext_ln30_14_mid2_v" [gemm.cc:26]   --->   Operation 207 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 208 [1/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 208 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 209 [1/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 209 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 210 [2/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 210 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 211 [2/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 211 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 212 [3/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 212 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 213 [3/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 213 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 214 [4/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 214 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 215 [4/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 215 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 216 [5/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 216 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 217 [5/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 217 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 218 [6/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 218 'readreq' 'A_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 219 [6/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 219 'readreq' 'B_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 220 [7/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 220 'readreq' 'A_port_load_6_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 221 [7/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 221 'readreq' 'B_port_load_6_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%A_port_addr_7 = getelementptr i32 %A_port, i64 %sext_ln26_7" [gemm.cc:30]   --->   Operation 222 'getelementptr' 'A_port_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 223 'sext' 'sext_ln30_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i8 %sext_ln30_9" [gemm.cc:30]   --->   Operation 224 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %zext_ln30_7, i64 %B_read" [gemm.cc:30]   --->   Operation 225 'add' 'add_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln30_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_7, i32 2, i32 63" [gemm.cc:30]   --->   Operation 226 'partselect' 'trunc_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i62 %trunc_ln30_7" [gemm.cc:30]   --->   Operation 227 'sext' 'sext_ln30_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%B_port_addr_7 = getelementptr i32 %B_port, i64 %sext_ln30_10" [gemm.cc:30]   --->   Operation 228 'getelementptr' 'B_port_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 229 [1/1] (7.30ns)   --->   "%A_port_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr" [gemm.cc:30]   --->   Operation 229 'read' 'A_port_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 230 [1/1] (7.30ns)   --->   "%B_port_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr" [gemm.cc:30]   --->   Operation 230 'read' 'B_port_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 231 [1/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 231 'readreq' 'A_port_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 232 [1/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 232 'readreq' 'B_port_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 233 [2/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 233 'readreq' 'A_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 234 [2/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 234 'readreq' 'B_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 235 [3/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 235 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 236 [3/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 236 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 237 [4/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 237 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 238 [4/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 238 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 239 [5/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 239 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 240 [5/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 240 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 241 [6/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 241 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 242 [6/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 242 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 243 [7/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 243 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 244 [7/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 244 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 245 [1/1] (3.42ns)   --->   "%mul_ln30 = mul i32 %B_port_addr_read, i32 %A_port_addr_read" [gemm.cc:30]   --->   Operation 245 'mul' 'mul_ln30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (7.30ns)   --->   "%A_port_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_1" [gemm.cc:30]   --->   Operation 246 'read' 'A_port_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 247 [1/1] (7.30ns)   --->   "%B_port_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_1" [gemm.cc:30]   --->   Operation 247 'read' 'B_port_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 248 [1/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 248 'readreq' 'A_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 249 [1/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 249 'readreq' 'B_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 250 [2/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 250 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 251 [2/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 251 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 252 [3/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 252 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 253 [3/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 253 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 254 [4/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 254 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 255 [4/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 255 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 256 [5/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 256 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 257 [5/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 257 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 258 [6/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 258 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 259 [6/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 259 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 260 [1/1] (3.42ns)   --->   "%mul_ln30_1 = mul i32 %B_port_addr_1_read, i32 %A_port_addr_1_read" [gemm.cc:30]   --->   Operation 260 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (7.30ns)   --->   "%A_port_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_2" [gemm.cc:30]   --->   Operation 261 'read' 'A_port_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 262 [1/1] (7.30ns)   --->   "%B_port_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_2" [gemm.cc:30]   --->   Operation 262 'read' 'B_port_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 263 [1/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 263 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 264 [1/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 264 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 265 [2/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 265 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 266 [2/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 266 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 267 [3/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 267 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 268 [3/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 268 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 269 [4/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 269 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 270 [4/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 270 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 271 [5/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 271 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 272 [5/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 272 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 273 [1/1] (1.01ns)   --->   "%add_ln30_8 = add i32 %mul_ln30_1, i32 %mul_ln30" [gemm.cc:30]   --->   Operation 273 'add' 'add_ln30_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 274 [1/1] (3.42ns)   --->   "%mul_ln30_2 = mul i32 %B_port_addr_2_read, i32 %A_port_addr_2_read" [gemm.cc:30]   --->   Operation 274 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (7.30ns)   --->   "%A_port_addr_3_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_3" [gemm.cc:30]   --->   Operation 275 'read' 'A_port_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 276 [1/1] (7.30ns)   --->   "%B_port_addr_3_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_3" [gemm.cc:30]   --->   Operation 276 'read' 'B_port_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 277 [1/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 277 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 278 [1/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 278 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 279 [2/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 279 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 280 [2/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 280 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 281 [3/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 281 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 282 [3/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 282 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 283 [4/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 283 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 284 [4/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 284 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 285 [1/1] (3.42ns)   --->   "%mul_ln30_3 = mul i32 %B_port_addr_3_read, i32 %A_port_addr_3_read" [gemm.cc:30]   --->   Operation 285 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (7.30ns)   --->   "%A_port_addr_4_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_4" [gemm.cc:30]   --->   Operation 286 'read' 'A_port_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [1/1] (7.30ns)   --->   "%B_port_addr_4_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_4" [gemm.cc:30]   --->   Operation 287 'read' 'B_port_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 288 [1/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 288 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 289 [1/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 289 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 290 [2/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 290 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 291 [2/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 291 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 292 [3/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 292 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 293 [3/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 293 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 294 [1/1] (1.01ns)   --->   "%add_ln30_9 = add i32 %mul_ln30_2, i32 %mul_ln30_3" [gemm.cc:30]   --->   Operation 294 'add' 'add_ln30_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 295 [1/1] (3.42ns)   --->   "%mul_ln30_4 = mul i32 %B_port_addr_4_read, i32 %A_port_addr_4_read" [gemm.cc:30]   --->   Operation 295 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (7.30ns)   --->   "%A_port_addr_5_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_5" [gemm.cc:30]   --->   Operation 296 'read' 'A_port_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 297 [1/1] (7.30ns)   --->   "%B_port_addr_5_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_5" [gemm.cc:30]   --->   Operation 297 'read' 'B_port_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [1/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 298 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [1/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 299 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [2/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 300 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 301 [2/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 301 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 302 [1/1] (3.42ns)   --->   "%mul_ln30_5 = mul i32 %B_port_addr_5_read, i32 %A_port_addr_5_read" [gemm.cc:30]   --->   Operation 302 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [1/1] (7.30ns)   --->   "%A_port_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_6" [gemm.cc:30]   --->   Operation 303 'read' 'A_port_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 304 [1/1] (7.30ns)   --->   "%B_port_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_6" [gemm.cc:30]   --->   Operation 304 'read' 'B_port_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 305 [1/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 305 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 306 [1/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 306 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 307 [1/1] (3.42ns)   --->   "%mul_ln30_6 = mul i32 %B_port_addr_6_read, i32 %A_port_addr_6_read" [gemm.cc:30]   --->   Operation 307 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (7.30ns)   --->   "%A_port_addr_7_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %A_port_addr_7" [gemm.cc:30]   --->   Operation 308 'read' 'A_port_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 309 [1/1] (7.30ns)   --->   "%B_port_addr_7_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %B_port_addr_7" [gemm.cc:30]   --->   Operation 309 'read' 'B_port_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 %select_ln26_1, i3 %trunc_ln30, i2 0" [gemm.cc:32]   --->   Operation 310 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %shl_ln" [gemm.cc:32]   --->   Operation 311 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln32 = add i64 %zext_ln32, i64 %AB_read" [gemm.cc:32]   --->   Operation 312 'add' 'add_ln32' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63" [gemm.cc:32]   --->   Operation 313 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln" [gemm.cc:32]   --->   Operation 314 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%AB_port_addr = getelementptr i32 %AB_port, i64 %sext_ln32" [gemm.cc:32]   --->   Operation 315 'getelementptr' 'AB_port_addr' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 316 [1/1] (3.42ns)   --->   "%mul_ln30_7 = mul i32 %B_port_addr_7_read, i32 %A_port_addr_7_read" [gemm.cc:30]   --->   Operation 316 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_10 = add i32 %add_ln30_9, i32 %add_ln30_8" [gemm.cc:30]   --->   Operation 317 'add' 'add_ln30_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_11 = add i32 %mul_ln30_4, i32 %mul_ln30_5" [gemm.cc:30]   --->   Operation 318 'add' 'add_ln30_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 319 [1/1] (1.01ns)   --->   "%add_ln30_12 = add i32 %mul_ln30_6, i32 %mul_ln30_7" [gemm.cc:30]   --->   Operation 319 'add' 'add_ln30_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_13 = add i32 %add_ln30_12, i32 %add_ln30_11" [gemm.cc:30]   --->   Operation 320 'add' 'add_ln30_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 321 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_14 = add i32 %add_ln30_13, i32 %add_ln30_10" [gemm.cc:30]   --->   Operation 321 'add' 'add_ln30_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 322 [1/1] (7.30ns)   --->   "%AB_port_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %AB_port_addr, i32 1" [gemm.cc:32]   --->   Operation 322 'writereq' 'AB_port_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %AB_port_addr, i32 %add_ln30_14, i4 15" [gemm.cc:32]   --->   Operation 323 'write' 'write_ln32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 324 [5/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %AB_port_addr" [gemm.cc:32]   --->   Operation 324 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 325 [4/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %AB_port_addr" [gemm.cc:32]   --->   Operation 325 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 326 [3/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %AB_port_addr" [gemm.cc:32]   --->   Operation 326 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 327 [2/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %AB_port_addr" [gemm.cc:32]   --->   Operation 327 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 328 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 329 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 330 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm.cc:28]   --->   Operation 331 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %AB_port_addr" [gemm.cc:32]   --->   Operation 332 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln27 = br void %product" [gemm.cc:27]   --->   Operation 333 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [gemm.cc:36]   --->   Operation 334 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ AB_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                            (alloca           ) [ 01111111111111111111111110]
i                            (alloca           ) [ 01111111111111111111111110]
indvar_flatten               (alloca           ) [ 01111111111111111111111110]
spectopmodule_ln12           (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000]
AB_read                      (read             ) [ 00111111111111111111111110]
B_read                       (read             ) [ 00111111111111111111111110]
A_read                       (read             ) [ 00111111111111111111111110]
store_ln26                   (store            ) [ 00000000000000000000000000]
store_ln26                   (store            ) [ 00000000000000000000000000]
store_ln26                   (store            ) [ 00000000000000000000000000]
br_ln26                      (br               ) [ 00000000000000000000000000]
indvar_flatten_load          (load             ) [ 00000000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000000000000000000]
icmp_ln26                    (icmp             ) [ 00111111111111111111111110]
add_ln26                     (add              ) [ 00000000000000000000000000]
br_ln26                      (br               ) [ 00000000000000000000000000]
j_load                       (load             ) [ 00000000000000000000000000]
i_load                       (load             ) [ 00000000000000000000000000]
icmp_ln27                    (icmp             ) [ 00000000000000000000000000]
select_ln26                  (select           ) [ 00000000000000000000000000]
add_ln26_9                   (add              ) [ 00000000000000000000000000]
trunc_ln26                   (trunc            ) [ 00000000000000000000000000]
trunc_ln26_1                 (trunc            ) [ 00000000000000000000000000]
select_ln26_1                (select           ) [ 00111111111111111100000000]
sext_ln30_mid2_v_v_v_v_v     (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26                    (zext             ) [ 00000000000000000000000000]
add_ln26_1                   (add              ) [ 00000000000000000000000000]
sext_ln30_mid2_v             (partselect       ) [ 00000000000000000000000000]
sext_ln26                    (sext             ) [ 00000000000000000000000000]
select_ln26_2                (select           ) [ 00000000000000000000000000]
A_port_addr                  (getelementptr    ) [ 00111111111000000000000000]
trunc_ln30                   (trunc            ) [ 00111111111111111100000000]
shl_ln30_2                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln30                    (zext             ) [ 00000000000000000000000000]
add_ln30                     (add              ) [ 00000000000000000000000000]
trunc_ln30_2                 (partselect       ) [ 00000000000000000000000000]
sext_ln30                    (sext             ) [ 00000000000000000000000000]
B_port_addr                  (getelementptr    ) [ 00111111111000000000000000]
add_ln27                     (add              ) [ 00000000000000000000000000]
store_ln27                   (store            ) [ 00000000000000000000000000]
store_ln27                   (store            ) [ 00000000000000000000000000]
store_ln27                   (store            ) [ 00000000000000000000000000]
sext_ln30_mid2_v_v_v_v_v_v_v (bitconcatenate   ) [ 00001111110000000000000000]
or_ln26                      (or               ) [ 00000000000000000000000000]
sext_ln30_2_mid2_v_v_v_v_v   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_1                  (zext             ) [ 00000000000000000000000000]
add_ln26_2                   (add              ) [ 00000000000000000000000000]
sext_ln30_2_mid2_v           (partselect       ) [ 00000000000000000000000000]
sext_ln26_1                  (sext             ) [ 00000000000000000000000000]
A_port_addr_1                (getelementptr    ) [ 00111111111100000000000000]
zext_ln30_1_cast             (bitconcatenate   ) [ 00001111110000000000000000]
zext_ln30_1                  (zext             ) [ 00000000000000000000000000]
add_ln30_1                   (add              ) [ 00000000000000000000000000]
trunc_ln30_4                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_1                  (sext             ) [ 00000000000000000000000000]
B_port_addr_1                (getelementptr    ) [ 00111111111100000000000000]
or_ln26_1                    (or               ) [ 00000000000000000000000000]
sext_ln30_4_mid2_v_v_v_v_v   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_2                  (zext             ) [ 00000000000000000000000000]
add_ln26_3                   (add              ) [ 00000000000000000000000000]
sext_ln30_4_mid2_v           (partselect       ) [ 00000000000000000000000000]
sext_ln26_2                  (sext             ) [ 00000000000000000000000000]
A_port_addr_2                (getelementptr    ) [ 00111111111110000000000000]
zext_ln30_2_cast             (bitconcatenate   ) [ 00000111100000000000000000]
zext_ln30_2                  (zext             ) [ 00000000000000000000000000]
add_ln30_2                   (add              ) [ 00000000000000000000000000]
trunc_ln30_6                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_2                  (sext             ) [ 00000000000000000000000000]
B_port_addr_2                (getelementptr    ) [ 00111111111110000000000000]
or_ln26_2                    (or               ) [ 00000000000000000000000000]
sext_ln30_6_mid2_v_v_v_v_v   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_3                  (zext             ) [ 00000000000000000000000000]
add_ln26_4                   (add              ) [ 00000000000000000000000000]
sext_ln30_6_mid2_v           (partselect       ) [ 00000000000000000000000000]
sext_ln26_3                  (sext             ) [ 00000000000000000000000000]
A_port_addr_3                (getelementptr    ) [ 00111111111111000000000000]
sext_ln30_3                  (sext             ) [ 00000000000000000000000000]
zext_ln30_3                  (zext             ) [ 00000000000000000000000000]
add_ln30_3                   (add              ) [ 00000000000000000000000000]
trunc_ln30_8                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_4                  (sext             ) [ 00000000000000000000000000]
B_port_addr_3                (getelementptr    ) [ 00111111111111000000000000]
or_ln26_3                    (or               ) [ 00000000000000000000000000]
sext_ln30_8_mid2_v_v_v_v_v   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_4                  (zext             ) [ 00000000000000000000000000]
add_ln26_5                   (add              ) [ 00000000000000000000000000]
sext_ln30_8_mid2_v           (partselect       ) [ 00000000000000000000000000]
sext_ln26_4                  (sext             ) [ 00000000000000000000000000]
A_port_addr_4                (getelementptr    ) [ 00111111111111100000000000]
zext_ln30_4_cast             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln30_4                  (zext             ) [ 00000000000000000000000000]
add_ln30_4                   (add              ) [ 00000000000000000000000000]
trunc_ln30_s                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_5                  (sext             ) [ 00000000000000000000000000]
B_port_addr_4                (getelementptr    ) [ 00111111111111100000000000]
or_ln26_4                    (or               ) [ 00000000000000000000000000]
sext_ln30_10_mid2_v_v_v_v_v  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_5                  (zext             ) [ 00000000000000000000000000]
add_ln26_6                   (add              ) [ 00000000000000000000000000]
sext_ln30_10_mid2_v          (partselect       ) [ 00000000000000000000000000]
sext_ln26_5                  (sext             ) [ 00000000000000000000000000]
A_port_addr_5                (getelementptr    ) [ 00111111111111110000000000]
zext_ln30_5_cast             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln30_5                  (zext             ) [ 00000000000000000000000000]
add_ln30_5                   (add              ) [ 00000000000000000000000000]
trunc_ln30_3                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_6                  (sext             ) [ 00000000000000000000000000]
B_port_addr_5                (getelementptr    ) [ 00111111111111110000000000]
or_ln26_5                    (or               ) [ 00000000000000000000000000]
sext_ln30_12_mid2_v_v_v_v_v  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_6                  (zext             ) [ 00000000000000000000000000]
add_ln26_7                   (add              ) [ 00000000000000000000000000]
sext_ln30_12_mid2_v          (partselect       ) [ 00000000000000000000000000]
sext_ln26_6                  (sext             ) [ 00000000000000000000000000]
A_port_addr_6                (getelementptr    ) [ 00111111111111111000000000]
sext_ln30_7                  (sext             ) [ 00000000000000000000000000]
zext_ln30_6                  (zext             ) [ 00000000000000000000000000]
add_ln30_6                   (add              ) [ 00000000000000000000000000]
trunc_ln30_5                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_8                  (sext             ) [ 00000000000000000000000000]
B_port_addr_6                (getelementptr    ) [ 00111111111111111000000000]
or_ln26_6                    (or               ) [ 00000000000000000000000000]
sext_ln30_14_mid2_v_v_v_v_v  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln26_7                  (zext             ) [ 00000000000000000000000000]
add_ln26_8                   (add              ) [ 00000000000000000000000000]
sext_ln30_14_mid2_v          (partselect       ) [ 00000000000000000000000000]
sext_ln26_7                  (sext             ) [ 00000000000000000000000000]
A_port_load_req              (readreq          ) [ 00000000000000000000000000]
B_port_load_req              (readreq          ) [ 00000000000000000000000000]
A_port_addr_7                (getelementptr    ) [ 00111111111111111100000000]
sext_ln30_9                  (sext             ) [ 00000000000000000000000000]
zext_ln30_7                  (zext             ) [ 00000000000000000000000000]
add_ln30_7                   (add              ) [ 00000000000000000000000000]
trunc_ln30_7                 (partselect       ) [ 00000000000000000000000000]
sext_ln30_10                 (sext             ) [ 00000000000000000000000000]
B_port_addr_7                (getelementptr    ) [ 00111111111111111100000000]
A_port_addr_read             (read             ) [ 00010000000100000000000000]
B_port_addr_read             (read             ) [ 00010000000100000000000000]
A_port_load_1_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_1_req            (readreq          ) [ 00000000000000000000000000]
mul_ln30                     (mul              ) [ 00001000000010000000000000]
A_port_addr_1_read           (read             ) [ 00001000000010000000000000]
B_port_addr_1_read           (read             ) [ 00001000000010000000000000]
A_port_load_2_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_2_req            (readreq          ) [ 00000000000000000000000000]
mul_ln30_1                   (mul              ) [ 00000000000000000000000000]
A_port_addr_2_read           (read             ) [ 00000100000001000000000000]
B_port_addr_2_read           (read             ) [ 00000100000001000000000000]
A_port_load_3_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_3_req            (readreq          ) [ 00000000000000000000000000]
add_ln30_8                   (add              ) [ 00100111110001111110000000]
mul_ln30_2                   (mul              ) [ 00000010000000100000000000]
A_port_addr_3_read           (read             ) [ 00000010000000100000000000]
B_port_addr_3_read           (read             ) [ 00000010000000100000000000]
A_port_load_4_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_4_req            (readreq          ) [ 00000000000000000000000000]
mul_ln30_3                   (mul              ) [ 00000000000000000000000000]
A_port_addr_4_read           (read             ) [ 00000001000000010000000000]
B_port_addr_4_read           (read             ) [ 00000001000000010000000000]
A_port_load_5_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_5_req            (readreq          ) [ 00000000000000000000000000]
add_ln30_9                   (add              ) [ 00100001110000011110000000]
mul_ln30_4                   (mul              ) [ 00100000110000001110000000]
A_port_addr_5_read           (read             ) [ 00000000100000001000000000]
B_port_addr_5_read           (read             ) [ 00000000100000001000000000]
A_port_load_6_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_6_req            (readreq          ) [ 00000000000000000000000000]
mul_ln30_5                   (mul              ) [ 00100000010000000110000000]
A_port_addr_6_read           (read             ) [ 00000000010000000100000000]
B_port_addr_6_read           (read             ) [ 00000000010000000100000000]
A_port_load_7_req            (readreq          ) [ 00000000000000000000000000]
B_port_load_7_req            (readreq          ) [ 00000000000000000000000000]
mul_ln30_6                   (mul              ) [ 00100000000000000010000000]
A_port_addr_7_read           (read             ) [ 00100000000000000010000000]
B_port_addr_7_read           (read             ) [ 00100000000000000010000000]
shl_ln                       (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln32                    (zext             ) [ 00000000000000000000000000]
add_ln32                     (add              ) [ 00000000000000000000000000]
trunc_ln                     (partselect       ) [ 00000000000000000000000000]
sext_ln32                    (sext             ) [ 00000000000000000000000000]
AB_port_addr                 (getelementptr    ) [ 00111111100000000011111110]
mul_ln30_7                   (mul              ) [ 00000000000000000000000000]
add_ln30_10                  (add              ) [ 00000000000000000000000000]
add_ln30_11                  (add              ) [ 00000000000000000000000000]
add_ln30_12                  (add              ) [ 00000000000000000000000000]
add_ln30_13                  (add              ) [ 00000000000000000000000000]
add_ln30_14                  (add              ) [ 00010000000000000001000000]
AB_port_addr_req             (writereq         ) [ 00000000000000000000000000]
write_ln32                   (write            ) [ 00000000000000000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000000000000000]
empty                        (speclooptripcount) [ 00000000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln28            (specloopname     ) [ 00000000000000000000000000]
AB_port_addr_resp            (writeresp        ) [ 00000000000000000000000000]
br_ln27                      (br               ) [ 00000000000000000000000000]
ret_ln36                     (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_port">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_port"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_port">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_port"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="j_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="AB_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AB_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="B_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_req/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_readreq_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_req/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_1_req/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_readreq_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_1_req/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_2_req/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_2_req/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_3_req/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_readreq_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_3_req/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_4_req/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_readreq_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_4_req/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_5_req/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_readreq_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_5_req/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_readreq_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_6_req/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_readreq_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_6_req/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="A_port_addr_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="8"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_read/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="B_port_addr_read_read_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="8"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_read/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_readreq_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_port_load_7_req/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_readreq_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_port_load_7_req/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="A_port_addr_1_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="8"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_1_read/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="B_port_addr_1_read_read_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="8"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_1_read/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="A_port_addr_2_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="8"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_2_read/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="B_port_addr_2_read_read_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="8"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_2_read/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="A_port_addr_3_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="8"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_3_read/13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="B_port_addr_3_read_read_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="8"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_3_read/13 "/>
</bind>
</comp>

<comp id="326" class="1004" name="A_port_addr_4_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="8"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_4_read/14 "/>
</bind>
</comp>

<comp id="331" class="1004" name="B_port_addr_4_read_read_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="8"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_4_read/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="A_port_addr_5_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="8"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_5_read/15 "/>
</bind>
</comp>

<comp id="341" class="1004" name="B_port_addr_5_read_read_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="8"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_5_read/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="A_port_addr_6_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="8"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_6_read/16 "/>
</bind>
</comp>

<comp id="351" class="1004" name="B_port_addr_6_read_read_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="8"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_6_read/16 "/>
</bind>
</comp>

<comp id="356" class="1004" name="A_port_addr_7_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="8"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_7_read/17 "/>
</bind>
</comp>

<comp id="361" class="1004" name="B_port_addr_7_read_read_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="8"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_port_addr_7_read/17 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_writeresp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="AB_port_addr_req/18 AB_port_addr_resp/20 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_ln32_write_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2"/>
<pin id="376" dir="0" index="2" bw="32" slack="1"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/19 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln26_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln26_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln26_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="indvar_flatten_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="1"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln26_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln26_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="j_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln27_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln26_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln26_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln26_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln26_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln26_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="0" index="2" bw="3" slack="0"/>
<pin id="450" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln30_mid2_v_v_v_v_v_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_mid2_v_v_v_v_v/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln26_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln26_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="1"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln30_mid2_v_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="62" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_mid2_v/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln26_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln26_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="A_port_addr_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln30_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="shl_ln30_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln30_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln30_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="1"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln30_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="62" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="7" slack="0"/>
<pin id="525" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_2/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln30_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="62" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="B_port_addr_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln27_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln27_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="1"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln27_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="1"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln27_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="1"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln30_mid2_v_v_v_v_v_v_v_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_mid2_v_v_v_v_v_v_v/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln26_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="6" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln30_2_mid2_v_v_v_v_v_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_2_mid2_v_v_v_v_v/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln26_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln26_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="2"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln30_2_mid2_v_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="62" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="0" index="2" bw="3" slack="0"/>
<pin id="595" dir="0" index="3" bw="7" slack="0"/>
<pin id="596" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_2_mid2_v/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln26_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="62" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="A_port_addr_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_1/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln30_1_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="3" slack="1"/>
<pin id="615" dir="0" index="3" bw="1" slack="0"/>
<pin id="616" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln30_1_cast/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln30_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln30_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="2"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln30_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="62" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="0" index="2" bw="3" slack="0"/>
<pin id="633" dir="0" index="3" bw="7" slack="0"/>
<pin id="634" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_4/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln30_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="62" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="B_port_addr_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="0"/>
<pin id="646" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_1/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="or_ln26_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="0" index="1" bw="6" slack="0"/>
<pin id="652" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln30_4_mid2_v_v_v_v_v_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="6" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_4_mid2_v_v_v_v_v/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln26_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="3"/>
<pin id="669" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln30_4_mid2_v_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="62" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="0"/>
<pin id="674" dir="0" index="2" bw="3" slack="0"/>
<pin id="675" dir="0" index="3" bw="7" slack="0"/>
<pin id="676" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_4_mid2_v/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln26_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="62" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="A_port_addr_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="64" slack="0"/>
<pin id="688" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_2/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln30_2_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="3" slack="2"/>
<pin id="695" dir="0" index="3" bw="1" slack="0"/>
<pin id="696" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln30_2_cast/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln30_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln30_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="3"/>
<pin id="707" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln30_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="62" slack="0"/>
<pin id="711" dir="0" index="1" bw="64" slack="0"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="0" index="3" bw="7" slack="0"/>
<pin id="714" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_6/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln30_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="62" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_2/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="B_port_addr_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="64" slack="0"/>
<pin id="726" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_2/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln26_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="2"/>
<pin id="731" dir="0" index="1" bw="6" slack="0"/>
<pin id="732" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_2/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln30_6_mid2_v_v_v_v_v_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_6_mid2_v_v_v_v_v/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln26_3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln26_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="4"/>
<pin id="749" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln30_6_mid2_v_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="62" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="0"/>
<pin id="754" dir="0" index="2" bw="3" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_6_mid2_v/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln26_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="62" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="A_port_addr_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="0"/>
<pin id="768" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_3/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln30_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="2"/>
<pin id="773" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_3/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln30_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln30_3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="64" slack="4"/>
<pin id="781" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln30_8_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="62" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="0" index="2" bw="3" slack="0"/>
<pin id="787" dir="0" index="3" bw="7" slack="0"/>
<pin id="788" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_8/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sext_ln30_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="62" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_4/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="B_port_addr_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_3/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="or_ln26_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="3"/>
<pin id="805" dir="0" index="1" bw="6" slack="0"/>
<pin id="806" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_3/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln30_8_mid2_v_v_v_v_v_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="6" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_8_mid2_v_v_v_v_v/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln26_4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln26_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="64" slack="5"/>
<pin id="823" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln30_8_mid2_v_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="62" slack="0"/>
<pin id="827" dir="0" index="1" bw="64" slack="0"/>
<pin id="828" dir="0" index="2" bw="3" slack="0"/>
<pin id="829" dir="0" index="3" bw="7" slack="0"/>
<pin id="830" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_8_mid2_v/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln26_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="62" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="A_port_addr_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="0"/>
<pin id="841" dir="0" index="1" bw="64" slack="0"/>
<pin id="842" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_4/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln30_4_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="3" slack="0"/>
<pin id="848" dir="0" index="2" bw="3" slack="4"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln30_4_cast/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln30_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln30_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="5"/>
<pin id="861" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="trunc_ln30_s_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="62" slack="0"/>
<pin id="865" dir="0" index="1" bw="64" slack="0"/>
<pin id="866" dir="0" index="2" bw="3" slack="0"/>
<pin id="867" dir="0" index="3" bw="7" slack="0"/>
<pin id="868" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_s/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln30_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="62" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_5/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="B_port_addr_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="0"/>
<pin id="879" dir="0" index="1" bw="64" slack="0"/>
<pin id="880" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_4/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="or_ln26_4_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="6" slack="4"/>
<pin id="885" dir="0" index="1" bw="6" slack="0"/>
<pin id="886" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_4/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sext_ln30_10_mid2_v_v_v_v_v_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="6" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_10_mid2_v_v_v_v_v/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln26_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln26_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="64" slack="6"/>
<pin id="903" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln30_10_mid2_v_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="62" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="0"/>
<pin id="908" dir="0" index="2" bw="3" slack="0"/>
<pin id="909" dir="0" index="3" bw="7" slack="0"/>
<pin id="910" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_10_mid2_v/7 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln26_5_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="62" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_5/7 "/>
</bind>
</comp>

<comp id="919" class="1004" name="A_port_addr_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="64" slack="0"/>
<pin id="921" dir="0" index="1" bw="64" slack="0"/>
<pin id="922" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_5/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln30_5_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="0" index="2" bw="3" slack="5"/>
<pin id="929" dir="0" index="3" bw="1" slack="0"/>
<pin id="930" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln30_5_cast/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln30_5_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln30_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="6"/>
<pin id="941" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="trunc_ln30_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="62" slack="0"/>
<pin id="945" dir="0" index="1" bw="64" slack="0"/>
<pin id="946" dir="0" index="2" bw="3" slack="0"/>
<pin id="947" dir="0" index="3" bw="7" slack="0"/>
<pin id="948" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_3/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln30_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="62" slack="0"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_6/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="B_port_addr_5_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="0"/>
<pin id="959" dir="0" index="1" bw="64" slack="0"/>
<pin id="960" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_5/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="or_ln26_5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="5"/>
<pin id="965" dir="0" index="1" bw="6" slack="0"/>
<pin id="966" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_5/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln30_12_mid2_v_v_v_v_v_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="0" index="1" bw="6" slack="0"/>
<pin id="971" dir="0" index="2" bw="1" slack="0"/>
<pin id="972" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_12_mid2_v_v_v_v_v/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln26_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/8 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln26_7_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="64" slack="7"/>
<pin id="983" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln30_12_mid2_v_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="62" slack="0"/>
<pin id="987" dir="0" index="1" bw="64" slack="0"/>
<pin id="988" dir="0" index="2" bw="3" slack="0"/>
<pin id="989" dir="0" index="3" bw="7" slack="0"/>
<pin id="990" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_12_mid2_v/8 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln26_6_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="62" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_6/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="A_port_addr_6_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="0"/>
<pin id="1001" dir="0" index="1" bw="64" slack="0"/>
<pin id="1002" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_6/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln30_7_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="4"/>
<pin id="1007" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_7/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln30_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln30_6_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="0" index="1" bw="64" slack="7"/>
<pin id="1015" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="trunc_ln30_5_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="62" slack="0"/>
<pin id="1019" dir="0" index="1" bw="64" slack="0"/>
<pin id="1020" dir="0" index="2" bw="3" slack="0"/>
<pin id="1021" dir="0" index="3" bw="7" slack="0"/>
<pin id="1022" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_5/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln30_8_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="62" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_8/8 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="B_port_addr_6_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="0"/>
<pin id="1033" dir="0" index="1" bw="64" slack="0"/>
<pin id="1034" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_6/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln26_6_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="6"/>
<pin id="1039" dir="0" index="1" bw="6" slack="0"/>
<pin id="1040" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_6/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln30_14_mid2_v_v_v_v_v_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="6" slack="0"/>
<pin id="1045" dir="0" index="2" bw="1" slack="0"/>
<pin id="1046" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln30_14_mid2_v_v_v_v_v/9 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln26_7_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/9 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln26_8_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="8"/>
<pin id="1057" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/9 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sext_ln30_14_mid2_v_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="62" slack="0"/>
<pin id="1061" dir="0" index="1" bw="64" slack="0"/>
<pin id="1062" dir="0" index="2" bw="3" slack="0"/>
<pin id="1063" dir="0" index="3" bw="7" slack="0"/>
<pin id="1064" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln30_14_mid2_v/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln26_7_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="62" slack="0"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_7/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="A_port_addr_7_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="0"/>
<pin id="1075" dir="0" index="1" bw="64" slack="0"/>
<pin id="1076" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr_7/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sext_ln30_9_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="6"/>
<pin id="1081" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_9/9 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln30_7_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="0"/>
<pin id="1084" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/9 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln30_7_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="64" slack="8"/>
<pin id="1089" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_7/9 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="trunc_ln30_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="62" slack="0"/>
<pin id="1093" dir="0" index="1" bw="64" slack="0"/>
<pin id="1094" dir="0" index="2" bw="3" slack="0"/>
<pin id="1095" dir="0" index="3" bw="7" slack="0"/>
<pin id="1096" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_7/9 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln30_10_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="62" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_10/9 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="B_port_addr_7_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="64" slack="0"/>
<pin id="1107" dir="0" index="1" bw="64" slack="0"/>
<pin id="1108" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr_7/9 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="mul_ln30_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="0" index="1" bw="32" slack="1"/>
<pin id="1114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/11 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="mul_ln30_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="0" index="1" bw="32" slack="1"/>
<pin id="1118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/12 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="add_ln30_8_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="1"/>
<pin id="1122" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_8/12 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="mul_ln30_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="0" index="1" bw="32" slack="1"/>
<pin id="1127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="mul_ln30_3_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="0" index="1" bw="32" slack="1"/>
<pin id="1131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/14 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="add_ln30_9_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_9/14 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="mul_ln30_4_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="0" index="1" bw="32" slack="1"/>
<pin id="1140" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_4/15 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="mul_ln30_5_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="0" index="1" bw="32" slack="1"/>
<pin id="1144" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_5/16 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="mul_ln30_6_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="0" index="1" bw="32" slack="1"/>
<pin id="1148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_6/17 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="shl_ln_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="0" index="1" bw="3" slack="15"/>
<pin id="1152" dir="0" index="2" bw="3" slack="15"/>
<pin id="1153" dir="0" index="3" bw="1" slack="0"/>
<pin id="1154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/17 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="zext_ln32_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="0"/>
<pin id="1159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/17 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="add_ln32_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="0"/>
<pin id="1163" dir="0" index="1" bw="64" slack="16"/>
<pin id="1164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/17 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="trunc_ln_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="62" slack="0"/>
<pin id="1168" dir="0" index="1" bw="64" slack="0"/>
<pin id="1169" dir="0" index="2" bw="3" slack="0"/>
<pin id="1170" dir="0" index="3" bw="7" slack="0"/>
<pin id="1171" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/17 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln32_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="62" slack="0"/>
<pin id="1178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/17 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="AB_port_addr_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="64" slack="0"/>
<pin id="1182" dir="0" index="1" bw="64" slack="0"/>
<pin id="1183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_port_addr/17 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="mul_ln30_7_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="0" index="1" bw="32" slack="1"/>
<pin id="1189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_7/18 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="add_ln30_10_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="4"/>
<pin id="1192" dir="0" index="1" bw="32" slack="6"/>
<pin id="1193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_10/18 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="add_ln30_11_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="3"/>
<pin id="1196" dir="0" index="1" bw="32" slack="2"/>
<pin id="1197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_11/18 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln30_12_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="0" index="1" bw="32" slack="0"/>
<pin id="1201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_12/18 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="add_ln30_13_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="0"/>
<pin id="1206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_13/18 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="add_ln30_14_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_14/18 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="j_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="4" slack="0"/>
<pin id="1217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1222" class="1005" name="i_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="4" slack="0"/>
<pin id="1224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1229" class="1005" name="indvar_flatten_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="7" slack="0"/>
<pin id="1231" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1236" class="1005" name="AB_read_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="16"/>
<pin id="1238" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="AB_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="B_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="1"/>
<pin id="1243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="1253" class="1005" name="A_read_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="64" slack="1"/>
<pin id="1255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="1265" class="1005" name="icmp_ln26_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="select_ln26_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="3" slack="1"/>
<pin id="1271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="A_port_addr_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr "/>
</bind>
</comp>

<comp id="1281" class="1005" name="trunc_ln30_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="1"/>
<pin id="1283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="B_port_addr_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr "/>
</bind>
</comp>

<comp id="1296" class="1005" name="sext_ln30_mid2_v_v_v_v_v_v_v_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="6" slack="1"/>
<pin id="1298" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30_mid2_v_v_v_v_v_v_v "/>
</bind>
</comp>

<comp id="1306" class="1005" name="A_port_addr_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="zext_ln30_1_cast_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="6" slack="2"/>
<pin id="1314" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="1318" class="1005" name="B_port_addr_1_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="A_port_addr_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="zext_ln30_2_cast_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="7" slack="4"/>
<pin id="1332" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln30_2_cast "/>
</bind>
</comp>

<comp id="1335" class="1005" name="B_port_addr_2_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_2 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="A_port_addr_3_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="B_port_addr_3_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_3 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="A_port_addr_4_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_4 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="B_port_addr_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_4 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="A_port_addr_5_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_5 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="B_port_addr_5_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_5 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="A_port_addr_6_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="1"/>
<pin id="1379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_6 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="B_port_addr_6_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_6 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="A_port_addr_7_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_7 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="B_port_addr_7_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_7 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="A_port_addr_read_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_read "/>
</bind>
</comp>

<comp id="1406" class="1005" name="B_port_addr_read_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_read "/>
</bind>
</comp>

<comp id="1411" class="1005" name="mul_ln30_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="A_port_addr_1_read_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="1"/>
<pin id="1418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_1_read "/>
</bind>
</comp>

<comp id="1421" class="1005" name="B_port_addr_1_read_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="1"/>
<pin id="1423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_1_read "/>
</bind>
</comp>

<comp id="1426" class="1005" name="A_port_addr_2_read_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="1"/>
<pin id="1428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_2_read "/>
</bind>
</comp>

<comp id="1431" class="1005" name="B_port_addr_2_read_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="1"/>
<pin id="1433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_2_read "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln30_8_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="6"/>
<pin id="1438" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln30_8 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="mul_ln30_2_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_2 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="A_port_addr_3_read_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_3_read "/>
</bind>
</comp>

<comp id="1451" class="1005" name="B_port_addr_3_read_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_3_read "/>
</bind>
</comp>

<comp id="1456" class="1005" name="A_port_addr_4_read_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_4_read "/>
</bind>
</comp>

<comp id="1461" class="1005" name="B_port_addr_4_read_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_4_read "/>
</bind>
</comp>

<comp id="1466" class="1005" name="add_ln30_9_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="4"/>
<pin id="1468" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln30_9 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="mul_ln30_4_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="3"/>
<pin id="1473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln30_4 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="A_port_addr_5_read_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_5_read "/>
</bind>
</comp>

<comp id="1481" class="1005" name="B_port_addr_5_read_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="1"/>
<pin id="1483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_5_read "/>
</bind>
</comp>

<comp id="1486" class="1005" name="mul_ln30_5_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="2"/>
<pin id="1488" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln30_5 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="A_port_addr_6_read_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_6_read "/>
</bind>
</comp>

<comp id="1496" class="1005" name="B_port_addr_6_read_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_6_read "/>
</bind>
</comp>

<comp id="1501" class="1005" name="mul_ln30_6_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_6 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="A_port_addr_7_read_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_7_read "/>
</bind>
</comp>

<comp id="1511" class="1005" name="B_port_addr_7_read_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr_7_read "/>
</bind>
</comp>

<comp id="1516" class="1005" name="AB_port_addr_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AB_port_addr "/>
</bind>
</comp>

<comp id="1522" class="1005" name="add_ln30_14_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="96" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="96" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="96" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="96" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="96" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="96" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="96" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="124" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="124" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="96" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="124" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="124" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="124" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="124" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="124" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="124" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="124" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="124" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="124" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="124" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="124" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="124" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="124" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="126" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="128" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="130" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="381"><net_src comp="132" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="412" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="415" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="415" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="418" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="438" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="446" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="82" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="418" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="432" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="415" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="0" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="424" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="533"><net_src comp="520" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="2" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="424" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="406" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="485" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="540" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="78" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="591" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="0" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="98" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="100" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="623"><net_src comp="611" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="78" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="82" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="642"><net_src comp="629" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="2" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="102" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="94" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="86" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="677"><net_src comp="78" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="80" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="671" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="0" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="106" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="86" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="703"><net_src comp="691" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="78" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="704" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="82" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="722"><net_src comp="709" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="2" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="719" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="108" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="94" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="86" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="78" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="80" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="82" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="751" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="0" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="78" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="778" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="80" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="82" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="796"><net_src comp="783" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="2" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="110" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="94" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="86" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="831"><net_src comp="78" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="820" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="80" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="825" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="0" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="851"><net_src comp="112" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="114" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="86" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="857"><net_src comp="845" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="869"><net_src comp="78" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="858" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="80" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="82" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="876"><net_src comp="863" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="2" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="116" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="94" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="883" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="86" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="911"><net_src comp="78" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="80" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="82" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="918"><net_src comp="905" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="0" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="112" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="118" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="86" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="937"><net_src comp="925" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="949"><net_src comp="78" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="938" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="80" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="82" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="956"><net_src comp="943" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="2" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="120" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="94" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="963" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="86" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="976" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="991"><net_src comp="78" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="980" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="80" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="82" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="998"><net_src comp="985" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="0" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1023"><net_src comp="78" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="80" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="82" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1030"><net_src comp="1017" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="2" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="122" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="94" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="86" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1053"><net_src comp="1042" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1065"><net_src comp="78" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="80" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="82" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1072"><net_src comp="1059" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="0" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1097"><net_src comp="78" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="80" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="82" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1104"><net_src comp="1091" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1109"><net_src comp="2" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1101" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1155"><net_src comp="112" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="86" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1160"><net_src comp="1149" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1172"><net_src comp="78" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="1161" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1174"><net_src comp="80" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1175"><net_src comp="82" pin="0"/><net_sink comp="1166" pin=3"/></net>

<net id="1179"><net_src comp="1166" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1184"><net_src comp="4" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1176" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1202"><net_src comp="1186" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="1198" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1194" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1190" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1218"><net_src comp="144" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1221"><net_src comp="1215" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1225"><net_src comp="148" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1228"><net_src comp="1222" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1232"><net_src comp="152" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1239"><net_src comp="156" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1244"><net_src comp="162" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1248"><net_src comp="1241" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1249"><net_src comp="1241" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1250"><net_src comp="1241" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1251"><net_src comp="1241" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1252"><net_src comp="1241" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1256"><net_src comp="168" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1260"><net_src comp="1253" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1261"><net_src comp="1253" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1262"><net_src comp="1253" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1268"><net_src comp="400" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="446" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1278"><net_src comp="493" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1284"><net_src comp="499" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="1287"><net_src comp="1281" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="1288"><net_src comp="1281" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1293"><net_src comp="534" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1299"><net_src comp="561" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1303"><net_src comp="1296" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1304"><net_src comp="1296" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1305"><net_src comp="1296" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1309"><net_src comp="605" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1315"><net_src comp="611" pin="4"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1321"><net_src comp="643" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1327"><net_src comp="685" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1333"><net_src comp="691" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1338"><net_src comp="723" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1344"><net_src comp="765" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1350"><net_src comp="797" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1356"><net_src comp="839" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1362"><net_src comp="877" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1368"><net_src comp="919" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1374"><net_src comp="957" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1380"><net_src comp="999" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1386"><net_src comp="1031" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1392"><net_src comp="1073" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1398"><net_src comp="1105" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1404"><net_src comp="272" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1409"><net_src comp="277" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1414"><net_src comp="1111" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1419"><net_src comp="296" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1424"><net_src comp="301" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1429"><net_src comp="306" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1434"><net_src comp="311" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1439"><net_src comp="1119" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1444"><net_src comp="1124" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1449"><net_src comp="316" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1454"><net_src comp="321" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1459"><net_src comp="326" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1464"><net_src comp="331" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1469"><net_src comp="1132" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1474"><net_src comp="1137" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1479"><net_src comp="336" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1484"><net_src comp="341" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1489"><net_src comp="1141" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1494"><net_src comp="346" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1499"><net_src comp="351" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1504"><net_src comp="1145" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1509"><net_src comp="356" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1514"><net_src comp="361" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1519"><net_src comp="1180" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1525"><net_src comp="1209" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="373" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB_port | {18 19 20 21 22 23 24 }
 - Input state : 
	Port: mm : A_port | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: mm : B_port | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: mm : A | {1 }
	Port: mm : B | {1 }
	Port: mm : AB | {1 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln26 : 1
		store_ln26 : 1
	State 2
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		icmp_ln27 : 1
		select_ln26 : 2
		add_ln26_9 : 1
		trunc_ln26 : 2
		trunc_ln26_1 : 1
		select_ln26_1 : 3
		sext_ln30_mid2_v_v_v_v_v : 4
		zext_ln26 : 5
		add_ln26_1 : 6
		sext_ln30_mid2_v : 7
		sext_ln26 : 8
		select_ln26_2 : 2
		A_port_addr : 9
		trunc_ln30 : 3
		shl_ln30_2 : 4
		zext_ln30 : 5
		add_ln30 : 6
		trunc_ln30_2 : 7
		sext_ln30 : 8
		B_port_addr : 9
		add_ln27 : 3
		store_ln27 : 2
		store_ln27 : 3
		store_ln27 : 4
	State 3
		or_ln26 : 1
		sext_ln30_2_mid2_v_v_v_v_v : 1
		zext_ln26_1 : 2
		add_ln26_2 : 3
		sext_ln30_2_mid2_v : 4
		sext_ln26_1 : 5
		A_port_addr_1 : 6
		zext_ln30_1 : 1
		add_ln30_1 : 2
		trunc_ln30_4 : 3
		sext_ln30_1 : 4
		B_port_addr_1 : 5
	State 4
		zext_ln26_2 : 1
		add_ln26_3 : 2
		sext_ln30_4_mid2_v : 3
		sext_ln26_2 : 4
		A_port_addr_2 : 5
		zext_ln30_2 : 1
		add_ln30_2 : 2
		trunc_ln30_6 : 3
		sext_ln30_2 : 4
		B_port_addr_2 : 5
	State 5
		zext_ln26_3 : 1
		add_ln26_4 : 2
		sext_ln30_6_mid2_v : 3
		sext_ln26_3 : 4
		A_port_addr_3 : 5
		zext_ln30_3 : 1
		add_ln30_3 : 2
		trunc_ln30_8 : 3
		sext_ln30_4 : 4
		B_port_addr_3 : 5
	State 6
		zext_ln26_4 : 1
		add_ln26_5 : 2
		sext_ln30_8_mid2_v : 3
		sext_ln26_4 : 4
		A_port_addr_4 : 5
		zext_ln30_4 : 1
		add_ln30_4 : 2
		trunc_ln30_s : 3
		sext_ln30_5 : 4
		B_port_addr_4 : 5
	State 7
		zext_ln26_5 : 1
		add_ln26_6 : 2
		sext_ln30_10_mid2_v : 3
		sext_ln26_5 : 4
		A_port_addr_5 : 5
		zext_ln30_5 : 1
		add_ln30_5 : 2
		trunc_ln30_3 : 3
		sext_ln30_6 : 4
		B_port_addr_5 : 5
	State 8
		zext_ln26_6 : 1
		add_ln26_7 : 2
		sext_ln30_12_mid2_v : 3
		sext_ln26_6 : 4
		A_port_addr_6 : 5
		zext_ln30_6 : 1
		add_ln30_6 : 2
		trunc_ln30_5 : 3
		sext_ln30_8 : 4
		B_port_addr_6 : 5
	State 9
		zext_ln26_7 : 1
		add_ln26_8 : 2
		sext_ln30_14_mid2_v : 3
		sext_ln26_7 : 4
		A_port_addr_7 : 5
		zext_ln30_7 : 1
		add_ln30_7 : 2
		trunc_ln30_7 : 3
		sext_ln30_10 : 4
		B_port_addr_7 : 5
	State 10
	State 11
	State 12
		add_ln30_8 : 1
	State 13
	State 14
		add_ln30_9 : 1
	State 15
	State 16
	State 17
		zext_ln32 : 1
		add_ln32 : 2
		trunc_ln : 3
		sext_ln32 : 4
		AB_port_addr : 5
	State 18
		add_ln30_12 : 1
		add_ln30_13 : 2
		add_ln30_14 : 3
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln26_fu_406           |    0    |    0    |    14   |
|          |          add_ln26_9_fu_432          |    0    |    0    |    12   |
|          |          add_ln26_1_fu_466          |    0    |    0    |    71   |
|          |           add_ln30_fu_515           |    0    |    0    |    71   |
|          |           add_ln27_fu_540           |    0    |    0    |    12   |
|          |          add_ln26_2_fu_586          |    0    |    0    |    71   |
|          |          add_ln30_1_fu_624          |    0    |    0    |    71   |
|          |          add_ln26_3_fu_666          |    0    |    0    |    71   |
|          |          add_ln30_2_fu_704          |    0    |    0    |    71   |
|          |          add_ln26_4_fu_746          |    0    |    0    |    71   |
|          |          add_ln30_3_fu_778          |    0    |    0    |    71   |
|          |          add_ln26_5_fu_820          |    0    |    0    |    71   |
|          |          add_ln30_4_fu_858          |    0    |    0    |    71   |
|    add   |          add_ln26_6_fu_900          |    0    |    0    |    71   |
|          |          add_ln30_5_fu_938          |    0    |    0    |    71   |
|          |          add_ln26_7_fu_980          |    0    |    0    |    71   |
|          |          add_ln30_6_fu_1012         |    0    |    0    |    71   |
|          |          add_ln26_8_fu_1054         |    0    |    0    |    71   |
|          |          add_ln30_7_fu_1086         |    0    |    0    |    71   |
|          |          add_ln30_8_fu_1119         |    0    |    0    |    39   |
|          |          add_ln30_9_fu_1132         |    0    |    0    |    39   |
|          |           add_ln32_fu_1161          |    0    |    0    |    71   |
|          |         add_ln30_10_fu_1190         |    0    |    0    |    32   |
|          |         add_ln30_11_fu_1194         |    0    |    0    |    32   |
|          |         add_ln30_12_fu_1198         |    0    |    0    |    39   |
|          |         add_ln30_13_fu_1203         |    0    |    0    |    32   |
|          |         add_ln30_14_fu_1209         |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |           mul_ln30_fu_1111          |    3    |    0    |    20   |
|          |          mul_ln30_1_fu_1115         |    3    |    0    |    20   |
|          |          mul_ln30_2_fu_1124         |    3    |    0    |    20   |
|    mul   |          mul_ln30_3_fu_1128         |    3    |    0    |    20   |
|          |          mul_ln30_4_fu_1137         |    3    |    0    |    20   |
|          |          mul_ln30_5_fu_1141         |    3    |    0    |    20   |
|          |          mul_ln30_6_fu_1145         |    3    |    0    |    20   |
|          |          mul_ln30_7_fu_1186         |    3    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln26_fu_400          |    0    |    0    |    10   |
|          |           icmp_ln27_fu_418          |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|          |          select_ln26_fu_424         |    0    |    0    |    4    |
|  select  |         select_ln26_1_fu_446        |    0    |    0    |    3    |
|          |         select_ln26_2_fu_485        |    0    |    0    |    4    |
|----------|-------------------------------------|---------|---------|---------|
|          |         AB_read_read_fu_156         |    0    |    0    |    0    |
|          |          B_read_read_fu_162         |    0    |    0    |    0    |
|          |          A_read_read_fu_168         |    0    |    0    |    0    |
|          |     A_port_addr_read_read_fu_272    |    0    |    0    |    0    |
|          |     B_port_addr_read_read_fu_277    |    0    |    0    |    0    |
|          |    A_port_addr_1_read_read_fu_296   |    0    |    0    |    0    |
|          |    B_port_addr_1_read_read_fu_301   |    0    |    0    |    0    |
|          |    A_port_addr_2_read_read_fu_306   |    0    |    0    |    0    |
|          |    B_port_addr_2_read_read_fu_311   |    0    |    0    |    0    |
|   read   |    A_port_addr_3_read_read_fu_316   |    0    |    0    |    0    |
|          |    B_port_addr_3_read_read_fu_321   |    0    |    0    |    0    |
|          |    A_port_addr_4_read_read_fu_326   |    0    |    0    |    0    |
|          |    B_port_addr_4_read_read_fu_331   |    0    |    0    |    0    |
|          |    A_port_addr_5_read_read_fu_336   |    0    |    0    |    0    |
|          |    B_port_addr_5_read_read_fu_341   |    0    |    0    |    0    |
|          |    A_port_addr_6_read_read_fu_346   |    0    |    0    |    0    |
|          |    B_port_addr_6_read_read_fu_351   |    0    |    0    |    0    |
|          |    A_port_addr_7_read_read_fu_356   |    0    |    0    |    0    |
|          |    B_port_addr_7_read_read_fu_361   |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          grp_readreq_fu_174         |    0    |    0    |    0    |
|          |          grp_readreq_fu_181         |    0    |    0    |    0    |
|          |          grp_readreq_fu_188         |    0    |    0    |    0    |
|          |          grp_readreq_fu_195         |    0    |    0    |    0    |
|          |          grp_readreq_fu_202         |    0    |    0    |    0    |
|          |          grp_readreq_fu_209         |    0    |    0    |    0    |
|          |          grp_readreq_fu_216         |    0    |    0    |    0    |
|  readreq |          grp_readreq_fu_223         |    0    |    0    |    0    |
|          |          grp_readreq_fu_230         |    0    |    0    |    0    |
|          |          grp_readreq_fu_237         |    0    |    0    |    0    |
|          |          grp_readreq_fu_244         |    0    |    0    |    0    |
|          |          grp_readreq_fu_251         |    0    |    0    |    0    |
|          |          grp_readreq_fu_258         |    0    |    0    |    0    |
|          |          grp_readreq_fu_265         |    0    |    0    |    0    |
|          |          grp_readreq_fu_282         |    0    |    0    |    0    |
|          |          grp_readreq_fu_289         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_366        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln32_write_fu_373       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln26_fu_438          |    0    |    0    |    0    |
|   trunc  |         trunc_ln26_1_fu_442         |    0    |    0    |    0    |
|          |          trunc_ln30_fu_499          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |   sext_ln30_mid2_v_v_v_v_v_fu_454   |    0    |    0    |    0    |
|          |          shl_ln30_2_fu_503          |    0    |    0    |    0    |
|          | sext_ln30_mid2_v_v_v_v_v_v_v_fu_561 |    0    |    0    |    0    |
|          |  sext_ln30_2_mid2_v_v_v_v_v_fu_574  |    0    |    0    |    0    |
|          |       zext_ln30_1_cast_fu_611       |    0    |    0    |    0    |
|          |  sext_ln30_4_mid2_v_v_v_v_v_fu_654  |    0    |    0    |    0    |
|          |       zext_ln30_2_cast_fu_691       |    0    |    0    |    0    |
|bitconcatenate|  sext_ln30_6_mid2_v_v_v_v_v_fu_734  |    0    |    0    |    0    |
|          |  sext_ln30_8_mid2_v_v_v_v_v_fu_808  |    0    |    0    |    0    |
|          |       zext_ln30_4_cast_fu_845       |    0    |    0    |    0    |
|          |  sext_ln30_10_mid2_v_v_v_v_v_fu_888 |    0    |    0    |    0    |
|          |       zext_ln30_5_cast_fu_925       |    0    |    0    |    0    |
|          |  sext_ln30_12_mid2_v_v_v_v_v_fu_968 |    0    |    0    |    0    |
|          | sext_ln30_14_mid2_v_v_v_v_v_fu_1042 |    0    |    0    |    0    |
|          |            shl_ln_fu_1149           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln26_fu_462          |    0    |    0    |    0    |
|          |           zext_ln30_fu_511          |    0    |    0    |    0    |
|          |          zext_ln26_1_fu_582         |    0    |    0    |    0    |
|          |          zext_ln30_1_fu_620         |    0    |    0    |    0    |
|          |          zext_ln26_2_fu_662         |    0    |    0    |    0    |
|          |          zext_ln30_2_fu_700         |    0    |    0    |    0    |
|          |          zext_ln26_3_fu_742         |    0    |    0    |    0    |
|          |          zext_ln30_3_fu_774         |    0    |    0    |    0    |
|   zext   |          zext_ln26_4_fu_816         |    0    |    0    |    0    |
|          |          zext_ln30_4_fu_854         |    0    |    0    |    0    |
|          |          zext_ln26_5_fu_896         |    0    |    0    |    0    |
|          |          zext_ln30_5_fu_934         |    0    |    0    |    0    |
|          |          zext_ln26_6_fu_976         |    0    |    0    |    0    |
|          |         zext_ln30_6_fu_1008         |    0    |    0    |    0    |
|          |         zext_ln26_7_fu_1050         |    0    |    0    |    0    |
|          |         zext_ln30_7_fu_1082         |    0    |    0    |    0    |
|          |          zext_ln32_fu_1157          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |       sext_ln30_mid2_v_fu_471       |    0    |    0    |    0    |
|          |         trunc_ln30_2_fu_520         |    0    |    0    |    0    |
|          |      sext_ln30_2_mid2_v_fu_591      |    0    |    0    |    0    |
|          |         trunc_ln30_4_fu_629         |    0    |    0    |    0    |
|          |      sext_ln30_4_mid2_v_fu_671      |    0    |    0    |    0    |
|          |         trunc_ln30_6_fu_709         |    0    |    0    |    0    |
|          |      sext_ln30_6_mid2_v_fu_751      |    0    |    0    |    0    |
|          |         trunc_ln30_8_fu_783         |    0    |    0    |    0    |
|partselect|      sext_ln30_8_mid2_v_fu_825      |    0    |    0    |    0    |
|          |         trunc_ln30_s_fu_863         |    0    |    0    |    0    |
|          |      sext_ln30_10_mid2_v_fu_905     |    0    |    0    |    0    |
|          |         trunc_ln30_3_fu_943         |    0    |    0    |    0    |
|          |      sext_ln30_12_mid2_v_fu_985     |    0    |    0    |    0    |
|          |         trunc_ln30_5_fu_1017        |    0    |    0    |    0    |
|          |     sext_ln30_14_mid2_v_fu_1059     |    0    |    0    |    0    |
|          |         trunc_ln30_7_fu_1091        |    0    |    0    |    0    |
|          |           trunc_ln_fu_1166          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           sext_ln26_fu_481          |    0    |    0    |    0    |
|          |           sext_ln30_fu_530          |    0    |    0    |    0    |
|          |          sext_ln26_1_fu_601         |    0    |    0    |    0    |
|          |          sext_ln30_1_fu_639         |    0    |    0    |    0    |
|          |          sext_ln26_2_fu_681         |    0    |    0    |    0    |
|          |          sext_ln30_2_fu_719         |    0    |    0    |    0    |
|          |          sext_ln26_3_fu_761         |    0    |    0    |    0    |
|          |          sext_ln30_3_fu_771         |    0    |    0    |    0    |
|          |          sext_ln30_4_fu_793         |    0    |    0    |    0    |
|   sext   |          sext_ln26_4_fu_835         |    0    |    0    |    0    |
|          |          sext_ln30_5_fu_873         |    0    |    0    |    0    |
|          |          sext_ln26_5_fu_915         |    0    |    0    |    0    |
|          |          sext_ln30_6_fu_953         |    0    |    0    |    0    |
|          |          sext_ln26_6_fu_995         |    0    |    0    |    0    |
|          |         sext_ln30_7_fu_1005         |    0    |    0    |    0    |
|          |         sext_ln30_8_fu_1027         |    0    |    0    |    0    |
|          |         sext_ln26_7_fu_1069         |    0    |    0    |    0    |
|          |         sext_ln30_9_fu_1079         |    0    |    0    |    0    |
|          |         sext_ln30_10_fu_1101        |    0    |    0    |    0    |
|          |          sext_ln32_fu_1176          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            or_ln26_fu_568           |    0    |    0    |    0    |
|          |           or_ln26_1_fu_649          |    0    |    0    |    0    |
|          |           or_ln26_2_fu_729          |    0    |    0    |    0    |
|    or    |           or_ln26_3_fu_803          |    0    |    0    |    0    |
|          |           or_ln26_4_fu_883          |    0    |    0    |    0    |
|          |           or_ln26_5_fu_963          |    0    |    0    |    0    |
|          |          or_ln26_6_fu_1037          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    24   |    0    |   1680  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        AB_port_addr_reg_1516        |   32   |
|           AB_read_reg_1236          |   64   |
|     A_port_addr_1_read_reg_1416     |   32   |
|        A_port_addr_1_reg_1306       |   32   |
|     A_port_addr_2_read_reg_1426     |   32   |
|        A_port_addr_2_reg_1324       |   32   |
|     A_port_addr_3_read_reg_1446     |   32   |
|        A_port_addr_3_reg_1341       |   32   |
|     A_port_addr_4_read_reg_1456     |   32   |
|        A_port_addr_4_reg_1353       |   32   |
|     A_port_addr_5_read_reg_1476     |   32   |
|        A_port_addr_5_reg_1365       |   32   |
|     A_port_addr_6_read_reg_1491     |   32   |
|        A_port_addr_6_reg_1377       |   32   |
|     A_port_addr_7_read_reg_1506     |   32   |
|        A_port_addr_7_reg_1389       |   32   |
|      A_port_addr_read_reg_1401      |   32   |
|         A_port_addr_reg_1275        |   32   |
|           A_read_reg_1253           |   64   |
|     B_port_addr_1_read_reg_1421     |   32   |
|        B_port_addr_1_reg_1318       |   32   |
|     B_port_addr_2_read_reg_1431     |   32   |
|        B_port_addr_2_reg_1335       |   32   |
|     B_port_addr_3_read_reg_1451     |   32   |
|        B_port_addr_3_reg_1347       |   32   |
|     B_port_addr_4_read_reg_1461     |   32   |
|        B_port_addr_4_reg_1359       |   32   |
|     B_port_addr_5_read_reg_1481     |   32   |
|        B_port_addr_5_reg_1371       |   32   |
|     B_port_addr_6_read_reg_1496     |   32   |
|        B_port_addr_6_reg_1383       |   32   |
|     B_port_addr_7_read_reg_1511     |   32   |
|        B_port_addr_7_reg_1395       |   32   |
|      B_port_addr_read_reg_1406      |   32   |
|         B_port_addr_reg_1290        |   32   |
|           B_read_reg_1241           |   64   |
|         add_ln30_14_reg_1522        |   32   |
|         add_ln30_8_reg_1436         |   32   |
|         add_ln30_9_reg_1466         |   32   |
|              i_reg_1222             |    4   |
|          icmp_ln26_reg_1265         |    1   |
|       indvar_flatten_reg_1229       |    7   |
|              j_reg_1215             |    4   |
|         mul_ln30_2_reg_1441         |   32   |
|         mul_ln30_4_reg_1471         |   32   |
|         mul_ln30_5_reg_1486         |   32   |
|         mul_ln30_6_reg_1501         |   32   |
|          mul_ln30_reg_1411          |   32   |
|        select_ln26_1_reg_1269       |    3   |
|sext_ln30_mid2_v_v_v_v_v_v_v_reg_1296|    6   |
|         trunc_ln30_reg_1281         |    3   |
|      zext_ln30_1_cast_reg_1312      |    6   |
|      zext_ln30_2_cast_reg_1330      |    7   |
+-------------------------------------+--------+
|                Total                |  1545  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_366 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.427  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |  1680  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |  1545  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    0   |  1545  |  1680  |
+-----------+--------+--------+--------+--------+
