[INF:CM0023] Creating log file ../../build/regression/GenModHierPath/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<93> s<92> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<ForNarrowRequest> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:24>
n<> u<4> t<Port> p<5> l<1:25> el<1:25>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:24> el<1:26>
n<> u<6> t<Module_nonansi_header> p<26> c<2> s<25> l<1:1> el<1:27>
n<> u<7> t<IntegerAtomType_Int> p<8> l<3:3> el<3:6>
n<> u<8> t<Data_type> p<18> c<7> s<17> l<3:3> el<3:6>
n<array> u<9> t<StringConst> p<16> s<15> l<3:7> el<3:12>
n<10> u<10> t<IntConst> p<11> l<3:13> el<3:15>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:13> el<3:15>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:13> el<3:15>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:13> el<3:15>
n<> u<14> t<Unpacked_dimension> p<15> c<13> l<3:12> el<3:16>
n<> u<15> t<Variable_dimension> p<16> c<14> l<3:12> el<3:16>
n<> u<16> t<Variable_decl_assignment> p<17> c<9> l<3:7> el<3:16>
n<> u<17> t<List_of_variable_decl_assignments> p<18> c<16> l<3:7> el<3:16>
n<> u<18> t<Variable_declaration> p<19> c<8> l<3:3> el<3:17>
n<> u<19> t<Data_declaration> p<20> c<18> l<3:3> el<3:17>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:3> el<3:17>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:3> el<3:17>
n<> u<22> t<Module_common_item> p<23> c<21> l<3:3> el<3:17>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:3> el<3:17>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:3> el<3:17>
n<> u<25> t<Module_item> p<26> c<24> l<3:3> el<3:17>
n<> u<26> t<Module_declaration> p<27> c<6> l<1:1> el<5:10>
n<> u<27> t<Description> p<92> c<26> s<91> l<1:1> el<5:10>
n<> u<28> t<Module_keyword> p<32> s<29> l<8:1> el<8:7>
n<InitializedBlockRAM> u<29> t<StringConst> p<32> s<31> l<8:8> el<8:27>
n<> u<30> t<Port> p<31> l<8:28> el<8:28>
n<> u<31> t<List_of_ports> p<32> c<30> l<8:27> el<8:29>
n<> u<32> t<Module_nonansi_header> p<90> c<28> s<60> l<8:1> el<8:30>
n<1> u<33> t<IntConst> p<34> l<11:9> el<11:10>
n<> u<34> t<Primary_literal> p<35> c<33> l<11:9> el<11:10>
n<> u<35> t<Constant_primary> p<36> c<34> l<11:9> el<11:10>
n<> u<36> t<Constant_expression> p<51> c<35> s<49> l<11:9> el<11:10>
n<body> u<37> t<StringConst> p<49> s<47> l<11:20> el<11:24>
n<ForNarrowRequest> u<38> t<StringConst> p<44> s<43> l<12:9> el<12:25>
n<ram> u<39> t<StringConst> p<40> l<12:26> el<12:29>
n<> u<40> t<Name_of_instance> p<43> c<39> s<42> l<12:26> el<12:29>
n<> u<41> t<Ordered_port_connection> p<42> l<12:31> el<12:31>
n<> u<42> t<List_of_port_connections> p<43> c<41> l<12:31> el<12:31>
n<> u<43> t<Hierarchical_instance> p<44> c<40> l<12:26> el<12:32>
n<> u<44> t<Module_instantiation> p<45> c<38> l<12:9> el<12:33>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<12:9> el<12:33>
n<> u<46> t<Generate_item> p<47> c<45> l<12:9> el<12:33>
n<> u<47> t<Generate_block> p<49> c<46> s<48> l<12:9> el<12:33>
n<> u<48> t<End> p<49> l<13:5> el<13:8>
n<> u<49> t<Generate_block> p<51> c<37> l<11:12> el<13:8>
n<> u<50> t<IF> p<51> s<36> l<11:5> el<11:7>
n<> u<51> t<If_generate_construct> p<52> c<50> l<11:5> el<13:8>
n<> u<52> t<Conditional_generate_construct> p<53> c<51> l<11:5> el<13:8>
n<> u<53> t<Module_common_item> p<54> c<52> l<11:5> el<13:8>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<11:5> el<13:8>
n<> u<55> t<Generate_item> p<56> c<54> l<11:5> el<13:8>
n<> u<56> t<Generate_block> p<58> c<55> s<57> l<11:5> el<13:8>
n<> u<57> t<Endgenerate> p<58> l<14:3> el<14:14>
n<> u<58> t<Generate_region> p<59> c<56> l<10:3> el<14:14>
n<> u<59> t<Non_port_module_item> p<60> c<58> l<10:3> el<14:14>
n<> u<60> t<Module_item> p<90> c<59> s<89> l<10:3> el<14:14>
n<> u<61> t<Lifetime_Automatic> p<83> s<82> l<16:12> el<16:21>
n<> u<62> t<Function_data_type> p<63> l<16:22> el<16:26>
n<> u<63> t<Function_data_type_or_implicit> p<82> c<62> s<64> l<16:22> el<16:26>
n<InitializeMemory> u<64> t<StringConst> p<82> s<80> l<16:27> el<16:43>
n<> u<65> t<Dollar_keyword> p<76> s<66> l<17:5> el<17:6>
n<readmemh> u<66> t<StringConst> p<76> s<75> l<17:6> el<17:14>
n<body> u<67> t<StringConst> p<72> s<68> l<17:15> el<17:19>
n<ram> u<68> t<StringConst> p<72> s<69> l<17:20> el<17:23>
n<array> u<69> t<StringConst> p<72> s<71> l<17:24> el<17:29>
n<> u<70> t<Bit_select> p<71> l<17:29> el<17:29>
n<> u<71> t<Select> p<72> c<70> l<17:29> el<17:29>
n<> u<72> t<Complex_func_call> p<73> c<67> l<17:15> el<17:29>
n<> u<73> t<Primary> p<74> c<72> l<17:15> el<17:29>
n<> u<74> t<Expression> p<75> c<73> l<17:15> el<17:29>
n<> u<75> t<List_of_arguments> p<76> c<74> l<17:15> el<17:29>
n<> u<76> t<Subroutine_call> p<77> c<65> l<17:5> el<17:30>
n<> u<77> t<Subroutine_call_statement> p<78> c<76> l<17:5> el<17:31>
n<> u<78> t<Statement_item> p<79> c<77> l<17:5> el<17:31>
n<> u<79> t<Statement> p<80> c<78> l<17:5> el<17:31>
n<> u<80> t<Function_statement_or_null> p<82> c<79> s<81> l<17:5> el<17:31>
n<> u<81> t<Endfunction> p<82> l<18:3> el<18:14>
n<> u<82> t<Function_body_declaration> p<83> c<63> l<16:22> el<18:14>
n<> u<83> t<Function_declaration> p<84> c<61> l<16:3> el<18:14>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<16:3> el<18:14>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<16:3> el<18:14>
n<> u<86> t<Module_common_item> p<87> c<85> l<16:3> el<18:14>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<16:3> el<18:14>
n<> u<88> t<Non_port_module_item> p<89> c<87> l<16:3> el<18:14>
n<> u<89> t<Module_item> p<90> c<88> l<16:3> el<18:14>
n<> u<90> t<Module_declaration> p<91> c<32> l<8:1> el<20:10>
n<> u<91> t<Description> p<92> c<90> l<8:1> el<20:10>
n<> u<92> t<Source_text> p<93> c<27> l<1:1> el<20:10>
n<> u<93> t<Top_level_rule> c<1> l<1:1> el<21:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "ForNarrowRequest".

[WRN:PA0205] dut.sv:8:1: No timescale set for "InitializedBlockRAM".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@ForNarrowRequest".

[INF:CP0303] dut.sv:8:1: Compile module "work@InitializedBlockRAM".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:11:5: Compile generate block "work@InitializedBlockRAM.body".

[NTE:EL0503] dut.sv:8:1: Top level module "work@InitializedBlockRAM".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/GenModHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/GenModHierPath/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/GenModHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@InitializedBlockRAM)
|vpiElaborated:1
|vpiName:work@InitializedBlockRAM
|uhdmallModules:
\_module: work@ForNarrowRequest (work@ForNarrowRequest), file:dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@InitializedBlockRAM)
  |vpiFullName:work@ForNarrowRequest
  |vpiDefName:work@ForNarrowRequest
  |vpiNet:
  \_logic_net: (work@ForNarrowRequest.array), line:3:7, endln:3:12
    |vpiParent:
    \_module: work@ForNarrowRequest (work@ForNarrowRequest), file:dut.sv, line:1:1, endln:5:10
    |vpiName:array
    |vpiFullName:work@ForNarrowRequest.array
|uhdmallModules:
\_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
  |vpiParent:
  \_design: (work@InitializedBlockRAM)
  |vpiFullName:work@InitializedBlockRAM
  |vpiDefName:work@InitializedBlockRAM
  |vpiTaskFunc:
  \_function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
    |vpiParent:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
    |vpiName:InitializeMemory
    |vpiFullName:work@InitializedBlockRAM.InitializeMemory
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiParent:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
    |vpiStmt:
    \_sys_func_call: ($readmemh), line:17:5, endln:17:30
      |vpiParent:
      \_function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiArgument:
      \_hier_path: (body.ram.array), line:17:15, endln:17:29
        |vpiParent:
        \_sys_func_call: ($readmemh), line:17:5, endln:17:30
        |vpiName:body.ram.array
        |vpiActual:
        \_ref_obj: (body), line:17:15, endln:17:19
          |vpiParent:
          \_hier_path: (body.ram.array), line:17:15, endln:17:29
          |vpiName:body
        |vpiActual:
        \_ref_obj: (ram), line:17:20, endln:17:23
          |vpiParent:
          \_hier_path: (body.ram.array), line:17:15, endln:17:29
          |vpiName:ram
        |vpiActual:
        \_ref_obj: (array), line:17:24, endln:17:29
          |vpiName:array
      |vpiName:$readmemh
    |vpiInstance:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
|uhdmtopModules:
\_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
  |vpiName:work@InitializedBlockRAM
  |vpiDefName:work@InitializedBlockRAM
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
    |vpiParent:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
    |vpiName:InitializeMemory
    |vpiFullName:work@InitializedBlockRAM.InitializeMemory
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiParent:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
    |vpiStmt:
    \_sys_func_call: ($readmemh), line:17:5, endln:17:30
      |vpiParent:
      \_function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiArgument:
      \_hier_path: (body.ram.array), line:17:15, endln:17:29
        |vpiParent:
        \_sys_func_call: ($readmemh), line:17:5, endln:17:30
        |vpiName:body.ram.array
        |vpiActual:
        \_ref_obj: (body), line:17:15, endln:17:19
          |vpiParent:
          \_hier_path: (body.ram.array), line:17:15, endln:17:29
          |vpiName:body
          |vpiActual:
          \_gen_scope: (work@InitializedBlockRAM.body)
        |vpiActual:
        \_ref_obj: (ram), line:17:20, endln:17:23
          |vpiParent:
          \_hier_path: (body.ram.array), line:17:15, endln:17:29
          |vpiName:ram
          |vpiActual:
          \_module: work@ForNarrowRequest (work@InitializedBlockRAM.body.ram), file:dut.sv, line:12:9, endln:12:33
        |vpiActual:
        \_ref_obj: (array), line:17:24, endln:17:29
          |vpiParent:
          \_hier_path: (body.ram.array), line:17:15, endln:17:29
          |vpiName:array
          |vpiActual:
          \_array_var: (work@InitializedBlockRAM.body.ram.array), line:3:7, endln:3:16
      |vpiName:$readmemh
    |vpiInstance:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@InitializedBlockRAM.body), line:11:5, endln:13:8
    |vpiParent:
    \_module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:dut.sv, line:8:1, endln:20:10
    |vpiName:body
    |vpiFullName:work@InitializedBlockRAM.body
    |vpiGenScope:
    \_gen_scope: (work@InitializedBlockRAM.body)
      |vpiParent:
      \_gen_scope_array: (work@InitializedBlockRAM.body), line:11:5, endln:13:8
      |vpiFullName:work@InitializedBlockRAM.body
      |vpiModule:
      \_module: work@ForNarrowRequest (work@InitializedBlockRAM.body.ram), file:dut.sv, line:12:9, endln:12:33
        |vpiParent:
        \_gen_scope: (work@InitializedBlockRAM.body)
        |vpiName:ram
        |vpiFullName:work@InitializedBlockRAM.body.ram
        |vpiVariables:
        \_array_var: (work@InitializedBlockRAM.body.ram.array), line:3:7, endln:3:16
          |vpiParent:
          \_module: work@ForNarrowRequest (work@InitializedBlockRAM.body.ram), file:dut.sv, line:12:9, endln:12:33
          |vpiSize:10
          |vpiName:array
          |vpiFullName:work@InitializedBlockRAM.body.ram.array
          |vpiRandType:1
          |vpiVisibility:1
          |vpiInstance:
          \_module: work@ForNarrowRequest (work@InitializedBlockRAM.body.ram), file:dut.sv, line:12:9, endln:12:33
          |vpiArrayType:1
          |vpiRange:
          \_range: , line:3:13, endln:3:15
            |vpiParent:
            \_array_var: (work@InitializedBlockRAM.body.ram.array), line:3:7, endln:3:16
            |vpiLeftRange:
            \_constant: , line:3:13, endln:3:14
              |vpiParent:
              \_range: , line:3:13, endln:3:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiRightRange:
            \_operation: 
              |vpiParent:
              \_range: , line:3:13, endln:3:15
              |vpiOpType:11
              |vpiOperand:
              \_constant: , line:3:13, endln:3:15
                |vpiDecompile:10
                |vpiSize:64
                |UINT:10
                |vpiConstType:9
              |vpiOperand:
              \_constant: 
                |vpiSize:64
                |INT:1
                |vpiConstType:7
          |vpiReg:
          \_int_var: (work@InitializedBlockRAM.body.ram.array), line:3:7, endln:3:12
            |vpiParent:
            \_array_var: (work@InitializedBlockRAM.body.ram.array), line:3:7, endln:3:16
            |vpiTypespec:
            \_int_typespec: , line:3:3, endln:3:6
              |vpiSigned:1
            |vpiFullName:work@InitializedBlockRAM.body.ram.array
        |vpiDefName:work@ForNarrowRequest
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenModHierPath/dut.sv | ${SURELOG_DIR}/build/regression/GenModHierPath/roundtrip/dut_000.sv | 5 | 20 | 

