{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 16:12:54 2009 " "Info: Processing started: Mon May 18 16:12:54 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[18\] register DATA_PATH:DP\|Registrador:OPC\|guarda\[3\] 44.31 MHz 22.566 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.31 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" and destination register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[3\]\" (period= 22.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.104 ns + Longest register register " "Info: + Longest register to register delay is 11.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X22_Y14_N17 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 28; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.225 ns) 1.838 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1490 2 COMB LCCOMB_X22_Y14_N0 40 " "Info: 2: + IC(1.613 ns) + CELL(0.225 ns) = 1.838 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 40; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1490'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.357 ns) 3.103 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727 3 COMB LCCOMB_X21_Y13_N8 4 " "Info: 3: + IC(0.908 ns) + CELL(0.357 ns) = 3.103 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 4; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[0]~5727 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.371 ns) 4.214 ns DATA_PATH:DP\|ALU:ULA\|Add0~449 4 COMB LCCOMB_X25_Y12_N0 2 " "Info: 4: + IC(0.740 ns) + CELL(0.371 ns) = 4.214 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~449'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~449 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.053 ns) 5.311 ns DATA_PATH:DP\|ALU:ULA\|Add1~9130 5 COMB LCCOMB_X30_Y14_N28 2 " "Info: 5: + IC(1.044 ns) + CELL(0.053 ns) = 5.311 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9130'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { DATA_PATH:DP|ALU:ULA|Add0~449 DATA_PATH:DP|ALU:ULA|Add1~9130 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.309 ns) 6.146 ns DATA_PATH:DP\|ALU:ULA\|Add1~9138 6 COMB LCCOMB_X26_Y14_N2 2 " "Info: 6: + IC(0.526 ns) + CELL(0.309 ns) = 6.146 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { DATA_PATH:DP|ALU:ULA|Add1~9130 DATA_PATH:DP|ALU:ULA|Add1~9138 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.181 ns DATA_PATH:DP\|ALU:ULA\|Add1~9142 7 COMB LCCOMB_X26_Y14_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.181 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9142'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9138 DATA_PATH:DP|ALU:ULA|Add1~9142 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.216 ns DATA_PATH:DP\|ALU:ULA\|Add1~9146 8 COMB LCCOMB_X26_Y14_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.216 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9146'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9142 DATA_PATH:DP|ALU:ULA|Add1~9146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.251 ns DATA_PATH:DP\|ALU:ULA\|Add1~9150 9 COMB LCCOMB_X26_Y14_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.251 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.376 ns DATA_PATH:DP\|ALU:ULA\|Add1~9153 10 COMB LCCOMB_X26_Y14_N10 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 6.376 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9153 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.053 ns) 7.432 ns DATA_PATH:DP\|ALU:ULA\|R\[4\]~14127 11 COMB LCCOMB_X21_Y12_N18 4 " "Info: 11: + IC(1.003 ns) + CELL(0.053 ns) = 7.432 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[4\]~14127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { DATA_PATH:DP|ALU:ULA|Add1~9153 DATA_PATH:DP|ALU:ULA|R[4]~14127 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 8.320 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector27~8 12 COMB LCCOMB_X19_Y14_N4 5 " "Info: 12: + IC(0.835 ns) + CELL(0.053 ns) = 8.320 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector27~8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { DATA_PATH:DP|ALU:ULA|R[4]~14127 DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.053 ns) 8.924 ns DATA_PATH:DP\|Registrador:H\|guarda~1217 13 COMB LCCOMB_X23_Y14_N22 7 " "Info: 13: + IC(0.551 ns) + CELL(0.053 ns) = 8.924 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1217'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 DATA_PATH:DP|Registrador:H|guarda~1217 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.309 ns) 11.104 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[3\] 14 REG LCFF_X23_Y13_N15 3 " "Info: 14: + IC(1.871 ns) + CELL(0.309 ns) = 11.104 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 3; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { DATA_PATH:DP|Registrador:H|guarda~1217 DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 18.13 % ) " "Info: Total cell delay = 2.013 ns ( 18.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.091 ns ( 81.87 % ) " "Info: Total interconnect delay = 9.091 ns ( 81.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.104 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~449 DATA_PATH:DP|ALU:ULA|Add1~9130 DATA_PATH:DP|ALU:ULA|Add1~9138 DATA_PATH:DP|ALU:ULA|Add1~9142 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9153 DATA_PATH:DP|ALU:ULA|R[4]~14127 DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 DATA_PATH:DP|Registrador:H|guarda~1217 DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.104 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~449 {} DATA_PATH:DP|ALU:ULA|Add1~9130 {} DATA_PATH:DP|ALU:ULA|Add1~9138 {} DATA_PATH:DP|ALU:ULA|Add1~9142 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9153 {} DATA_PATH:DP|ALU:ULA|R[4]~14127 {} DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 {} DATA_PATH:DP|Registrador:H|guarda~1217 {} DATA_PATH:DP|Registrador:OPC|guarda[3] {} } { 0.000ns 1.613ns 0.908ns 0.740ns 1.044ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 1.003ns 0.835ns 0.551ns 1.871ns } { 0.000ns 0.225ns 0.357ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1546 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1546; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[3\] 3 REG LCFF_X23_Y13_N15 3 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 3; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1546 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1546; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X22_Y14_N17 28 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 28; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.104 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~449 DATA_PATH:DP|ALU:ULA|Add1~9130 DATA_PATH:DP|ALU:ULA|Add1~9138 DATA_PATH:DP|ALU:ULA|Add1~9142 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9153 DATA_PATH:DP|ALU:ULA|R[4]~14127 DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 DATA_PATH:DP|Registrador:H|guarda~1217 DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.104 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~449 {} DATA_PATH:DP|ALU:ULA|Add1~9130 {} DATA_PATH:DP|ALU:ULA|Add1~9138 {} DATA_PATH:DP|ALU:ULA|Add1~9142 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9153 {} DATA_PATH:DP|ALU:ULA|R[4]~14127 {} DATA_PATH:DP|Deslocador:DESLOC|Selector27~8 {} DATA_PATH:DP|Registrador:H|guarda~1217 {} DATA_PATH:DP|Registrador:OPC|guarda[3] {} } { 0.000ns 1.613ns 0.908ns 0.740ns 1.044ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 1.003ns 0.835ns 0.551ns 1.871ns } { 0.000ns 0.225ns 0.357ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|MDR:mdr\|guarda\[12\] reset clk 13.094 ns register " "Info: tsu for register \"DATA_PATH:DP\|MDR:mdr\|guarda\[12\]\" (data pin = \"reset\", clock pin = \"clk\") is 13.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.480 ns + Longest pin register " "Info: + Longest pin to register delay is 15.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB7 176 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 176; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.805 ns) + CELL(0.346 ns) 6.008 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X22_Y14_N2 32 " "Info: 2: + IC(4.805 ns) + CELL(0.346 ns) = 6.008 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 32; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.366 ns) 7.237 ns DATA_PATH:DP\|MDR:mdr\|A\[10\]~5683 3 COMB LCCOMB_X23_Y15_N22 3 " "Info: 3: + IC(0.863 ns) + CELL(0.366 ns) = 7.237 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 3; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[10\]~5683'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[10]~5683 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.154 ns) 8.163 ns DATA_PATH:DP\|MDR:mdr\|A\[10\]~5687DUPLICATE 4 COMB LCCOMB_X23_Y16_N22 5 " "Info: 4: + IC(0.772 ns) + CELL(0.154 ns) = 8.163 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 5; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[10\]~5687DUPLICATE'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.371 ns) 9.370 ns DATA_PATH:DP\|ALU:ULA\|Add0~489 5 COMB LCCOMB_X25_Y12_N20 2 " "Info: 5: + IC(0.836 ns) + CELL(0.371 ns) = 9.370 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~489'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~489 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.053 ns) 10.269 ns DATA_PATH:DP\|ALU:ULA\|Add1~9120 6 COMB LCCOMB_X23_Y16_N8 2 " "Info: 6: + IC(0.846 ns) + CELL(0.053 ns) = 10.269 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9120'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { DATA_PATH:DP|ALU:ULA|Add0~489 DATA_PATH:DP|ALU:ULA|Add1~9120 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.350 ns) 11.365 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 7 COMB LCCOMB_X26_Y14_N22 2 " "Info: 7: + IC(0.746 ns) + CELL(0.350 ns) = 11.365 ns; Loc. = LCCOMB_X26_Y14_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9120 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.400 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 8 COMB LCCOMB_X26_Y14_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 11.400 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.435 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 9 COMB LCCOMB_X26_Y14_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 11.435 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.560 ns DATA_PATH:DP\|ALU:ULA\|Add1~9189 10 COMB LCCOMB_X26_Y14_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 11.560 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9189'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.053 ns) 12.391 ns DATA_PATH:DP\|ALU:ULA\|R\[13\]~14091 11 COMB LCCOMB_X27_Y13_N30 4 " "Info: 11: + IC(0.778 ns) + CELL(0.053 ns) = 12.391 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[13\]~14091'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14091 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.228 ns) 13.680 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector18~94 12 COMB LCCOMB_X26_Y16_N2 5 " "Info: 12: + IC(1.061 ns) + CELL(0.228 ns) = 13.680 ns; Loc. = LCCOMB_X26_Y16_N2; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector18~94'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { DATA_PATH:DP|ALU:ULA|R[13]~14091 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.053 ns) 15.325 ns DATA_PATH:DP\|MDR:mdr\|guarda~8880 13 COMB LCCOMB_X22_Y9_N12 1 " "Info: 13: + IC(1.592 ns) + CELL(0.053 ns) = 15.325 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|guarda~8880'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|MDR:mdr|guarda~8880 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 15.480 ns DATA_PATH:DP\|MDR:mdr\|guarda\[12\] 14 REG LCFF_X22_Y9_N13 40 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 15.480 ns; Loc. = LCFF_X22_Y9_N13; Fanout = 40; REG Node = 'DATA_PATH:DP\|MDR:mdr\|guarda\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { DATA_PATH:DP|MDR:mdr|guarda~8880 DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 20.55 % ) " "Info: Total cell delay = 3.181 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.299 ns ( 79.45 % ) " "Info: Total interconnect delay = 12.299 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.480 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~489 DATA_PATH:DP|ALU:ULA|Add1~9120 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14091 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|MDR:mdr|guarda~8880 DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.480 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[10]~5683 {} DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~489 {} DATA_PATH:DP|ALU:ULA|Add1~9120 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9189 {} DATA_PATH:DP|ALU:ULA|R[13]~14091 {} DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 {} DATA_PATH:DP|MDR:mdr|guarda~8880 {} DATA_PATH:DP|MDR:mdr|guarda[12] {} } { 0.000ns 0.000ns 4.805ns 0.863ns 0.772ns 0.836ns 0.846ns 0.746ns 0.000ns 0.000ns 0.000ns 0.778ns 1.061ns 1.592ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.366ns 0.154ns 0.371ns 0.053ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1546 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1546; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns DATA_PATH:DP\|MDR:mdr\|guarda\[12\] 3 REG LCFF_X22_Y9_N13 40 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X22_Y9_N13; Fanout = 40; REG Node = 'DATA_PATH:DP\|MDR:mdr\|guarda\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MDR:mdr|guarda[12] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.480 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~489 DATA_PATH:DP|ALU:ULA|Add1~9120 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14091 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|MDR:mdr|guarda~8880 DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.480 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[10]~5683 {} DATA_PATH:DP|MDR:mdr|A[10]~5687DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~489 {} DATA_PATH:DP|ALU:ULA|Add1~9120 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9189 {} DATA_PATH:DP|ALU:ULA|R[13]~14091 {} DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 {} DATA_PATH:DP|MDR:mdr|guarda~8880 {} DATA_PATH:DP|MDR:mdr|guarda[12] {} } { 0.000ns 0.000ns 4.805ns 0.863ns 0.772ns 0.836ns 0.846ns 0.746ns 0.000ns 0.000ns 0.000ns 0.778ns 1.061ns 1.592ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.366ns 0.154ns 0.371ns 0.053ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl DATA_PATH:DP|MDR:mdr|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|MDR:mdr|guarda[12] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[29\] ROM:inst3\|NEXT_INSTRUCT\[18\] 16.351 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[29\]\" through register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" is 16.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1546 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1546; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X22_Y14_N17 28 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 28; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.776 ns + Longest register pin " "Info: + Longest register to pin delay is 13.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X22_Y14_N17 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 28; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 644 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.225 ns) 1.838 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1490 2 COMB LCCOMB_X22_Y14_N0 40 " "Info: 2: + IC(1.613 ns) + CELL(0.225 ns) = 1.838 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 40; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1490'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.228 ns) 2.994 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5663 3 COMB LCCOMB_X21_Y17_N30 1 " "Info: 3: + IC(0.928 ns) + CELL(0.228 ns) = 2.994 ns; Loc. = LCCOMB_X21_Y17_N30; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5663'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[14]~5663 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.366 ns) 3.626 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5666 4 COMB LCCOMB_X21_Y17_N20 2 " "Info: 4: + IC(0.266 ns) + CELL(0.366 ns) = 3.626 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5666'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5663 DATA_PATH:DP|MDR:mdr|A[14]~5666 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.895 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5667 5 COMB LCCOMB_X21_Y17_N28 7 " "Info: 5: + IC(0.216 ns) + CELL(0.053 ns) = 3.895 ns; Loc. = LCCOMB_X21_Y17_N28; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5667'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5666 DATA_PATH:DP|MDR:mdr|A[14]~5667 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.350 ns) 5.354 ns DATA_PATH:DP\|ALU:ULA\|Add0~506 6 COMB LCCOMB_X25_Y12_N28 2 " "Info: 6: + IC(1.109 ns) + CELL(0.350 ns) = 5.354 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~506'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5667 DATA_PATH:DP|ALU:ULA|Add0~506 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 5.554 ns DATA_PATH:DP\|ALU:ULA\|Add0~510 7 COMB LCCOMB_X25_Y12_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.200 ns) = 5.554 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.589 ns DATA_PATH:DP\|ALU:ULA\|Add0~514 8 COMB LCCOMB_X25_Y11_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.589 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~514'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.624 ns DATA_PATH:DP\|ALU:ULA\|Add0~518 9 COMB LCCOMB_X25_Y11_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.624 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.659 ns DATA_PATH:DP\|ALU:ULA\|Add0~522 10 COMB LCCOMB_X25_Y11_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.659 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~522'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.694 ns DATA_PATH:DP\|ALU:ULA\|Add0~526 11 COMB LCCOMB_X25_Y11_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.694 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~526'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.729 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 12 COMB LCCOMB_X25_Y11_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.729 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.854 ns DATA_PATH:DP\|ALU:ULA\|Add0~533 13 COMB LCCOMB_X25_Y11_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 5.854 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~533'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.053 ns) 6.758 ns DATA_PATH:DP\|ALU:ULA\|Add1~9109 14 COMB LCCOMB_X27_Y14_N4 2 " "Info: 14: + IC(0.851 ns) + CELL(0.053 ns) = 6.758 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.309 ns) 7.632 ns DATA_PATH:DP\|ALU:ULA\|Add1~9222 15 COMB LCCOMB_X26_Y13_N28 2 " "Info: 15: + IC(0.565 ns) + CELL(0.309 ns) = 7.632 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9222'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.800 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 16 COMB LCCOMB_X26_Y13_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.168 ns) = 7.800 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.835 ns DATA_PATH:DP\|ALU:ULA\|Add1~9230 17 COMB LCCOMB_X26_Y12_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.835 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.870 ns DATA_PATH:DP\|ALU:ULA\|Add1~9234 18 COMB LCCOMB_X26_Y12_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.870 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9234'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.905 ns DATA_PATH:DP\|ALU:ULA\|Add1~9238 19 COMB LCCOMB_X26_Y12_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.905 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9238'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.940 ns DATA_PATH:DP\|ALU:ULA\|Add1~9242 20 COMB LCCOMB_X26_Y12_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.940 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9242'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9242 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.975 ns DATA_PATH:DP\|ALU:ULA\|Add1~9246 21 COMB LCCOMB_X26_Y12_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.975 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9246'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9242 DATA_PATH:DP|ALU:ULA|Add1~9246 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.010 ns DATA_PATH:DP\|ALU:ULA\|Add1~9251 22 COMB LCCOMB_X26_Y12_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 8.010 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9251'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.045 ns DATA_PATH:DP\|ALU:ULA\|Add1~9258 23 COMB LCCOMB_X26_Y12_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 8.045 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9258'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.170 ns DATA_PATH:DP\|ALU:ULA\|Add1~9261 24 COMB LCCOMB_X26_Y12_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 8.170 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9261'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.053 ns) 8.481 ns DATA_PATH:DP\|ALU:ULA\|R\[30\]~14051 25 COMB LCCOMB_X26_Y12_N24 8 " "Info: 25: + IC(0.258 ns) + CELL(0.053 ns) = 8.481 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 8; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[30\]~14051'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.311 ns" { DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|R[30]~14051 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.228 ns) 9.642 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector1~28 26 COMB LCCOMB_X27_Y15_N12 2 " "Info: 26: + IC(0.933 ns) + CELL(0.228 ns) = 9.642 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector1~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { DATA_PATH:DP|ALU:ULA|R[30]~14051 DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(2.154 ns) 13.776 ns C\[29\] 27 PIN PIN_D1 0 " "Info: 27: + IC(1.980 ns) + CELL(2.154 ns) = 13.776 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'C\[29\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.134 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 C[29] } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 1160 3464 3640 1176 "C\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.057 ns ( 36.71 % ) " "Info: Total cell delay = 5.057 ns ( 36.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.719 ns ( 63.29 % ) " "Info: Total interconnect delay = 8.719 ns ( 63.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.776 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[14]~5663 DATA_PATH:DP|MDR:mdr|A[14]~5666 DATA_PATH:DP|MDR:mdr|A[14]~5667 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9242 DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|R[30]~14051 DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 C[29] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.776 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 {} DATA_PATH:DP|MDR:mdr|A[14]~5663 {} DATA_PATH:DP|MDR:mdr|A[14]~5666 {} DATA_PATH:DP|MDR:mdr|A[14]~5667 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9230 {} DATA_PATH:DP|ALU:ULA|Add1~9234 {} DATA_PATH:DP|ALU:ULA|Add1~9238 {} DATA_PATH:DP|ALU:ULA|Add1~9242 {} DATA_PATH:DP|ALU:ULA|Add1~9246 {} DATA_PATH:DP|ALU:ULA|Add1~9251 {} DATA_PATH:DP|ALU:ULA|Add1~9258 {} DATA_PATH:DP|ALU:ULA|Add1~9261 {} DATA_PATH:DP|ALU:ULA|R[30]~14051 {} DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 {} C[29] {} } { 0.000ns 1.613ns 0.928ns 0.266ns 0.216ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.851ns 0.565ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.933ns 1.980ns } { 0.000ns 0.225ns 0.228ns 0.366ns 0.053ns 0.350ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.776 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 DATA_PATH:DP|MDR:mdr|A[14]~5663 DATA_PATH:DP|MDR:mdr|A[14]~5666 DATA_PATH:DP|MDR:mdr|A[14]~5667 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9242 DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|R[30]~14051 DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 C[29] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.776 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1490 {} DATA_PATH:DP|MDR:mdr|A[14]~5663 {} DATA_PATH:DP|MDR:mdr|A[14]~5666 {} DATA_PATH:DP|MDR:mdr|A[14]~5667 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9230 {} DATA_PATH:DP|ALU:ULA|Add1~9234 {} DATA_PATH:DP|ALU:ULA|Add1~9238 {} DATA_PATH:DP|ALU:ULA|Add1~9242 {} DATA_PATH:DP|ALU:ULA|Add1~9246 {} DATA_PATH:DP|ALU:ULA|Add1~9251 {} DATA_PATH:DP|ALU:ULA|Add1~9258 {} DATA_PATH:DP|ALU:ULA|Add1~9261 {} DATA_PATH:DP|ALU:ULA|R[30]~14051 {} DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 {} C[29] {} } { 0.000ns 1.613ns 0.928ns 0.266ns 0.216ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.851ns 0.565ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.933ns 1.980ns } { 0.000ns 0.225ns 0.228ns 0.366ns 0.053ns 0.350ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset C\[29\] 18.152 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"C\[29\]\" is 18.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB7 176 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 176; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.805 ns) + CELL(0.346 ns) 6.008 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X22_Y14_N2 32 " "Info: 2: + IC(4.805 ns) + CELL(0.346 ns) = 6.008 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 32; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.053 ns) 7.370 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5663 3 COMB LCCOMB_X21_Y17_N30 1 " "Info: 3: + IC(1.309 ns) + CELL(0.053 ns) = 7.370 ns; Loc. = LCCOMB_X21_Y17_N30; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5663'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[14]~5663 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.366 ns) 8.002 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5666 4 COMB LCCOMB_X21_Y17_N20 2 " "Info: 4: + IC(0.266 ns) + CELL(0.366 ns) = 8.002 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5666'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5663 DATA_PATH:DP|MDR:mdr|A[14]~5666 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 8.271 ns DATA_PATH:DP\|MDR:mdr\|A\[14\]~5667 5 COMB LCCOMB_X21_Y17_N28 7 " "Info: 5: + IC(0.216 ns) + CELL(0.053 ns) = 8.271 ns; Loc. = LCCOMB_X21_Y17_N28; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[14\]~5667'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5666 DATA_PATH:DP|MDR:mdr|A[14]~5667 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.350 ns) 9.730 ns DATA_PATH:DP\|ALU:ULA\|Add0~506 6 COMB LCCOMB_X25_Y12_N28 2 " "Info: 6: + IC(1.109 ns) + CELL(0.350 ns) = 9.730 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~506'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { DATA_PATH:DP|MDR:mdr|A[14]~5667 DATA_PATH:DP|ALU:ULA|Add0~506 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 9.930 ns DATA_PATH:DP\|ALU:ULA\|Add0~510 7 COMB LCCOMB_X25_Y12_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.200 ns) = 9.930 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.965 ns DATA_PATH:DP\|ALU:ULA\|Add0~514 8 COMB LCCOMB_X25_Y11_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 9.965 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~514'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.000 ns DATA_PATH:DP\|ALU:ULA\|Add0~518 9 COMB LCCOMB_X25_Y11_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.000 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.035 ns DATA_PATH:DP\|ALU:ULA\|Add0~522 10 COMB LCCOMB_X25_Y11_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.035 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~522'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.070 ns DATA_PATH:DP\|ALU:ULA\|Add0~526 11 COMB LCCOMB_X25_Y11_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.070 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~526'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.105 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 12 COMB LCCOMB_X25_Y11_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.105 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.230 ns DATA_PATH:DP\|ALU:ULA\|Add0~533 13 COMB LCCOMB_X25_Y11_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 10.230 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~533'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.053 ns) 11.134 ns DATA_PATH:DP\|ALU:ULA\|Add1~9109 14 COMB LCCOMB_X27_Y14_N4 2 " "Info: 14: + IC(0.851 ns) + CELL(0.053 ns) = 11.134 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.309 ns) 12.008 ns DATA_PATH:DP\|ALU:ULA\|Add1~9222 15 COMB LCCOMB_X26_Y13_N28 2 " "Info: 15: + IC(0.565 ns) + CELL(0.309 ns) = 12.008 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9222'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 12.176 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 16 COMB LCCOMB_X26_Y13_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.168 ns) = 12.176 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.211 ns DATA_PATH:DP\|ALU:ULA\|Add1~9230 17 COMB LCCOMB_X26_Y12_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 12.211 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.246 ns DATA_PATH:DP\|ALU:ULA\|Add1~9234 18 COMB LCCOMB_X26_Y12_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 12.246 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9234'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.281 ns DATA_PATH:DP\|ALU:ULA\|Add1~9238 19 COMB LCCOMB_X26_Y12_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 12.281 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9238'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.316 ns DATA_PATH:DP\|ALU:ULA\|Add1~9242 20 COMB LCCOMB_X26_Y12_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 12.316 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9242'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9242 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.351 ns DATA_PATH:DP\|ALU:ULA\|Add1~9246 21 COMB LCCOMB_X26_Y12_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 12.351 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9246'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9242 DATA_PATH:DP|ALU:ULA|Add1~9246 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.386 ns DATA_PATH:DP\|ALU:ULA\|Add1~9251 22 COMB LCCOMB_X26_Y12_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 12.386 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9251'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.421 ns DATA_PATH:DP\|ALU:ULA\|Add1~9258 23 COMB LCCOMB_X26_Y12_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 12.421 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9258'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.546 ns DATA_PATH:DP\|ALU:ULA\|Add1~9261 24 COMB LCCOMB_X26_Y12_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 12.546 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9261'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.053 ns) 12.857 ns DATA_PATH:DP\|ALU:ULA\|R\[30\]~14051 25 COMB LCCOMB_X26_Y12_N24 8 " "Info: 25: + IC(0.258 ns) + CELL(0.053 ns) = 12.857 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 8; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[30\]~14051'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.311 ns" { DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|R[30]~14051 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.228 ns) 14.018 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector1~28 26 COMB LCCOMB_X27_Y15_N12 2 " "Info: 26: + IC(0.933 ns) + CELL(0.228 ns) = 14.018 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector1~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { DATA_PATH:DP|ALU:ULA|R[30]~14051 DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(2.154 ns) 18.152 ns C\[29\] 27 PIN PIN_D1 0 " "Info: 27: + IC(1.980 ns) + CELL(2.154 ns) = 18.152 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'C\[29\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.134 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 C[29] } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 1160 3464 3640 1176 "C\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.860 ns ( 32.28 % ) " "Info: Total cell delay = 5.860 ns ( 32.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.292 ns ( 67.72 % ) " "Info: Total interconnect delay = 12.292 ns ( 67.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "18.152 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[14]~5663 DATA_PATH:DP|MDR:mdr|A[14]~5666 DATA_PATH:DP|MDR:mdr|A[14]~5667 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9230 DATA_PATH:DP|ALU:ULA|Add1~9234 DATA_PATH:DP|ALU:ULA|Add1~9238 DATA_PATH:DP|ALU:ULA|Add1~9242 DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|R[30]~14051 DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 C[29] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "18.152 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[14]~5663 {} DATA_PATH:DP|MDR:mdr|A[14]~5666 {} DATA_PATH:DP|MDR:mdr|A[14]~5667 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9230 {} DATA_PATH:DP|ALU:ULA|Add1~9234 {} DATA_PATH:DP|ALU:ULA|Add1~9238 {} DATA_PATH:DP|ALU:ULA|Add1~9242 {} DATA_PATH:DP|ALU:ULA|Add1~9246 {} DATA_PATH:DP|ALU:ULA|Add1~9251 {} DATA_PATH:DP|ALU:ULA|Add1~9258 {} DATA_PATH:DP|ALU:ULA|Add1~9261 {} DATA_PATH:DP|ALU:ULA|R[30]~14051 {} DATA_PATH:DP|Deslocador:DESLOC|Selector1~28 {} C[29] {} } { 0.000ns 0.000ns 4.805ns 1.309ns 0.266ns 0.216ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.851ns 0.565ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.933ns 1.980ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.366ns 0.053ns 0.350ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|Registrador:SP\|guarda\[25\] reset clk -2.711 ns register " "Info: th for register \"DATA_PATH:DP\|Registrador:SP\|guarda\[25\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1546 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1546; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns DATA_PATH:DP\|Registrador:SP\|guarda\[25\] 3 REG LCFF_X29_Y11_N7 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y11_N7; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.338 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB7 176 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 176; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.228 ns) 5.183 ns DATA_PATH:DP\|Registrador:H\|guarda~1195 2 COMB LCCOMB_X29_Y11_N6 6 " "Info: 2: + IC(4.098 ns) + CELL(0.228 ns) = 5.183 ns; Loc. = LCCOMB_X29_Y11_N6; Fanout = 6; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1195'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.326 ns" { reset DATA_PATH:DP|Registrador:H|guarda~1195 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.338 ns DATA_PATH:DP\|Registrador:SP\|guarda\[25\] 3 REG LCFF_X29_Y11_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.338 ns; Loc. = LCFF_X29_Y11_N7; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:SP\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 23.23 % ) " "Info: Total cell delay = 1.240 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 76.77 % ) " "Info: Total interconnect delay = 4.098 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.338 ns" { reset DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.338 ns" { reset {} reset~combout {} DATA_PATH:DP|Registrador:H|guarda~1195 {} DATA_PATH:DP|Registrador:SP|guarda[25] {} } { 0.000ns 0.000ns 4.098ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:SP|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.338 ns" { reset DATA_PATH:DP|Registrador:H|guarda~1195 DATA_PATH:DP|Registrador:SP|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.338 ns" { reset {} reset~combout {} DATA_PATH:DP|Registrador:H|guarda~1195 {} DATA_PATH:DP|Registrador:SP|guarda[25] {} } { 0.000ns 0.000ns 4.098ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 16:12:58 2009 " "Info: Processing ended: Mon May 18 16:12:58 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
