static const T_1 * F_1 ( T_2 V_1 ) {\r\nint V_2 ;\r\nfor ( V_2 = F_2 ( V_3 ) - 1 ; V_2 >= 0 ; V_2 -- )\r\nif ( V_3 [ V_2 ] . V_1 == V_1 )\r\nreturn & V_3 [ V_2 ] ;\r\nreturn NULL ;\r\n}\r\nstatic T_2 F_3 ( T_2 V_1 ) {\r\nif ( ( V_1 < 0 ) || ( V_1 >= ( int ) F_2 ( V_4 ) ) )\r\nreturn V_5 ;\r\nreturn V_4 [ V_1 ] ;\r\n}\r\nstatic const T_3 * F_4 ( T_2 V_6 ) {\r\nint V_2 ;\r\nfor ( V_2 = F_2 ( V_7 ) - 1 ; V_2 >= 0 ; V_2 -- )\r\nif ( V_7 [ V_2 ] . V_6 == V_6 )\r\nreturn & V_7 [ V_2 ] ;\r\nreturn NULL ;\r\n}\r\nstatic int\r\nF_5 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 , void * V_11 ) {\r\nint V_12 = 0 ;\r\nT_7 * V_13 ;\r\nT_2 V_1 = 0 , V_14 ;\r\nconst T_1 * V_15 ;\r\nconst T_8 * V_16 ;\r\nT_9 * V_17 , * V_18 ;\r\nT_6 * V_19 ;\r\nif ( V_11 == NULL )\r\nreturn 0 ;\r\nV_13 = F_6 ( V_11 ) ;\r\nF_7 ( V_13 ) ;\r\nif ( V_13 -> V_20 . V_21 != 1 )\r\nreturn V_12 ;\r\nif ( V_13 -> V_20 . V_22 == 0 ) {\r\nV_1 = V_13 -> V_20 . V_23 ;\r\nV_15 = F_1 ( V_1 ) ;\r\n} else if ( V_13 -> V_20 . V_22 == 1 ) {\r\nV_15 = ( T_1 * ) F_8 ( V_24 , V_13 -> V_20 . V_25 ) ;\r\nif ( V_15 ) V_1 = V_15 -> V_1 ;\r\n} else {\r\nreturn V_12 ;\r\n}\r\nif ( ! V_15 )\r\nreturn V_12 ;\r\nV_14 = F_3 ( V_1 ) ;\r\nV_17 = F_9 ( V_10 , V_26 , V_8 , V_12 , F_10 ( V_8 ) , V_27 ) ;\r\nV_19 = F_11 ( V_17 , V_28 ) ;\r\nF_12 ( V_19 , V_29 , V_8 , 0 , 0 , V_1 ) ;\r\nV_16 = F_13 ( V_1 , F_14 ( V_30 ) ) ;\r\nif ( V_16 ) {\r\nF_15 ( V_17 , L_1 , V_16 ) ;\r\nF_15 ( V_13 -> V_20 . V_31 , L_2 , V_16 ) ;\r\nif ( V_13 -> V_32 >= 0 )\r\nF_15 ( F_16 ( F_17 ( V_10 ) , V_13 -> V_32 ) , L_3 , V_16 ) ;\r\n}\r\nV_18 = F_12 ( V_19 , V_33 , V_8 , 0 , 0 , V_14 ) ;\r\nV_16 = F_13 ( V_14 , F_14 ( V_34 ) ) ;\r\nif ( V_16 ) F_15 ( V_18 , L_2 , V_16 ) ;\r\nif ( V_15 -> V_35 )\r\nV_12 = V_15 -> V_35 ( V_8 , V_9 , V_19 , NULL ) ;\r\nelse\r\nif ( F_18 ( V_8 , V_12 ) > 0 ) {\r\nF_19 ( V_10 , V_9 , & V_36 , V_8 , V_12 , - 1 ) ;\r\nV_12 += F_20 ( V_8 , V_12 ) ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int\r\nF_21 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 , void * V_11 ) {\r\nT_10 V_12 = 0 ;\r\nT_7 * V_13 ;\r\nT_2 V_1 , V_14 ;\r\nconst T_1 * V_15 ;\r\nconst T_8 * V_16 ;\r\nT_9 * V_17 , * V_18 ;\r\nT_6 * V_19 ;\r\nif ( V_11 == NULL )\r\nreturn 0 ;\r\nV_13 = F_6 ( V_11 ) ;\r\nF_7 ( V_13 ) ;\r\nif ( V_13 -> V_20 . V_21 != 2 )\r\nreturn V_12 ;\r\nif ( V_13 -> V_20 . V_22 != 0 )\r\nreturn V_12 ;\r\nV_1 = V_13 -> V_20 . V_23 ;\r\nV_15 = F_1 ( V_1 ) ;\r\nif ( ! V_15 )\r\nreturn V_12 ;\r\nV_14 = F_3 ( V_1 ) ;\r\nV_17 = F_9 ( V_10 , V_26 , V_8 , V_12 , F_10 ( V_8 ) , V_27 ) ;\r\nV_19 = F_11 ( V_17 , V_28 ) ;\r\nF_12 ( V_19 , V_29 , V_8 , 0 , 0 , V_1 ) ;\r\nV_16 = F_13 ( V_1 , F_14 ( V_30 ) ) ;\r\nif ( V_16 ) {\r\nF_15 ( V_17 , L_1 , V_16 ) ;\r\nF_15 ( V_13 -> V_20 . V_31 , L_2 , V_16 ) ;\r\nif ( V_13 -> V_32 >= 0 )\r\nF_15 ( F_16 ( F_17 ( V_10 ) , V_13 -> V_32 ) , L_3 , V_16 ) ;\r\n}\r\nV_18 = F_12 ( V_19 , V_33 , V_8 , 0 , 0 , V_14 ) ;\r\nV_16 = F_13 ( V_14 , F_14 ( V_34 ) ) ;\r\nif ( V_16 ) F_15 ( V_18 , L_2 , V_16 ) ;\r\nif ( V_15 -> V_37 )\r\nV_12 = V_15 -> V_37 ( V_8 , V_9 , V_19 , NULL ) ;\r\nelse\r\nif ( F_18 ( V_8 , V_12 ) > 0 ) {\r\nF_19 ( V_10 , V_9 , & V_38 , V_8 , V_12 , - 1 ) ;\r\nV_12 += F_20 ( V_8 , V_12 ) ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int\r\nF_22 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 , void * V_11 ) {\r\nint V_12 = 0 ;\r\nT_7 * V_13 ;\r\nT_2 V_6 ;\r\nconst T_3 * V_39 ;\r\nconst T_8 * V_16 ;\r\nT_9 * V_17 ;\r\nT_6 * V_19 ;\r\nif ( V_11 == NULL )\r\nreturn 0 ;\r\nV_13 = F_6 ( V_11 ) ;\r\nF_7 ( V_13 ) ;\r\nif ( V_13 -> V_20 . V_21 != 3 )\r\nreturn V_12 ;\r\nif ( V_13 -> V_20 . V_22 != 0 )\r\nreturn V_12 ;\r\nV_6 = V_13 -> V_20 . V_23 ;\r\nV_39 = F_4 ( V_6 ) ;\r\nif ( ! V_39 )\r\nreturn V_12 ;\r\nV_17 = F_9 ( V_10 , V_26 , V_8 , V_12 , F_10 ( V_8 ) , V_27 ) ;\r\nV_19 = F_11 ( V_17 , V_28 ) ;\r\nF_12 ( V_19 , V_40 , V_8 , 0 , 0 , V_6 ) ;\r\nV_16 = F_13 ( V_6 , F_14 ( V_41 ) ) ;\r\nif ( V_16 ) {\r\nF_15 ( V_17 , L_1 , V_16 ) ;\r\nF_15 ( V_13 -> V_20 . V_31 , L_2 , V_16 ) ;\r\nif ( V_13 -> V_32 >= 0 )\r\nF_15 ( F_16 ( F_17 ( V_10 ) , V_13 -> V_32 ) , L_3 , V_16 ) ;\r\n}\r\nif ( V_39 -> V_42 )\r\nV_12 = V_39 -> V_42 ( V_8 , V_9 , V_19 , NULL ) ;\r\nelse\r\nif ( F_18 ( V_8 , V_12 ) > 0 ) {\r\nF_19 ( V_10 , V_9 , & V_36 , V_8 , V_12 , - 1 ) ;\r\nV_12 += F_20 ( V_8 , V_12 ) ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int\r\nF_23 ( T_4 * V_8 , int V_12 , T_5 * V_9 V_43 , T_6 * V_10 , int T_11 V_43 ) {\r\nF_9 ( V_10 , V_44 , V_8 , V_12 , 1 , V_45 ) ;\r\nV_12 ++ ;\r\nreturn V_12 ;\r\n}\r\nstatic int\r\nF_24 ( T_4 * V_8 , int V_12 , T_5 * V_9 V_43 , T_6 * V_10 , int T_11 V_43 ) {\r\nF_9 ( V_10 , V_46 , V_8 , V_12 , 1 , V_45 ) ;\r\nV_12 ++ ;\r\nreturn V_12 ;\r\n}\r\nstatic void\r\nF_25 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 , int V_47 ) {\r\nT_10 V_12 ;\r\nT_9 * V_17 , * V_48 ;\r\nT_6 * V_49 ;\r\nT_12 V_50 , V_51 ;\r\nV_12 = 0 ;\r\nV_17 = F_9 ( V_10 , V_26 , V_8 , V_12 , - 1 , V_27 ) ;\r\nF_26 ( V_17 ) ;\r\nV_50 = F_27 ( V_8 , V_12 ) ;\r\nV_51 = F_27 ( V_8 , V_12 + 1 ) ;\r\nV_49 = F_28 ( V_10 , V_8 , V_12 , - 1 , V_52 , NULL ,\r\nF_29 ( V_50 , F_14 ( V_53 [ V_47 ] ) , L_4 ) ) ;\r\nF_9 ( V_49 , * V_54 [ V_47 ] , V_8 , V_12 , 1 , V_45 ) ;\r\nV_48 = F_9 ( V_49 , V_55 , V_8 , V_12 , 1 , V_45 ) ;\r\nF_26 ( V_48 ) ;\r\nF_9 ( V_49 , V_56 , V_8 , V_12 + 1 , 1 , V_45 ) ;\r\nV_12 += 2 ;\r\nif ( F_18 ( V_8 , V_12 ) <= 0 )\r\nreturn;\r\nswitch ( ( V_47 << 8 ) | V_50 ) {\r\ncase V_57 | V_58 :\r\nF_23 ( V_8 , V_12 , V_9 , V_49 , V_51 ) ;\r\nbreak;\r\ncase V_59 | V_60 :\r\nF_24 ( V_8 , V_12 , V_9 , V_49 , V_51 ) ;\r\nbreak;\r\ndefault:\r\nif ( V_51 > 0 ) {\r\nif ( V_10 ) F_9 ( V_49 , V_61 , V_8 , V_12 , V_51 , V_27 ) ;\r\n}\r\n}\r\n}\r\nstatic void\r\nF_30 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 ) {\r\nF_25 ( V_8 , V_9 , V_10 , 4 ) ;\r\n}\r\nstatic void\r\nF_31 ( T_4 * V_8 , T_5 * V_9 , T_6 * V_10 ) {\r\nF_25 ( V_8 , V_9 , V_10 , 5 ) ;\r\n}\r\nstatic void F_32 ( void ) {\r\nT_13 V_2 ;\r\nT_10 V_1 , * V_62 ;\r\nT_8 * V_63 ;\r\nif ( V_64 )\r\nF_33 ( V_64 ) ;\r\nV_64 = F_34 ( V_65 , V_66 , V_67 , V_67 ) ;\r\nif ( V_24 )\r\nF_33 ( V_24 ) ;\r\nV_24 = F_34 ( V_68 , V_69 , V_67 , NULL ) ;\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_3 ) ; V_2 ++ ) {\r\nV_1 = V_3 [ V_2 ] . V_1 ;\r\nV_63 = F_35 ( L_5 , V_1 ) ;\r\nV_62 = ( T_10 * ) F_36 ( sizeof( T_10 ) ) ;\r\n* V_62 = V_1 ;\r\nF_37 ( V_64 , V_62 , V_63 ) ;\r\nF_37 ( V_24 , F_38 ( V_63 ) , ( V_70 ) & V_3 [ V_2 ] ) ;\r\n}\r\n}\r\nvoid F_39 ( void ) {\r\nstatic T_14 V_71 [] = {\r\n{ & V_29 , { L_6 , L_7 ,\r\nV_72 , V_73 , F_14 ( V_30 ) , 0x0 ,\r\nNULL , V_74 } } ,\r\n{ & V_33 , { L_8 , L_9 ,\r\nV_72 , V_73 , F_14 ( V_75 ) , 0x0 ,\r\nL_10 , V_74 } } ,\r\n{ & V_40 , { L_11 , L_12 ,\r\nV_72 , V_73 , F_14 ( V_41 ) , 0x0 ,\r\nNULL , V_74 } } ,\r\n{ & V_55 , { L_13 , L_14 ,\r\nV_72 , V_76 , NULL , 0x0 ,\r\nL_15 , V_74 } } ,\r\n{ & V_77 , { L_13 , L_16 ,\r\nV_72 , V_76 , F_14 ( V_78 ) , 0x0 ,\r\nL_17 , V_74 } } ,\r\n{ & V_79 , { L_13 , L_18 ,\r\nV_72 , V_76 , F_14 ( V_80 ) , 0x0 ,\r\nL_19 , V_74 } } ,\r\n{ & V_56 , { L_20 , L_21 ,\r\nV_72 , V_73 , NULL , 0x0 ,\r\nL_22 , V_74 } } ,\r\n{ & V_61 , { L_23 , L_24 ,\r\nV_81 , V_82 , NULL , 0x0 ,\r\nNULL , V_74 } } ,\r\n{ & V_44 , { L_25 , L_26 ,\r\nV_72 , V_73 , NULL , 0x1F ,\r\nNULL , V_74 } } ,\r\n{ & V_46 , { L_27 , L_28 ,\r\nV_72 , V_76 , F_14 ( V_83 ) , 0x07 ,\r\nNULL , V_74 } } ,\r\n#include "packet-qsig-hfarr.c"\r\n} ;\r\nstatic T_10 * V_84 [] = {\r\n& V_28 ,\r\n& V_52 ,\r\n& V_85 ,\r\n#include "packet-qsig-ettarr.c"\r\n& V_86 ,\r\n} ;\r\nstatic T_15 V_87 [] = {\r\n{ & V_88 , { L_29 , V_89 , V_90 , L_30 , V_91 } } ,\r\n{ & V_38 , { L_31 , V_89 , V_90 , L_32 , V_91 } } ,\r\n{ & V_36 , { L_33 , V_89 , V_90 , L_34 , V_91 } } ,\r\n} ;\r\nT_16 * V_92 ;\r\nV_26 = F_40 ( V_93 , V_94 , V_95 ) ;\r\nF_41 ( V_26 , V_71 , F_2 ( V_71 ) ) ;\r\nF_42 ( V_84 , F_2 ( V_84 ) ) ;\r\nV_92 = F_43 ( V_26 ) ;\r\nF_44 ( V_92 , V_87 , F_2 ( V_87 ) ) ;\r\nV_96 = F_45 ( L_35 , L_36 , V_97 , V_82 ) ;\r\nF_32 () ;\r\n}\r\nvoid F_46 ( void ) {\r\nint V_2 ;\r\nT_10 V_62 ;\r\nconst T_8 * V_63 ;\r\nT_17 V_98 ;\r\nT_17 V_99 ;\r\nT_17 V_100 ;\r\nT_17 V_101 ;\r\nT_17 V_102 ;\r\nV_98 = F_47 ( L_37 ) ;\r\nV_103 = F_47 ( L_38 ) ;\r\nV_99 = F_48 ( F_5 , V_26 ) ;\r\nV_100 = F_48 ( F_21 , V_26 ) ;\r\nfor ( V_2 = 0 ; V_2 < ( int ) F_2 ( V_3 ) ; V_2 ++ ) {\r\nF_49 ( L_39 , V_3 [ V_2 ] . V_1 , V_99 ) ;\r\nF_49 ( L_40 , V_3 [ V_2 ] . V_1 , V_100 ) ;\r\nV_62 = V_3 [ V_2 ] . V_1 ;\r\nV_63 = ( const T_8 * ) F_8 ( V_64 , & V_62 ) ;\r\nif ( V_63 ) {\r\nF_50 ( L_41 , V_63 , V_99 ) ;\r\nF_50 ( L_42 , V_63 , V_100 ) ;\r\n}\r\n}\r\nV_101 = F_48 ( F_22 , V_26 ) ;\r\nfor ( V_2 = 0 ; V_2 < ( int ) F_2 ( V_7 ) ; V_2 ++ ) {\r\nF_49 ( L_43 , V_7 [ V_2 ] . V_6 , V_101 ) ;\r\n}\r\nV_102 = F_51 ( F_30 , V_26 ) ;\r\nF_49 ( L_38 , V_57 | V_58 , V_102 ) ;\r\nV_102 = F_51 ( F_31 , V_26 ) ;\r\nF_49 ( L_38 , V_59 | V_60 , V_102 ) ;\r\nF_50 ( L_44 , L_45 , V_98 ) ;\r\n}
