\hypertarget{fam15h__nb_8hh_source}{}\doxysection{fam15h\+\_\+nb.\+hh}
\label{fam15h__nb_8hh_source}\index{fam15h\_nb.hh@{fam15h\_nb.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam15h\_nb\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam15h\_nb : uint64\_t \{}
\DoxyCodeLine{00004         DRAM\_ACCESSES = 0xe0, \textcolor{comment}{// DRAM Accesses}}
\DoxyCodeLine{00005         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_HIT = 0x1, \textcolor{comment}{// DCT0 Page hit}}
\DoxyCodeLine{00006         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_MISS = 0x2, \textcolor{comment}{// DCT0 Page Miss}}
\DoxyCodeLine{00007         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_CONFLICT = 0x4, \textcolor{comment}{// DCT0 Page Conflict}}
\DoxyCodeLine{00008         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_HIT = 0x8, \textcolor{comment}{// DCT1 Page hit}}
\DoxyCodeLine{00009         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_MISS = 0x10, \textcolor{comment}{// DCT1 Page Miss}}
\DoxyCodeLine{00010         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_CONFLICT = 0x20, \textcolor{comment}{// DCT1 Page Conflict}}
\DoxyCodeLine{00011         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_ACCESSES\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00012         DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS = 0xe1, \textcolor{comment}{// DRAM Controller Page Table Overflows}}
\DoxyCodeLine{00013         DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_DCT0\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// DCT0 Page Table Overflow}}
\DoxyCodeLine{00014         DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_DCT1\_PAGE\_TABLE\_OVERFLOW = 0x2, \textcolor{comment}{// DCT1 Page Table Overflow}}
\DoxyCodeLine{00015         DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM15H\_NB\_DRAM\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00016         MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED = 0xe2, \textcolor{comment}{// Memory Controller DRAM Command Slots Missed}}
\DoxyCodeLine{00017         MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_DCT0\_COMMAND\_SLOTS\_MISSED = 0x1, \textcolor{comment}{// DCT0 Command Slots Missed (in MemClks)}}
\DoxyCodeLine{00018         MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_DCT1\_COMMAND\_SLOTS\_MISSED = 0x2, \textcolor{comment}{// DCT1 Command Slots Missed (in MemClks)}}
\DoxyCodeLine{00019         MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_DRAM\_COMMAND\_SLOTS\_MISSED\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00020         MEMORY\_CONTROLLER\_TURNAROUNDS = 0xe3, \textcolor{comment}{// Memory Controller Turnarounds}}
\DoxyCodeLine{00021         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_DIMM\_TURNAROUND = 0x1, \textcolor{comment}{// DCT0 DIMM (chip select) turnaround}}
\DoxyCodeLine{00022         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_READ\_WRITE\_TURNAROUND = 0x2, \textcolor{comment}{// DCT0 Read to write turnaround}}
\DoxyCodeLine{00023         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_WRITE\_READ\_TURNAROUND = 0x4, \textcolor{comment}{// DCT0 Write to read turnaround}}
\DoxyCodeLine{00024         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_DIMM\_TURNAROUND = 0x8, \textcolor{comment}{// DCT1 DIMM (chip select) turnaround}}
\DoxyCodeLine{00025         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_READ\_WRITE\_TURNAROUND = 0x10, \textcolor{comment}{// DCT1 Read to write turnaround}}
\DoxyCodeLine{00026         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_WRITE\_READ\_TURNAROUND = 0x20, \textcolor{comment}{// DCT1 Write to read turnaround}}
\DoxyCodeLine{00027         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00028         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION = 0xe4, \textcolor{comment}{// Memory Controller Bypass Counter Saturation}}
\DoxyCodeLine{00029         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MEMORY\_CONTROLLER\_HIGH\_PRIORITY\_BYPASS = 0x1, \textcolor{comment}{// Memory controller high priority bypass}}
\DoxyCodeLine{00030         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MEMORY\_CONTROLLER\_MEDIUM\_PRIORITY\_BYPASS = 0x2, \textcolor{comment}{// Memory controller medium priority bypass}}
\DoxyCodeLine{00031         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_DCT0\_DCQ\_BYPASS = 0x4, \textcolor{comment}{// DCT0 DCQ bypass}}
\DoxyCodeLine{00032         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_DCT1\_DCQ\_BYPASS = 0x8, \textcolor{comment}{// DCT1 DCQ bypass}}
\DoxyCodeLine{00033         MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_BYPASS\_COUNTER\_SATURATION\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00034         THERMAL\_STATUS = 0xe8, \textcolor{comment}{// Thermal Status}}
\DoxyCodeLine{00035         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM15H\_NB\_THERMAL\_STATUS\_\_NUM\_HTC\_TRIP\_POINT\_CROSSED = 0x4, \textcolor{comment}{// Number of times the HTC trip point is crossed}}
\DoxyCodeLine{00036         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM15H\_NB\_THERMAL\_STATUS\_\_NUM\_CLOCKS\_HTC\_PSTATE\_INACTIVE = 0x20, \textcolor{comment}{// Number of clocks HTC P-\/state is inactive}}
\DoxyCodeLine{00037         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM15H\_NB\_THERMAL\_STATUS\_\_NUM\_CLOCKS\_HTC\_PSTATE\_ACTIVE = 0x40, \textcolor{comment}{// Number of clocks HTC P-\/state is active}}
\DoxyCodeLine{00038         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM15H\_NB\_THERMAL\_STATUS\_\_ALL = 0x64, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00039         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO = 0xe9, \textcolor{comment}{// CPU/IO Requests to Memory/IO}}
\DoxyCodeLine{00040         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_REMOTE\_IO\_TO\_LOCAL\_IO = 0x61, \textcolor{comment}{// Remote IO to Local IO}}
\DoxyCodeLine{00041         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_REMOTE\_CPU\_TO\_LOCAL\_IO = 0x64, \textcolor{comment}{// Remote CPU to Local IO}}
\DoxyCodeLine{00042         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_IO\_TO\_REMOTE\_IO = 0x91, \textcolor{comment}{// Local IO to Remote IO}}
\DoxyCodeLine{00043         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_IO\_TO\_REMOTE\_MEM = 0x92, \textcolor{comment}{// Local IO to Remote Mem}}
\DoxyCodeLine{00044         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_CPU\_TO\_REMOTE\_IO = 0x94, \textcolor{comment}{// Local CPU to Remote IO}}
\DoxyCodeLine{00045         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_CPU\_TO\_REMOTE\_MEM = 0x98, \textcolor{comment}{// Local CPU to Remote Mem}}
\DoxyCodeLine{00046         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_IO\_TO\_LOCAL\_IO = 0xa1, \textcolor{comment}{// Local IO to Local IO}}
\DoxyCodeLine{00047         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_IO\_TO\_LOCAL\_MEM = 0xa2, \textcolor{comment}{// Local IO to Local Mem}}
\DoxyCodeLine{00048         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_CPU\_TO\_LOCAL\_IO = 0xa4, \textcolor{comment}{// Local CPU to Local IO}}
\DoxyCodeLine{00049         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_LOCAL\_CPU\_TO\_LOCAL\_MEM = 0xa8, \textcolor{comment}{// Local CPU to Local Mem}}
\DoxyCodeLine{00050         CACHE\_BLOCK\_COMMANDS = 0xea, \textcolor{comment}{// Cache Block Commands}}
\DoxyCodeLine{00051         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_VICTIM\_BLOCK = 0x1, \textcolor{comment}{// Victim Block (Writeback)}}
\DoxyCodeLine{00052         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_READ\_BLOCK = 0x4, \textcolor{comment}{// Read Block (Dcache load miss refill)}}
\DoxyCodeLine{00053         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_READ\_BLOCK\_SHARED = 0x8, \textcolor{comment}{// Read Block Shared (Icache refill)}}
\DoxyCodeLine{00054         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_READ\_BLOCK\_MODIFIED = 0x10, \textcolor{comment}{// Read Block Modified (Dcache store miss refill)}}
\DoxyCodeLine{00055         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_CHANGE\_TO\_DIRTY = 0x20, \textcolor{comment}{// Change-\/to-\/Dirty (first store to clean block already in cache)}}
\DoxyCodeLine{00056         CACHE\_BLOCK\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_CACHE\_BLOCK\_COMMANDS\_\_ALL = 0x3d, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00057         SIZED\_COMMANDS = 0xeb, \textcolor{comment}{// Sized Commands}}
\DoxyCodeLine{00058         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_NON-\/POSTED\_SZWR\_BYTE = 0x1, \textcolor{comment}{// Non-\/Posted SzWr Byte (1-\/32 bytes). Typical Usage: Legacy or mapped IO}}
\DoxyCodeLine{00059         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_NON-\/POSTED\_SZWR\_DW = 0x2, \textcolor{comment}{// Non-\/Posted SzWr DW (1-\/16 dwords). Typical Usage: Legacy or mapped IO}}
\DoxyCodeLine{00060         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_POSTED\_SZWR\_BYTE = 0x4, \textcolor{comment}{// Posted SzWr Byte (1-\/32 bytes). Typical Usage: Subcache-\/line DMA writes}}
\DoxyCodeLine{00061         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_POSTED\_SZWR\_DW = 0x8, \textcolor{comment}{// Posted SzWr DW (1-\/16 dwords). Typical Usage: Block-\/oriented DMA writes}}
\DoxyCodeLine{00062         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_SZRD\_BYTE = 0x10, \textcolor{comment}{// SzRd Byte (4 bytes). Typical Usage: Legacy or mapped IO.}}
\DoxyCodeLine{00063         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_SZRD\_DW = 0x20, \textcolor{comment}{// SzRd DW (1-\/16 dwords). Typical Usage: Block-\/oriented DMA reads}}
\DoxyCodeLine{00064         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM15H\_NB\_SIZED\_COMMANDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00065         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS = 0xec, \textcolor{comment}{// Probe Responses and Upstream Requests}}
\DoxyCodeLine{00066         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_PROBE\_MISS = 0x1, \textcolor{comment}{// Probe miss}}
\DoxyCodeLine{00067         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_PROBE\_HIT\_CLEAN = 0x2, \textcolor{comment}{// Probe hit clean}}
\DoxyCodeLine{00068         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_PROBE\_HIT\_DIRTY\_WITHOUT\_MEMORY\_CANCEL = 0x4, \textcolor{comment}{// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)}}
\DoxyCodeLine{00069         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_PROBE\_HIT\_DIRTY\_WITH\_MEMORY\_CANCEL = 0x8, \textcolor{comment}{// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)}}
\DoxyCodeLine{00070         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_UPSTREAM\_DISPLAY\_REFRESH\_ISOC\_READS = 0x10, \textcolor{comment}{// Upstream display refresh/ISOC reads}}
\DoxyCodeLine{00071         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_UPSTREAM\_NON-\/DISPLAY\_REFRESH\_READS = 0x20, \textcolor{comment}{// Upstream non-\/display refresh reads}}
\DoxyCodeLine{00072         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_UPSTREAM\_ISOC\_WRITES = 0x40, \textcolor{comment}{// Upstream ISOC writes}}
\DoxyCodeLine{00073         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_UPSTREAM\_NON-\/ISOC\_WRITES = 0x80, \textcolor{comment}{// Upstream non-\/ISOC writes}}
\DoxyCodeLine{00074         PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_PROBE\_RESPONSES\_AND\_UPSTREAM\_REQUESTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00075         GART\_EVENTS = 0xee, \textcolor{comment}{// GART Events}}
\DoxyCodeLine{00076         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_GART\_APERTURE\_HIT\_ON\_ACCESS\_FROM\_CPU = 0x1, \textcolor{comment}{// GART aperture hit on access from CPU}}
\DoxyCodeLine{00077         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_GART\_APERTURE\_HIT\_ON\_ACCESS\_FROM\_IO = 0x2, \textcolor{comment}{// GART aperture hit on access from IO}}
\DoxyCodeLine{00078         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_GART\_MISS = 0x4, \textcolor{comment}{// GART miss}}
\DoxyCodeLine{00079         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_GART\_REQUEST\_HIT\_TABLE\_WALK\_IN\_PROGRESS = 0x8, \textcolor{comment}{// GART Request hit table walk in progress}}
\DoxyCodeLine{00080         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_GART\_MULTIPLE\_TABLE\_WALK\_IN\_PROGRESS = 0x80, \textcolor{comment}{// GART multiple table walk in progress}}
\DoxyCodeLine{00081         GART\_EVENTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_GART\_EVENTS\_\_ALL = 0x8f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00082         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0 = 0xf6, \textcolor{comment}{// Link Transmit Bandwidth Link 0}}
\DoxyCodeLine{00083         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_COMMAND\_DW\_SENT = 0x1, \textcolor{comment}{// Command DW sent}}
\DoxyCodeLine{00084         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_DATA\_DW\_SENT = 0x2, \textcolor{comment}{// Data DW sent}}
\DoxyCodeLine{00085         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_BUFFER\_RELEASE\_DW\_SENT = 0x4, \textcolor{comment}{// Buffer release DW sent}}
\DoxyCodeLine{00086         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_NOP\_DW\_SENT = 0x8, \textcolor{comment}{// NOP DW sent (idle)}}
\DoxyCodeLine{00087         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ADDRESS\_DW\_SENT = 0x10, \textcolor{comment}{// Address (including extensions) DW sent}}
\DoxyCodeLine{00088         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00089         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00090         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_1 = 0x80, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00091         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_0 = 0x00, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00092         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1 = 0xf7, \textcolor{comment}{// Link Transmit Bandwidth Link 1}}
\DoxyCodeLine{00093         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_COMMAND\_DW\_SENT = 0x1, \textcolor{comment}{// Command DW sent}}
\DoxyCodeLine{00094         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_DATA\_DW\_SENT = 0x2, \textcolor{comment}{// Data DW sent}}
\DoxyCodeLine{00095         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_BUFFER\_RELEASE\_DW\_SENT = 0x4, \textcolor{comment}{// Buffer release DW sent}}
\DoxyCodeLine{00096         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_NOP\_DW\_SENT = 0x8, \textcolor{comment}{// NOP DW sent (idle)}}
\DoxyCodeLine{00097         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ADDRESS\_DW\_SENT = 0x10, \textcolor{comment}{// Address (including extensions) DW sent}}
\DoxyCodeLine{00098         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00099         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00100         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_1 = 0x80, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00101         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_0 = 0x00, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00102         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2 = 0xf8, \textcolor{comment}{// Link Transmit Bandwidth Link 2}}
\DoxyCodeLine{00103         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_COMMAND\_DW\_SENT = 0x1, \textcolor{comment}{// Command DW sent}}
\DoxyCodeLine{00104         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_DATA\_DW\_SENT = 0x2, \textcolor{comment}{// Data DW sent}}
\DoxyCodeLine{00105         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_BUFFER\_RELEASE\_DW\_SENT = 0x4, \textcolor{comment}{// Buffer release DW sent}}
\DoxyCodeLine{00106         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_NOP\_DW\_SENT = 0x8, \textcolor{comment}{// NOP DW sent (idle)}}
\DoxyCodeLine{00107         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ADDRESS\_DW\_SENT = 0x10, \textcolor{comment}{// Address (including extensions) DW sent}}
\DoxyCodeLine{00108         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00109         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00110         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_1 = 0x80, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00111         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_2\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_0 = 0x00, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00112         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3 = 0x1f9, \textcolor{comment}{// Link Transmit Bandwidth Link 3}}
\DoxyCodeLine{00113         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_COMMAND\_DW\_SENT = 0x1, \textcolor{comment}{// Command DW sent}}
\DoxyCodeLine{00114         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_DATA\_DW\_SENT = 0x2, \textcolor{comment}{// Data DW sent}}
\DoxyCodeLine{00115         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_BUFFER\_RELEASE\_DW\_SENT = 0x4, \textcolor{comment}{// Buffer release DW sent}}
\DoxyCodeLine{00116         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_NOP\_DW\_SENT = 0x8, \textcolor{comment}{// NOP DW sent (idle)}}
\DoxyCodeLine{00117         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ADDRESS\_DW\_SENT = 0x10, \textcolor{comment}{// Address (including extensions) DW sent}}
\DoxyCodeLine{00118         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00119         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00120         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_1 = 0x80, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00121         LINK\_TRANSMIT\_BANDWIDTH\_LINK\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_LINK\_TRANSMIT\_BANDWIDTH\_\_SUBLINK\_0 = 0x00, \textcolor{comment}{// When links are unganged}}
\DoxyCodeLine{00122         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE = 0x1e0, \textcolor{comment}{// CPU to DRAM Requests to Target Node}}
\DoxyCodeLine{00123         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_0 = 0x1, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00124         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_1 = 0x2, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00125         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_2 = 0x4, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00126         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_3 = 0x8, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00127         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00128         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00129         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00130         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00131         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00132         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE = 0x1e1, \textcolor{comment}{// IO to DRAM Requests to Target Node}}
\DoxyCodeLine{00133         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_0 = 0x1, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00134         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_1 = 0x2, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00135         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_2 = 0x4, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00136         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_3 = 0x8, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00137         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00138         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00139         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00140         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_NODE\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00141         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00142         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3 = 0x1e2, \textcolor{comment}{// CPU Read Command Latency to Target Node 0-\/3}}
\DoxyCodeLine{00143         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_0 = 0x11, \textcolor{comment}{// Read block From Local node to Node 0}}
\DoxyCodeLine{00144         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_0 = 0x12, \textcolor{comment}{// Read block shared From Local node to Node 0}}
\DoxyCodeLine{00145         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_0 = 0x14, \textcolor{comment}{// Read block modified From Local node to Node 0}}
\DoxyCodeLine{00146         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_0 = 0x18, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 0}}
\DoxyCodeLine{00147         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_1 = 0x21, \textcolor{comment}{// Read block From Local node to Node 1}}
\DoxyCodeLine{00148         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_1 = 0x22, \textcolor{comment}{// Read block shared From Local node to Node 1}}
\DoxyCodeLine{00149         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_1 = 0x24, \textcolor{comment}{// Read block modified From Local node to Node 1}}
\DoxyCodeLine{00150         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_1 = 0x28, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 1}}
\DoxyCodeLine{00151         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_2 = 0x41, \textcolor{comment}{// Read block From Local node to Node 2}}
\DoxyCodeLine{00152         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_2 = 0x42, \textcolor{comment}{// Read block shared From Local node to Node 2}}
\DoxyCodeLine{00153         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_2 = 0x44, \textcolor{comment}{// Read block modified From Local node to Node 2}}
\DoxyCodeLine{00154         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_2 = 0x48, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 2}}
\DoxyCodeLine{00155         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_3 = 0x81, \textcolor{comment}{// Read block From Local node to Node 3}}
\DoxyCodeLine{00156         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_3 = 0x82, \textcolor{comment}{// Read block shared From Local node to Node 3}}
\DoxyCodeLine{00157         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_3 = 0x84, \textcolor{comment}{// Read block modified From Local node to Node 3}}
\DoxyCodeLine{00158         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_3 = 0x88, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 3}}
\DoxyCodeLine{00159         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00160         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3 = 0x1e3, \textcolor{comment}{// CPU Read Command Requests to Target Node 0-\/3}}
\DoxyCodeLine{00161         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_0 = 0x11, \textcolor{comment}{// Read block From Local node to Node 0}}
\DoxyCodeLine{00162         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_0 = 0x12, \textcolor{comment}{// Read block shared From Local node to Node 0}}
\DoxyCodeLine{00163         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_0 = 0x14, \textcolor{comment}{// Read block modified From Local node to Node 0}}
\DoxyCodeLine{00164         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_0 = 0x18, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 0}}
\DoxyCodeLine{00165         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_1 = 0x21, \textcolor{comment}{// Read block From Local node to Node 1}}
\DoxyCodeLine{00166         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_1 = 0x22, \textcolor{comment}{// Read block shared From Local node to Node 1}}
\DoxyCodeLine{00167         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_1 = 0x24, \textcolor{comment}{// Read block modified From Local node to Node 1}}
\DoxyCodeLine{00168         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_1 = 0x28, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 1}}
\DoxyCodeLine{00169         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_2 = 0x41, \textcolor{comment}{// Read block From Local node to Node 2}}
\DoxyCodeLine{00170         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_2 = 0x42, \textcolor{comment}{// Read block shared From Local node to Node 2}}
\DoxyCodeLine{00171         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_2 = 0x44, \textcolor{comment}{// Read block modified From Local node to Node 2}}
\DoxyCodeLine{00172         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_2 = 0x48, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 2}}
\DoxyCodeLine{00173         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_3 = 0x81, \textcolor{comment}{// Read block From Local node to Node 3}}
\DoxyCodeLine{00174         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_3 = 0x82, \textcolor{comment}{// Read block shared From Local node to Node 3}}
\DoxyCodeLine{00175         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_3 = 0x84, \textcolor{comment}{// Read block modified From Local node to Node 3}}
\DoxyCodeLine{00176         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_3 = 0x88, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 3}}
\DoxyCodeLine{00177         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00178         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7 = 0x1e4, \textcolor{comment}{// CPU Read Command Latency to Target Node 4-\/7}}
\DoxyCodeLine{00179         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_4 = 0x11, \textcolor{comment}{// Read block From Local node to Node 4}}
\DoxyCodeLine{00180         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_4 = 0x12, \textcolor{comment}{// Read block shared From Local node to Node 4}}
\DoxyCodeLine{00181         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_4 = 0x14, \textcolor{comment}{// Read block modified From Local node to Node 4}}
\DoxyCodeLine{00182         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_4 = 0x18, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 4}}
\DoxyCodeLine{00183         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_5 = 0x21, \textcolor{comment}{// Read block From Local node to Node 5}}
\DoxyCodeLine{00184         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_5 = 0x22, \textcolor{comment}{// Read block shared From Local node to Node 5}}
\DoxyCodeLine{00185         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_5 = 0x24, \textcolor{comment}{// Read block modified From Local node to Node 5}}
\DoxyCodeLine{00186         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_5 = 0x28, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 5}}
\DoxyCodeLine{00187         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_6 = 0x41, \textcolor{comment}{// Read block From Local node to Node 6}}
\DoxyCodeLine{00188         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_6 = 0x42, \textcolor{comment}{// Read block shared From Local node to Node 6}}
\DoxyCodeLine{00189         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_6 = 0x44, \textcolor{comment}{// Read block modified From Local node to Node 6}}
\DoxyCodeLine{00190         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_6 = 0x48, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 6}}
\DoxyCodeLine{00191         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_7 = 0x81, \textcolor{comment}{// Read block From Local node to Node 7}}
\DoxyCodeLine{00192         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_7 = 0x82, \textcolor{comment}{// Read block shared From Local node to Node 7}}
\DoxyCodeLine{00193         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_7 = 0x84, \textcolor{comment}{// Read block modified From Local node to Node 7}}
\DoxyCodeLine{00194         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_7 = 0x88, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 7}}
\DoxyCodeLine{00195         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00196         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7 = 0x1e5, \textcolor{comment}{// CPU Read Command Requests to Target Node 4-\/7}}
\DoxyCodeLine{00197         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_4 = 0x11, \textcolor{comment}{// Read block From Local node to Node 4}}
\DoxyCodeLine{00198         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_4 = 0x12, \textcolor{comment}{// Read block shared From Local node to Node 4}}
\DoxyCodeLine{00199         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_4 = 0x14, \textcolor{comment}{// Read block modified From Local node to Node 4}}
\DoxyCodeLine{00200         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_4 = 0x18, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 4}}
\DoxyCodeLine{00201         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_5 = 0x21, \textcolor{comment}{// Read block From Local node to Node 5}}
\DoxyCodeLine{00202         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_5 = 0x22, \textcolor{comment}{// Read block shared From Local node to Node 5}}
\DoxyCodeLine{00203         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_5 = 0x24, \textcolor{comment}{// Read block modified From Local node to Node 5}}
\DoxyCodeLine{00204         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_5 = 0x28, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 5}}
\DoxyCodeLine{00205         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_6 = 0x41, \textcolor{comment}{// Read block From Local node to Node 6}}
\DoxyCodeLine{00206         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_6 = 0x42, \textcolor{comment}{// Read block shared From Local node to Node 6}}
\DoxyCodeLine{00207         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_6 = 0x44, \textcolor{comment}{// Read block modified From Local node to Node 6}}
\DoxyCodeLine{00208         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_6 = 0x48, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 6}}
\DoxyCodeLine{00209         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_LOCAL\_TO\_NODE\_7 = 0x81, \textcolor{comment}{// Read block From Local node to Node 7}}
\DoxyCodeLine{00210         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED\_LOCAL\_TO\_NODE\_7 = 0x82, \textcolor{comment}{// Read block shared From Local node to Node 7}}
\DoxyCodeLine{00211         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED\_LOCAL\_TO\_NODE\_7 = 0x84, \textcolor{comment}{// Read block modified From Local node to Node 7}}
\DoxyCodeLine{00212         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY\_LOCAL\_TO\_NODE\_7 = 0x88, \textcolor{comment}{// Change-\/to-\/Dirty From Local node to Node 7}}
\DoxyCodeLine{00213         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00214         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE = 0x1e6, \textcolor{comment}{// CPU Command Latency to Target Node}}
\DoxyCodeLine{00215         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_0 = 0x11, \textcolor{comment}{// Read Sized From Local node to Node 0}}
\DoxyCodeLine{00216         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_0 = 0x12, \textcolor{comment}{// Write Sized From Local node to Node 0}}
\DoxyCodeLine{00217         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_0 = 0x14, \textcolor{comment}{// Victim Block From Local node to Node 0}}
\DoxyCodeLine{00218         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_1 = 0x21, \textcolor{comment}{// Read Sized From Local node to Node 1}}
\DoxyCodeLine{00219         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_1 = 0x22, \textcolor{comment}{// Write Sized From Local node to Node 1}}
\DoxyCodeLine{00220         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_1 = 0x24, \textcolor{comment}{// Victim Block From Local node to Node 1}}
\DoxyCodeLine{00221         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_2 = 0x41, \textcolor{comment}{// Read Sized From Local node to Node 2}}
\DoxyCodeLine{00222         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_2 = 0x42, \textcolor{comment}{// Write Sized From Local node to Node 2}}
\DoxyCodeLine{00223         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_2 = 0x44, \textcolor{comment}{// Victim Block From Local node to Node 2}}
\DoxyCodeLine{00224         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_3 = 0x81, \textcolor{comment}{// Read Sized From Local node to Node 3}}
\DoxyCodeLine{00225         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_3 = 0x82, \textcolor{comment}{// Write Sized From Local node to Node 3}}
\DoxyCodeLine{00226         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_3 = 0x84, \textcolor{comment}{// Victim Block From Local node to Node 3}}
\DoxyCodeLine{00227         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_4 = 0x19, \textcolor{comment}{// Read Sized From Local node to Node 4}}
\DoxyCodeLine{00228         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_4 = 0x1a, \textcolor{comment}{// Write Sized From Local node to Node 4}}
\DoxyCodeLine{00229         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_4 = 0x1c, \textcolor{comment}{// Victim Block From Local node to Node 4}}
\DoxyCodeLine{00230         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_5 = 0x29, \textcolor{comment}{// Read Sized From Local node to Node 5}}
\DoxyCodeLine{00231         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_5 = 0x2a, \textcolor{comment}{// Write Sized From Local node to Node 5}}
\DoxyCodeLine{00232         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_5 = 0x2c, \textcolor{comment}{// Victim Block From Local node to Node 5}}
\DoxyCodeLine{00233         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_6 = 0x49, \textcolor{comment}{// Read Sized From Local node to Node 6}}
\DoxyCodeLine{00234         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_6 = 0x4a, \textcolor{comment}{// Write Sized From Local node to Node 6}}
\DoxyCodeLine{00235         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_6 = 0x4c, \textcolor{comment}{// Victim Block From Local node to Node 6}}
\DoxyCodeLine{00236         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_7 = 0x89, \textcolor{comment}{// Read Sized From Local node to Node 7}}
\DoxyCodeLine{00237         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_7 = 0x8a, \textcolor{comment}{// Write Sized From Local node to Node 7}}
\DoxyCodeLine{00238         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_7 = 0x8c, \textcolor{comment}{// Victim Block From Local node to Node 7}}
\DoxyCodeLine{00239         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL\_LOCAL\_TO\_NODE\_0\_3 = 0xf7, \textcolor{comment}{// All From Local node to Node 0-\/3}}
\DoxyCodeLine{00240         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL\_LOCAL\_TO\_NODE\_4\_7 = 0xff, \textcolor{comment}{// All From Local node to Node 4-\/7}}
\DoxyCodeLine{00241         CPU\_REQUESTS\_TO\_TARGET\_NODE = 0x1e7, \textcolor{comment}{// CPU Requests to Target Node}}
\DoxyCodeLine{00242         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_0 = 0x11, \textcolor{comment}{// Read Sized From Local node to Node 0}}
\DoxyCodeLine{00243         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_0 = 0x12, \textcolor{comment}{// Write Sized From Local node to Node 0}}
\DoxyCodeLine{00244         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_0 = 0x14, \textcolor{comment}{// Victim Block From Local node to Node 0}}
\DoxyCodeLine{00245         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_1 = 0x21, \textcolor{comment}{// Read Sized From Local node to Node 1}}
\DoxyCodeLine{00246         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_1 = 0x22, \textcolor{comment}{// Write Sized From Local node to Node 1}}
\DoxyCodeLine{00247         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_1 = 0x24, \textcolor{comment}{// Victim Block From Local node to Node 1}}
\DoxyCodeLine{00248         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_2 = 0x41, \textcolor{comment}{// Read Sized From Local node to Node 2}}
\DoxyCodeLine{00249         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_2 = 0x42, \textcolor{comment}{// Write Sized From Local node to Node 2}}
\DoxyCodeLine{00250         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_2 = 0x44, \textcolor{comment}{// Victim Block From Local node to Node 2}}
\DoxyCodeLine{00251         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_3 = 0x81, \textcolor{comment}{// Read Sized From Local node to Node 3}}
\DoxyCodeLine{00252         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_3 = 0x82, \textcolor{comment}{// Write Sized From Local node to Node 3}}
\DoxyCodeLine{00253         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_3 = 0x84, \textcolor{comment}{// Victim Block From Local node to Node 3}}
\DoxyCodeLine{00254         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_4 = 0x19, \textcolor{comment}{// Read Sized From Local node to Node 4}}
\DoxyCodeLine{00255         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_4 = 0x1a, \textcolor{comment}{// Write Sized From Local node to Node 4}}
\DoxyCodeLine{00256         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_4 = 0x1c, \textcolor{comment}{// Victim Block From Local node to Node 4}}
\DoxyCodeLine{00257         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_5 = 0x29, \textcolor{comment}{// Read Sized From Local node to Node 5}}
\DoxyCodeLine{00258         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_5 = 0x2a, \textcolor{comment}{// Write Sized From Local node to Node 5}}
\DoxyCodeLine{00259         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_5 = 0x2c, \textcolor{comment}{// Victim Block From Local node to Node 5}}
\DoxyCodeLine{00260         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_6 = 0x49, \textcolor{comment}{// Read Sized From Local node to Node 6}}
\DoxyCodeLine{00261         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_6 = 0x4a, \textcolor{comment}{// Write Sized From Local node to Node 6}}
\DoxyCodeLine{00262         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_6 = 0x4c, \textcolor{comment}{// Victim Block From Local node to Node 6}}
\DoxyCodeLine{00263         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_READ\_SIZED\_LOCAL\_TO\_NODE\_7 = 0x89, \textcolor{comment}{// Read Sized From Local node to Node 7}}
\DoxyCodeLine{00264         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_WRITE\_SIZED\_LOCAL\_TO\_NODE\_7 = 0x8a, \textcolor{comment}{// Write Sized From Local node to Node 7}}
\DoxyCodeLine{00265         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_VICTIM\_BLOCK\_LOCAL\_TO\_NODE\_7 = 0x8c, \textcolor{comment}{// Victim Block From Local node to Node 7}}
\DoxyCodeLine{00266         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL\_LOCAL\_TO\_NODE\_0\_3 = 0xf7, \textcolor{comment}{// All From Local node to Node 0-\/3}}
\DoxyCodeLine{00267         CPU\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM15H\_NB\_CPU\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL\_LOCAL\_TO\_NODE\_4\_7 = 0xff, \textcolor{comment}{// All From Local node to Node 4-\/7}}
\DoxyCodeLine{00268         REQUEST\_CACHE\_STATUS\_0 = 0x1ea, \textcolor{comment}{// Request Cache Status 0}}
\DoxyCodeLine{00269         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_PROBE\_HIT\_S = 0x1, \textcolor{comment}{// Probe Hit S}}
\DoxyCodeLine{00270         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_PROBE\_HIT\_E = 0x2, \textcolor{comment}{// Probe Hit E}}
\DoxyCodeLine{00271         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_PROBE\_HIT\_MUW\_OR\_O = 0x4, \textcolor{comment}{// Probe Hit MuW or O}}
\DoxyCodeLine{00272         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_PROBE\_HIT\_M = 0x8, \textcolor{comment}{// Probe Hit M}}
\DoxyCodeLine{00273         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_PROBE\_MISS = 0x10, \textcolor{comment}{// Probe Miss}}
\DoxyCodeLine{00274         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_DIRECTED\_PROBE = 0x20, \textcolor{comment}{// Directed Probe}}
\DoxyCodeLine{00275         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_TRACK\_CACHE\_STAT\_FOR\_RDBLK = 0x40, \textcolor{comment}{// Track Cache Stat for RdBlk}}
\DoxyCodeLine{00276         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_TRACK\_CACHE\_STAT\_FOR\_RDBLKS = 0x80, \textcolor{comment}{// Track Cache Stat for RdBlkS}}
\DoxyCodeLine{00277         REQUEST\_CACHE\_STATUS\_0\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_0\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00278         REQUEST\_CACHE\_STATUS\_1 = 0x1eb, \textcolor{comment}{// Request Cache Status 1}}
\DoxyCodeLine{00279         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_PROBE\_HIT\_S = 0x1, \textcolor{comment}{// Probe Hit S}}
\DoxyCodeLine{00280         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_PROBE\_HIT\_E = 0x2, \textcolor{comment}{// Probe Hit E}}
\DoxyCodeLine{00281         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_PROBE\_HIT\_MUW\_OR\_O = 0x4, \textcolor{comment}{// Probe Hit MuW or O}}
\DoxyCodeLine{00282         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_PROBE\_HIT\_M = 0x8, \textcolor{comment}{// Probe Hit M}}
\DoxyCodeLine{00283         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_PROBE\_MISS = 0x10, \textcolor{comment}{// Probe Miss}}
\DoxyCodeLine{00284         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_DIRECTED\_PROBE = 0x20, \textcolor{comment}{// Directed Probe}}
\DoxyCodeLine{00285         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_TRACK\_CACHE\_STAT\_FOR\_CHGTODIRTY = 0x40, \textcolor{comment}{// Track Cache Stat for ChgToDirty}}
\DoxyCodeLine{00286         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_TRACK\_CACHE\_STAT\_FOR\_RDBLKM = 0x80, \textcolor{comment}{// Track Cache Stat for RdBlkM}}
\DoxyCodeLine{00287         REQUEST\_CACHE\_STATUS\_1\_\_MASK\_\_AMD64\_FAM15H\_NB\_REQUEST\_CACHE\_STATUS\_1\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00288         MEMORY\_CONTROLLER\_REQUESTS = 0x1f0, \textcolor{comment}{// Memory Controller Requests}}
\DoxyCodeLine{00289         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_WRITE\_REQUESTS\_TO\_DCT = 0x1, \textcolor{comment}{// Write requests sent to the DCT}}
\DoxyCodeLine{00290         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_READ\_REQUESTS\_TO\_DCT = 0x2, \textcolor{comment}{// Read requests (including prefetch requests) sent to the DCT}}
\DoxyCodeLine{00291         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_PREFETCH\_REQUESTS\_TO\_DCT = 0x4, \textcolor{comment}{// Prefetch requests sent to the DCT}}
\DoxyCodeLine{00292         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_SIZED\_WRITES = 0x8, \textcolor{comment}{// 32 Bytes Sized Writes}}
\DoxyCodeLine{00293         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_SIZED\_WRITES = 0x10, \textcolor{comment}{// 64 Bytes Sized Writes}}
\DoxyCodeLine{00294         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_SIZED\_READS = 0x20, \textcolor{comment}{// 32 Bytes Sized Reads}}
\DoxyCodeLine{00295         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTE\_SIZED\_READS = 0x40, \textcolor{comment}{// 64 Byte Sized Reads}}
\DoxyCodeLine{00296         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_READ\_REQUESTS\_TO\_DCT\_WHILE\_WRITES\_PENDING = 0x80, \textcolor{comment}{// Read requests sent to the DCT while writes requests are pending in the DCT}}
\DoxyCodeLine{00297         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_MEMORY\_CONTROLLER\_REQUESTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00298         READ\_REQUEST\_TO\_L3\_CACHE = 0x4e0, \textcolor{comment}{// Read Request to L3 Cache}}
\DoxyCodeLine{00299         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00300         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00301         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00302         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_PREFETCH = 0x8, \textcolor{comment}{// Count prefetches only}}
\DoxyCodeLine{00303         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_ANY = 0x7, \textcolor{comment}{// Count any read request}}
\DoxyCodeLine{00304         L3\_CACHE\_MISSES = 0x4e1, \textcolor{comment}{// L3 Cache Misses}}
\DoxyCodeLine{00305         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00306         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00307         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00308         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_PREFETCH = 0x8, \textcolor{comment}{// Count prefetches only}}
\DoxyCodeLine{00309         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_ANY = 0x7, \textcolor{comment}{// Count any read request}}
\DoxyCodeLine{00310         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS = 0x4e2, \textcolor{comment}{// L3 Fills caused by L2 Evictions}}
\DoxyCodeLine{00311         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_SHARED = 0x1, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00312         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_EXCLUSIVE = 0x2, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00313         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_OWNED = 0x4, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00314         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MODIFIED = 0x8, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00315         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00316         L3\_EVICTIONS = 0x4e3, \textcolor{comment}{// L3 Evictions}}
\DoxyCodeLine{00317         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_EVICTIONS\_\_SHARED = 0x1, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00318         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_EVICTIONS\_\_EXCLUSIVE = 0x2, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00319         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_EVICTIONS\_\_OWNED = 0x4, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00320         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_EVICTIONS\_\_MODIFIED = 0x8, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00321         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_EVICTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00322         NON\_CANCELED\_L3\_READ\_REQUESTS = 0x4ed, \textcolor{comment}{// Non-\/canceled L3 Read Requests}}
\DoxyCodeLine{00323         NON\_CANCELED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00324         NON\_CANCELED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00325         NON\_CANCELED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00326         NON\_CANCELED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_PREFETCH = 0x8, \textcolor{comment}{// Count prefetches only}}
\DoxyCodeLine{00327         NON\_CANCELED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM15H\_NB\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_ANY = 0x7, \textcolor{comment}{// Count any read request}}
\DoxyCodeLine{00328         L3\_LATENCY = 0x4ef, \textcolor{comment}{// L3 Latency}}
\DoxyCodeLine{00329         L3\_LATENCY\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_LATENCY\_\_L3\_REQUEST\_CYCLE = 0x1, \textcolor{comment}{// L3 Request cycle count.}}
\DoxyCodeLine{00330         L3\_LATENCY\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_LATENCY\_\_L3\_REQUEST = 0x2, \textcolor{comment}{// L3 request count.}}
\DoxyCodeLine{00331         L3\_LATENCY\_\_MASK\_\_AMD64\_FAM15H\_NB\_L3\_LATENCY\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00332         }
\DoxyCodeLine{00333     \};}
\DoxyCodeLine{00334 \};}
\DoxyCodeLine{00335 }
\DoxyCodeLine{00336 \textcolor{keyword}{namespace }fam15h\_nb = optkit::amd64::fam15h\_nb;}

\end{DoxyCode}
