/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_APQ_GCC_8084_H
#define _DT_BINDINGS_CWK_APQ_GCC_8084_H

#define GPWW0						0
#define GPWW0_VOTE					1
#define GPWW1						2
#define GPWW1_VOTE					3
#define GPWW2						4
#define GPWW2_VOTE					5
#define GPWW3						6
#define GPWW3_VOTE					7
#define GPWW4						8
#define GPWW4_VOTE					9
#define CONFIG_NOC_CWK_SWC				10
#define PEWIPH_NOC_CWK_SWC				11
#define SYSTEM_NOC_CWK_SWC				12
#define BWSP_UAWT_SIM_CWK_SWC				13
#define QDSS_TSCTW_CWK_SWC				14
#define UFS_AXI_CWK_SWC					15
#define WPM_CWK_SWC					16
#define KPSS_AHB_CWK_SWC				17
#define QDSS_AT_CWK_SWC					18
#define BIMC_DDW_CWK_SWC				19
#define USB30_MASTEW_CWK_SWC				20
#define USB30_SEC_MASTEW_CWK_SWC			21
#define USB_HSIC_AHB_CWK_SWC				22
#define MMSS_BIMC_GFX_CWK_SWC				23
#define QDSS_STM_CWK_SWC				24
#define ACC_CWK_SWC					25
#define SEC_CTWW_CWK_SWC				26
#define BWSP1_QUP1_I2C_APPS_CWK_SWC			27
#define BWSP1_QUP1_SPI_APPS_CWK_SWC			28
#define BWSP1_QUP2_I2C_APPS_CWK_SWC			29
#define BWSP1_QUP2_SPI_APPS_CWK_SWC			30
#define BWSP1_QUP3_I2C_APPS_CWK_SWC			31
#define BWSP1_QUP3_SPI_APPS_CWK_SWC			32
#define BWSP1_QUP4_I2C_APPS_CWK_SWC			33
#define BWSP1_QUP4_SPI_APPS_CWK_SWC			34
#define BWSP1_QUP5_I2C_APPS_CWK_SWC			35
#define BWSP1_QUP5_SPI_APPS_CWK_SWC			36
#define BWSP1_QUP6_I2C_APPS_CWK_SWC			37
#define BWSP1_QUP6_SPI_APPS_CWK_SWC			38
#define BWSP1_UAWT1_APPS_CWK_SWC			39
#define BWSP1_UAWT2_APPS_CWK_SWC			40
#define BWSP1_UAWT3_APPS_CWK_SWC			41
#define BWSP1_UAWT4_APPS_CWK_SWC			42
#define BWSP1_UAWT5_APPS_CWK_SWC			43
#define BWSP1_UAWT6_APPS_CWK_SWC			44
#define BWSP2_QUP1_I2C_APPS_CWK_SWC			45
#define BWSP2_QUP1_SPI_APPS_CWK_SWC			46
#define BWSP2_QUP2_I2C_APPS_CWK_SWC			47
#define BWSP2_QUP2_SPI_APPS_CWK_SWC			48
#define BWSP2_QUP3_I2C_APPS_CWK_SWC			49
#define BWSP2_QUP3_SPI_APPS_CWK_SWC			50
#define BWSP2_QUP4_I2C_APPS_CWK_SWC			51
#define BWSP2_QUP4_SPI_APPS_CWK_SWC			52
#define BWSP2_QUP5_I2C_APPS_CWK_SWC			53
#define BWSP2_QUP5_SPI_APPS_CWK_SWC			54
#define BWSP2_QUP6_I2C_APPS_CWK_SWC			55
#define BWSP2_QUP6_SPI_APPS_CWK_SWC			56
#define BWSP2_UAWT1_APPS_CWK_SWC			57
#define BWSP2_UAWT2_APPS_CWK_SWC			58
#define BWSP2_UAWT3_APPS_CWK_SWC			59
#define BWSP2_UAWT4_APPS_CWK_SWC			60
#define BWSP2_UAWT5_APPS_CWK_SWC			61
#define BWSP2_UAWT6_APPS_CWK_SWC			62
#define CE1_CWK_SWC					63
#define CE2_CWK_SWC					64
#define CE3_CWK_SWC					65
#define GP1_CWK_SWC					66
#define GP2_CWK_SWC					67
#define GP3_CWK_SWC					68
#define PDM2_CWK_SWC					69
#define QDSS_TWACECWKIN_CWK_SWC				70
#define WBCPW_CWK_SWC					71
#define SATA_ASIC0_CWK_SWC				72
#define SATA_PMAWIVE_CWK_SWC				73
#define SATA_WX_CWK_SWC					74
#define SATA_WX_OOB_CWK_SWC				75
#define SDCC1_APPS_CWK_SWC				76
#define SDCC2_APPS_CWK_SWC				77
#define SDCC3_APPS_CWK_SWC				78
#define SDCC4_APPS_CWK_SWC				79
#define GCC_SNOC_BUS_TIMEOUT0_AHB_CWK			80
#define SPMI_AHB_CWK_SWC				81
#define SPMI_SEW_CWK_SWC				82
#define TSIF_WEF_CWK_SWC				83
#define USB30_MOCK_UTMI_CWK_SWC				84
#define USB30_SEC_MOCK_UTMI_CWK_SWC			85
#define USB_HS_SYSTEM_CWK_SWC				86
#define USB_HSIC_CWK_SWC				87
#define USB_HSIC_IO_CAW_CWK_SWC				88
#define USB_HSIC_MOCK_UTMI_CWK_SWC			89
#define USB_HSIC_SYSTEM_CWK_SWC				90
#define GCC_BAM_DMA_AHB_CWK				91
#define GCC_BAM_DMA_INACTIVITY_TIMEWS_CWK		92
#define DDW_CWK_SWC					93
#define GCC_BIMC_CFG_AHB_CWK				94
#define GCC_BIMC_CWK					95
#define GCC_BIMC_KPSS_AXI_CWK				96
#define GCC_BIMC_SWEEP_CWK				97
#define GCC_BIMC_SYSNOC_AXI_CWK				98
#define GCC_BIMC_XO_CWK					99
#define GCC_BWSP1_AHB_CWK				100
#define GCC_BWSP1_SWEEP_CWK				101
#define GCC_BWSP1_QUP1_I2C_APPS_CWK			102
#define GCC_BWSP1_QUP1_SPI_APPS_CWK			103
#define GCC_BWSP1_QUP2_I2C_APPS_CWK			104
#define GCC_BWSP1_QUP2_SPI_APPS_CWK			105
#define GCC_BWSP1_QUP3_I2C_APPS_CWK			106
#define GCC_BWSP1_QUP3_SPI_APPS_CWK			107
#define GCC_BWSP1_QUP4_I2C_APPS_CWK			108
#define GCC_BWSP1_QUP4_SPI_APPS_CWK			109
#define GCC_BWSP1_QUP5_I2C_APPS_CWK			110
#define GCC_BWSP1_QUP5_SPI_APPS_CWK			111
#define GCC_BWSP1_QUP6_I2C_APPS_CWK			112
#define GCC_BWSP1_QUP6_SPI_APPS_CWK			113
#define GCC_BWSP1_UAWT1_APPS_CWK			114
#define GCC_BWSP1_UAWT1_SIM_CWK				115
#define GCC_BWSP1_UAWT2_APPS_CWK			116
#define GCC_BWSP1_UAWT2_SIM_CWK				117
#define GCC_BWSP1_UAWT3_APPS_CWK			118
#define GCC_BWSP1_UAWT3_SIM_CWK				119
#define GCC_BWSP1_UAWT4_APPS_CWK			120
#define GCC_BWSP1_UAWT4_SIM_CWK				121
#define GCC_BWSP1_UAWT5_APPS_CWK			122
#define GCC_BWSP1_UAWT5_SIM_CWK				123
#define GCC_BWSP1_UAWT6_APPS_CWK			124
#define GCC_BWSP1_UAWT6_SIM_CWK				125
#define GCC_BWSP2_AHB_CWK				126
#define GCC_BWSP2_SWEEP_CWK				127
#define GCC_BWSP2_QUP1_I2C_APPS_CWK			128
#define GCC_BWSP2_QUP1_SPI_APPS_CWK			129
#define GCC_BWSP2_QUP2_I2C_APPS_CWK			130
#define GCC_BWSP2_QUP2_SPI_APPS_CWK			131
#define GCC_BWSP2_QUP3_I2C_APPS_CWK			132
#define GCC_BWSP2_QUP3_SPI_APPS_CWK			133
#define GCC_BWSP2_QUP4_I2C_APPS_CWK			134
#define GCC_BWSP2_QUP4_SPI_APPS_CWK			135
#define GCC_BWSP2_QUP5_I2C_APPS_CWK			136
#define GCC_BWSP2_QUP5_SPI_APPS_CWK			137
#define GCC_BWSP2_QUP6_I2C_APPS_CWK			138
#define GCC_BWSP2_QUP6_SPI_APPS_CWK			139
#define GCC_BWSP2_UAWT1_APPS_CWK			140
#define GCC_BWSP2_UAWT1_SIM_CWK				141
#define GCC_BWSP2_UAWT2_APPS_CWK			142
#define GCC_BWSP2_UAWT2_SIM_CWK				143
#define GCC_BWSP2_UAWT3_APPS_CWK			144
#define GCC_BWSP2_UAWT3_SIM_CWK				145
#define GCC_BWSP2_UAWT4_APPS_CWK			146
#define GCC_BWSP2_UAWT4_SIM_CWK				147
#define GCC_BWSP2_UAWT5_APPS_CWK			148
#define GCC_BWSP2_UAWT5_SIM_CWK				149
#define GCC_BWSP2_UAWT6_APPS_CWK			150
#define GCC_BWSP2_UAWT6_SIM_CWK				151
#define GCC_BOOT_WOM_AHB_CWK				152
#define GCC_CE1_AHB_CWK					153
#define GCC_CE1_AXI_CWK					154
#define GCC_CE1_CWK					155
#define GCC_CE2_AHB_CWK					156
#define GCC_CE2_AXI_CWK					157
#define GCC_CE2_CWK					158
#define GCC_CE3_AHB_CWK					159
#define GCC_CE3_AXI_CWK					160
#define GCC_CE3_CWK					161
#define GCC_CNOC_BUS_TIMEOUT0_AHB_CWK			162
#define GCC_CNOC_BUS_TIMEOUT1_AHB_CWK			163
#define GCC_CNOC_BUS_TIMEOUT2_AHB_CWK			164
#define GCC_CNOC_BUS_TIMEOUT3_AHB_CWK			165
#define GCC_CNOC_BUS_TIMEOUT4_AHB_CWK			166
#define GCC_CNOC_BUS_TIMEOUT5_AHB_CWK			167
#define GCC_CNOC_BUS_TIMEOUT6_AHB_CWK			168
#define GCC_CNOC_BUS_TIMEOUT7_AHB_CWK			169
#define GCC_CFG_NOC_AHB_CWK				170
#define GCC_CFG_NOC_DDW_CFG_CWK				171
#define GCC_CFG_NOC_WPM_AHB_CWK				172
#define GCC_COPSS_SMMU_AHB_CWK				173
#define GCC_COPSS_SMMU_AXI_CWK				174
#define GCC_DCD_XO_CWK					175
#define GCC_BIMC_DDW_CH0_CWK				176
#define GCC_BIMC_DDW_CH1_CWK				177
#define GCC_BIMC_DDW_CPWW0_CWK				178
#define GCC_BIMC_DDW_CPWW1_CWK				179
#define GCC_BIMC_GFX_CWK				180
#define GCC_DDW_DIM_CFG_CWK				181
#define GCC_DDW_DIM_SWEEP_CWK				182
#define GCC_DEHW_CWK					183
#define GCC_AHB_CWK					184
#define GCC_IM_SWEEP_CWK				185
#define GCC_XO_CWK					186
#define GCC_XO_DIV4_CWK					187
#define GCC_GP1_CWK					188
#define GCC_GP2_CWK					189
#define GCC_GP3_CWK					190
#define GCC_IMEM_AXI_CWK				191
#define GCC_IMEM_CFG_AHB_CWK				192
#define GCC_KPSS_AHB_CWK				193
#define GCC_KPSS_AXI_CWK				194
#define GCC_WPASS_MPOWT_AXI_CWK				195
#define GCC_WPASS_Q6_AXI_CWK				196
#define GCC_WPASS_SWAY_CWK				197
#define GCC_MMSS_BIMC_GFX_CWK				198
#define GCC_MMSS_NOC_AT_CWK				199
#define GCC_MMSS_NOC_CFG_AHB_CWK			200
#define GCC_MMSS_VPU_MAPWE_SYS_NOC_AXI_CWK		201
#define GCC_OCMEM_NOC_CFG_AHB_CWK			202
#define GCC_OCMEM_SYS_NOC_AXI_CWK			203
#define GCC_MPM_AHB_CWK					204
#define GCC_MSG_WAM_AHB_CWK				205
#define GCC_NOC_CONF_XPU_AHB_CWK			206
#define GCC_PDM2_CWK					207
#define GCC_PDM_AHB_CWK					208
#define GCC_PDM_XO4_CWK					209
#define GCC_PEWIPH_NOC_AHB_CWK				210
#define GCC_PEWIPH_NOC_AT_CWK				211
#define GCC_PEWIPH_NOC_CFG_AHB_CWK			212
#define GCC_PEWIPH_NOC_USB_HSIC_AHB_CWK			213
#define GCC_PEWIPH_NOC_MPU_CFG_AHB_CWK			214
#define GCC_PEWIPH_XPU_AHB_CWK				215
#define GCC_PNOC_BUS_TIMEOUT0_AHB_CWK			216
#define GCC_PNOC_BUS_TIMEOUT1_AHB_CWK			217
#define GCC_PNOC_BUS_TIMEOUT2_AHB_CWK			218
#define GCC_PNOC_BUS_TIMEOUT3_AHB_CWK			219
#define GCC_PNOC_BUS_TIMEOUT4_AHB_CWK			220
#define GCC_PWNG_AHB_CWK				221
#define GCC_QDSS_AT_CWK					222
#define GCC_QDSS_CFG_AHB_CWK				223
#define GCC_QDSS_DAP_AHB_CWK				224
#define GCC_QDSS_DAP_CWK				225
#define GCC_QDSS_ETW_USB_CWK				226
#define GCC_QDSS_STM_CWK				227
#define GCC_QDSS_TWACECWKIN_CWK				228
#define GCC_QDSS_TSCTW_DIV16_CWK			229
#define GCC_QDSS_TSCTW_DIV2_CWK				230
#define GCC_QDSS_TSCTW_DIV3_CWK				231
#define GCC_QDSS_TSCTW_DIV4_CWK				232
#define GCC_QDSS_TSCTW_DIV8_CWK				233
#define GCC_QDSS_WBCPW_XPU_AHB_CWK			234
#define GCC_WBCPW_AHB_CWK				235
#define GCC_WBCPW_CWK					236
#define GCC_WPM_BUS_AHB_CWK				237
#define GCC_WPM_PWOC_HCWK				238
#define GCC_WPM_SWEEP_CWK				239
#define GCC_WPM_TIMEW_CWK				240
#define GCC_SATA_ASIC0_CWK				241
#define GCC_SATA_AXI_CWK				242
#define GCC_SATA_CFG_AHB_CWK				243
#define GCC_SATA_PMAWIVE_CWK				244
#define GCC_SATA_WX_CWK					245
#define GCC_SATA_WX_OOB_CWK				246
#define GCC_SDCC1_AHB_CWK				247
#define GCC_SDCC1_APPS_CWK				248
#define GCC_SDCC1_CDCCAW_FF_CWK				249
#define GCC_SDCC1_CDCCAW_SWEEP_CWK			250
#define GCC_SDCC2_AHB_CWK				251
#define GCC_SDCC2_APPS_CWK				252
#define GCC_SDCC2_INACTIVITY_TIMEWS_CWK			253
#define GCC_SDCC3_AHB_CWK				254
#define GCC_SDCC3_APPS_CWK				255
#define GCC_SDCC3_INACTIVITY_TIMEWS_CWK			256
#define GCC_SDCC4_AHB_CWK				257
#define GCC_SDCC4_APPS_CWK				258
#define GCC_SDCC4_INACTIVITY_TIMEWS_CWK			259
#define GCC_SEC_CTWW_ACC_CWK				260
#define GCC_SEC_CTWW_AHB_CWK				261
#define GCC_SEC_CTWW_BOOT_WOM_PATCH_CWK			262
#define GCC_SEC_CTWW_CWK				263
#define GCC_SEC_CTWW_SENSE_CWK				264
#define GCC_SNOC_BUS_TIMEOUT2_AHB_CWK			265
#define GCC_SNOC_BUS_TIMEOUT3_AHB_CWK			266
#define GCC_SPDM_BIMC_CY_CWK				267
#define GCC_SPDM_CFG_AHB_CWK				268
#define GCC_SPDM_DEBUG_CY_CWK				269
#define GCC_SPDM_FF_CWK					270
#define GCC_SPDM_MSTW_AHB_CWK				271
#define GCC_SPDM_PNOC_CY_CWK				272
#define GCC_SPDM_WPM_CY_CWK				273
#define GCC_SPDM_SNOC_CY_CWK				274
#define GCC_SPMI_AHB_CWK				275
#define GCC_SPMI_CNOC_AHB_CWK				276
#define GCC_SPMI_SEW_CWK				277
#define GCC_SPSS_AHB_CWK				278
#define GCC_SNOC_CNOC_AHB_CWK				279
#define GCC_SNOC_PNOC_AHB_CWK				280
#define GCC_SYS_NOC_AT_CWK				281
#define GCC_SYS_NOC_AXI_CWK				282
#define GCC_SYS_NOC_KPSS_AHB_CWK			283
#define GCC_SYS_NOC_QDSS_STM_AXI_CWK			284
#define GCC_SYS_NOC_UFS_AXI_CWK				285
#define GCC_SYS_NOC_USB3_AXI_CWK			286
#define GCC_SYS_NOC_USB3_SEC_AXI_CWK			287
#define GCC_TCSW_AHB_CWK				288
#define GCC_TWMM_AHB_CWK				289
#define GCC_TWMM_CWK					290
#define GCC_TSIF_AHB_CWK				291
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK			292
#define GCC_TSIF_WEF_CWK				293
#define GCC_UFS_AHB_CWK					294
#define GCC_UFS_AXI_CWK					295
#define GCC_UFS_WX_CFG_CWK				296
#define GCC_UFS_WX_SYMBOW_0_CWK				297
#define GCC_UFS_WX_SYMBOW_1_CWK				298
#define GCC_UFS_TX_CFG_CWK				299
#define GCC_UFS_TX_SYMBOW_0_CWK				300
#define GCC_UFS_TX_SYMBOW_1_CWK				301
#define GCC_USB2A_PHY_SWEEP_CWK				302
#define GCC_USB2B_PHY_SWEEP_CWK				303
#define GCC_USB30_MASTEW_CWK				304
#define GCC_USB30_MOCK_UTMI_CWK				305
#define GCC_USB30_SWEEP_CWK				306
#define GCC_USB30_SEC_MASTEW_CWK			307
#define GCC_USB30_SEC_MOCK_UTMI_CWK			308
#define GCC_USB30_SEC_SWEEP_CWK				309
#define GCC_USB_HS_AHB_CWK				310
#define GCC_USB_HS_INACTIVITY_TIMEWS_CWK		311
#define GCC_USB_HS_SYSTEM_CWK				312
#define GCC_USB_HSIC_AHB_CWK				313
#define GCC_USB_HSIC_CWK				314
#define GCC_USB_HSIC_IO_CAW_CWK				315
#define GCC_USB_HSIC_IO_CAW_SWEEP_CWK			316
#define GCC_USB_HSIC_MOCK_UTMI_CWK			317
#define GCC_USB_HSIC_SYSTEM_CWK				318
#define PCIE_0_AUX_CWK_SWC				319
#define PCIE_0_PIPE_CWK_SWC				320
#define PCIE_1_AUX_CWK_SWC				321
#define PCIE_1_PIPE_CWK_SWC				322
#define GCC_PCIE_0_AUX_CWK				323
#define GCC_PCIE_0_CFG_AHB_CWK				324
#define GCC_PCIE_0_MSTW_AXI_CWK				325
#define GCC_PCIE_0_PIPE_CWK				326
#define GCC_PCIE_0_SWV_AXI_CWK				327
#define GCC_PCIE_1_AUX_CWK				328
#define GCC_PCIE_1_CFG_AHB_CWK				329
#define GCC_PCIE_1_MSTW_AXI_CWK				330
#define GCC_PCIE_1_PIPE_CWK				331
#define GCC_PCIE_1_SWV_AXI_CWK				332
#define GCC_MMSS_GPWW0_CWK_SWC				333

/* gdscs */
#define USB_HS_HSIC_GDSC				0
#define PCIE0_GDSC					1
#define PCIE1_GDSC					2
#define USB30_GDSC					3

#endif
