{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703613691372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703613691372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 02:01:31 2023 " "Processing started: Wed Dec 27 02:01:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703613691372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703613691372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703613691372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703613691523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "rtl/r0.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r1.v" { { "Info" "ISGN_ENTITY_NAME" "1 r1 " "Found entity 1: r1" {  } { { "rtl/r1.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/z.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/tr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/dr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(18) " "Verilog HDL warning at alu.v(18): extended using \"x\" or \"z\"" {  } { { "rtl/alu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/alu.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/CPU_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "rtl/x.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r2.v" { { "Info" "ISGN_ENTITY_NAME" "1 r2 " "Found entity 1: r2" {  } { { "rtl/r2.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r3.v" { { "Info" "ISGN_ENTITY_NAME" "1 r3 " "Found entity 1: r3" {  } { { "rtl/r3.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/y.v" { { "Info" "ISGN_ENTITY_NAME" "1 y " "Found entity 1: y" {  } { { "rtl/y.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/y.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xload cpu.v(137) " "Verilog HDL Implicit Net warning at cpu.v(137): created implicit net for \"xload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yload cpu.v(146) " "Verilog HDL Implicit Net warning at cpu.v(146): created implicit net for \"yload\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ybus cpu.v(206) " "Verilog HDL Implicit Net warning at cpu.v(206): created implicit net for \"ybus\"" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613691576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703613691608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "rtl/top.v" "quick" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "rtl/top.v" "controller" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "rtl/top.v" "mcpu" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj cpu:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"cpu:mcpu\|qtsj:qtdl\"" {  } { { "rtl/cpu.v" "qtdl" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar cpu:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"cpu:mcpu\|ar:mar\"" {  } { { "rtl/cpu.v" "mar" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"cpu:mcpu\|pc:mpc\"" {  } { { "rtl/cpu.v" "mpc" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr cpu:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"cpu:mcpu\|dr:mdr\"" {  } { { "rtl/cpu.v" "mdr" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr cpu:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"cpu:mcpu\|tr:mtr\"" {  } { { "rtl/cpu.v" "mtr" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"cpu:mcpu\|ir:mir\"" {  } { { "rtl/cpu.v" "mir" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0 cpu:mcpu\|r0:mr0 " "Elaborating entity \"r0\" for hierarchy \"cpu:mcpu\|r0:mr0\"" {  } { { "rtl/cpu.v" "mr0" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r1 cpu:mcpu\|r1:mr1 " "Elaborating entity \"r1\" for hierarchy \"cpu:mcpu\|r1:mr1\"" {  } { { "rtl/cpu.v" "mr1" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2 cpu:mcpu\|r2:mr2 " "Elaborating entity \"r2\" for hierarchy \"cpu:mcpu\|r2:mr2\"" {  } { { "rtl/cpu.v" "mr2" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r3 cpu:mcpu\|r3:mr3 " "Elaborating entity \"r3\" for hierarchy \"cpu:mcpu\|r3:mr3\"" {  } { { "rtl/cpu.v" "mr3" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x cpu:mcpu\|x:mx " "Elaborating entity \"x\" for hierarchy \"cpu:mcpu\|x:mx\"" {  } { { "rtl/cpu.v" "mx" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y cpu:mcpu\|y:my " "Elaborating entity \"y\" for hierarchy \"cpu:mcpu\|y:my\"" {  } { { "rtl/cpu.v" "my" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"cpu:mcpu\|alu:malu\"" {  } { { "rtl/cpu.v" "malu" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z cpu:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"cpu:mcpu\|z:mz\"" {  } { { "rtl/cpu.v" "mz" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mcpu\|control:mcontrol " "Elaborating entity \"control\" for hierarchy \"cpu:mcpu\|control:mcontrol\"" {  } { { "rtl/cpu.v" "mcontrol" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mm " "Elaborating entity \"ram\" for hierarchy \"ram:mm\"" {  } { { "rtl/top.v" "mm" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691623 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "A_d1 ram.v(30) " "Verilog HDL warning at ram.v(30): object A_d1 used but never assigned" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1703613691623 "|top|ram:mm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rom ram.v(56) " "Verilog HDL Always Construct warning at ram.v(56): inferring latch(es) for variable \"data_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703613691623 "|top|ram:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1024 128 ram.v(80) " "Verilog HDL assignment warning at ram.v(80): truncated value with size 1024 to match size of target (128)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703613691623 "|top|ram:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1024 128 ram.v(82) " "Verilog HDL assignment warning at ram.v(82): truncated value with size 1024 to match size of target (128)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703613691623 "|top|ram:mm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "A_d1 0 ram.v(30) " "Net \"A_d1\" at ram.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[0\] ram.v(57) " "Inferred latch for \"data_rom\[0\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[1\] ram.v(57) " "Inferred latch for \"data_rom\[1\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[2\] ram.v(57) " "Inferred latch for \"data_rom\[2\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[3\] ram.v(57) " "Inferred latch for \"data_rom\[3\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[4\] ram.v(57) " "Inferred latch for \"data_rom\[4\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[5\] ram.v(57) " "Inferred latch for \"data_rom\[5\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[6\] ram.v(57) " "Inferred latch for \"data_rom\[6\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[7\] ram.v(57) " "Inferred latch for \"data_rom\[7\]\" at ram.v(57)" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703613691639 "|top|ram:mm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "rtl/top.v" "show" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691639 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_choose " "Found clock multiplexer cpu:mcpu\|qtsj:qtdl\|clk_choose" {  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1703613691749 "|top|cpu:mcpu|qtsj:qtdl|clk_choose"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1703613691749 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[2\] " "Converted tri-state buffer \"rs\[2\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[1\] " "Converted tri-state buffer \"rs\[1\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[0\] " "Converted tri-state buffer \"rs\[0\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[3\] " "Converted tri-state buffer \"rs\[3\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[4\] " "Converted tri-state buffer \"rs\[4\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[5\] " "Converted tri-state buffer \"rs\[5\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[6\] " "Converted tri-state buffer \"rs\[6\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rs\[7\] " "Converted tri-state buffer \"rs\[7\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[0\] " "Converted tri-state buffer \"rd\[0\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[1\] " "Converted tri-state buffer \"rd\[1\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[2\] " "Converted tri-state buffer \"rd\[2\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[3\] " "Converted tri-state buffer \"rd\[3\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[4\] " "Converted tri-state buffer \"rd\[4\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[5\] " "Converted tri-state buffer \"rd\[5\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[6\] " "Converted tri-state buffer \"rd\[6\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rd\[7\] " "Converted tri-state buffer \"rd\[7\]\" feeding internal logic into a wire" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[15\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[15\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[14\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[14\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[13\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[13\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[12\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[12\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[11\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[11\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[10\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[10\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[9\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[9\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[8\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[8\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1703613691765 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703613691765 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mm\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:mm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1703613691828 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:mm\|memory_rtl_1 " "Inferred RAM node \"ram:mm\|memory_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1703613691828 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mm\|ram_rtl_0 " "Inferred dual-clock RAM node \"ram:mm\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1703613691828 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mm\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mm\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703613691937 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703613691937 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703613691937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691953 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703613691953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsc1 " "Found entity 1: altsyncram_qsc1" {  } { { "db/altsyncram_qsc1.tdf" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_qsc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613691984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613691984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:memory_rtl_1 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:memory_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:memory_rtl_1 " "Instantiated megafunction \"ram:mm\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613691984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703613691984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9c1 " "Found entity 1: altsyncram_s9c1" {  } { { "db/altsyncram_s9c1.tdf" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_s9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613692016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613692016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mm\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:mm\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mm\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:mm\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703613692024 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703613692024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0d1 " "Found entity 1: altsyncram_a0d1" {  } { { "db/altsyncram_a0d1.tdf" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_a0d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703613692047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703613692047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703613692173 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[0\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[0\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[1\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a1 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[1\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[2\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a2 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[2\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[3\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a3 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[3\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[4\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a4 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[4\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[5\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a5 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[5\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[6\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a6 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[6\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[7\] ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a7 " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[7\]\" to the node \"ram:mm\|altsyncram:ram_rtl_0\|altsyncram_a0d1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[0\] light_show:show\|busmem_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[0\]\" to the node \"light_show:show\|busmem_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[1\] light_show:show\|membus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[1\]\" to the node \"light_show:show\|membus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[2\] light_show:show\|r0bus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[2\]\" to the node \"light_show:show\|r0bus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[3\] light_show:show\|r1bus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[3\]\" to the node \"light_show:show\|r1bus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[4\] light_show:show\|trbus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[4\]\" to the node \"light_show:show\|trbus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[5\] light_show:show\|drlbus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[5\]\" to the node \"light_show:show\|drlbus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[6\] light_show:show\|drhbus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[6\]\" to the node \"light_show:show\|drhbus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:mm\|check_out\[7\] light_show:show\|pcbus_led " "Converted the fan-out from the tri-state buffer \"ram:mm\|check_out\[7\]\" to the node \"light_show:show\|pcbus_led\" into an OR gate" {  } { { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692173 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703613692173 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[0\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[0\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[1\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[1\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[2\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[2\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[3\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[3\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[4\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[4\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[5\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[5\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[6\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[6\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[7\] cpu:mcpu\|alu:malu\|dout " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[7\]\" to the node \"cpu:mcpu\|alu:malu\|dout\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703613692188 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703613692188 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 561 -1 0 } } { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 28 -1 0 } } { "rtl/ram.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v" 30 -1 0 } } { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 13 -1 0 } } { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1703613692188 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1703613692188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703613692298 "|top|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703613692298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1703613692346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703613692677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg " "Generated suppressed messages file C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703613692709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703613692866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703613692866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "921 " "Implemented 921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703613692925 ""} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Implemented 152 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703613692925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703613692925 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703613692925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703613692925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703613692938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 02:01:32 2023 " "Processing ended: Wed Dec 27 02:01:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703613692938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703613692938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703613692938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703613692938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703613694144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703613694160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 02:01:33 2023 " "Processing started: Wed Dec 27 02:01:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703613694160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703613694160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703613694160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703613694191 ""}
{ "Info" "0" "" "Project  = PCO_comolex" {  } {  } 0 0 "Project  = PCO_comolex" 0 0 "Fitter" 0 0 1703613694191 ""}
{ "Info" "0" "" "Revision = PCO_comolex" {  } {  } 0 0 "Revision = PCO_comolex" 0 0 "Fitter" 0 0 1703613694191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1703613694239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCO_comolex EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"PCO_comolex\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703613694255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703613694270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703613694270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703613694444 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703613694491 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703613694491 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2077 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2079 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2081 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703613694491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2083 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703613694491 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703613694491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703613694491 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703613694491 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 166 " "No exact pin location assignment(s) for 76 pins of 166 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1703613694711 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703613694915 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703613694915 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703613694927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:slow\|div_clk " "Destination node clk_div:slow\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:slow|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 690 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:quick\|div_clk " "Destination node clk_div:quick\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:quick|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 596 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 10 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2071 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_choose  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_choose " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|z:mz\|dout\[0\] " "Destination node cpu:mcpu\|z:mz\|dout\[0\]" {  } { { "rtl/z.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/z.v" 11 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|z:mz|dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_run " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_run" {  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 10 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 543 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 10 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 537 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:mem\|div_clk  " "Automatically promoted node clk_div:mem\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:mem\|div_clk~0 " "Destination node clk_div:mem\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1275 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 621 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:light\|div_clk  " "Automatically promoted node clk_div:light\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:light\|div_clk~0 " "Destination node clk_div:light\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1260 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 619 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_run  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_run " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t7 " "Destination node cpu:mcpu\|control:mcontrol\|t7" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 76 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 374 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t6 " "Destination node cpu:mcpu\|control:mcontrol\|t6" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 76 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 396 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t4 " "Destination node cpu:mcpu\|control:mcontrol\|t4" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 76 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 394 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t3 " "Destination node cpu:mcpu\|control:mcontrol\|t3" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 76 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 393 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t1 " "Destination node cpu:mcpu\|control:mcontrol\|t1" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 76 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 391 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ilad " "Destination node cpu:mcpu\|control:mcontrol\|ilad" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 69 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ilad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 389 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ijpnz " "Destination node cpu:mcpu\|control:mcontrol\|ijpnz" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 73 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ijpnz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 388 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ijmpz " "Destination node cpu:mcpu\|control:mcontrol\|ijmpz" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 72 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ijmpz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 387 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|imvrd " "Destination node cpu:mcpu\|control:mcontrol\|imvrd" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 68 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|imvrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 385 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 10 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 543 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|read  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|read " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|drload " "Destination node cpu:mcpu\|control:mcontrol\|drload" {  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 20 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|drload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "light_show:show\|membus_led~2 " "Destination node light_show:show\|membus_led~2" {  } { { "rtl/light_show.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/light_show.v" 37 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light_show:show|membus_led~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1504 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_led~output " "Destination node read_led~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 25 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_led~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2038 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 31 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|busmem  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|busmem " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[0\]~output " "Destination node data\[0\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1543 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[1\]~output " "Destination node data\[1\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1544 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[2\]~output " "Destination node data\[2\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1545 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[3\]~output " "Destination node data\[3\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1546 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[4\]~output " "Destination node data\[4\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[5\]~output " "Destination node data\[5\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1548 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[6\]~output " "Destination node data\[6\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1549 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[7\]~output " "Destination node data\[7\]~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1550 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_led~output " "Destination node write_led~output" {  } { { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 25 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_led~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 2039 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694931 ""}  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 32 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|busmem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:delay\|div_clk  " "Automatically promoted node clk_div:delay\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_enable " "Destination node cpu:mcpu\|qtsj:qtdl\|clk_enable" {  } { { "rtl/qtsj.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v" 12 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 539 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:delay\|div_clk~1 " "Destination node clk_div:delay\|div_clk~1" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 1496 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1703613694947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1703613694947 ""}  } { { "rtl/clk_div.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v" 9 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:delay|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 655 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|reset  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703613694947 ""}  } { { "rtl/control.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v" 38 -1 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703613694947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703613695183 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703613695183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703613695183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703613695183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703613695183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703613695198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703613695198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703613695198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703613695435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1703613695435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703613695435 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 0 76 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 0 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1703613695451 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1703613695451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703613695451 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 31 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 26 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 32 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 29 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703613695451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1703613695451 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703613695451 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "acbus_led " "Node \"acbus_led\" is assigned to location or region, but does not exist in design" {  } { { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "acbus_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1703613695482 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "acload_led " "Node \"acload_led\" is assigned to location or region, but does not exist in design" {  } { { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "acload_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1703613695482 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rbus_led " "Node \"rbus_led\" is assigned to location or region, but does not exist in design" {  } { { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rbus_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1703613695482 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rload_led " "Node \"rload_led\" is assigned to location or region, but does not exist in design" {  } { { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rload_led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1703613695482 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1703613695482 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703613695482 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703613695482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703613696095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703613696190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703613696205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703613699573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703613699573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703613699823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703613700767 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703613700767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703613703661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703613703661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703613703661 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703613703677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703613703708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703613703850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703613703881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703613704086 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703613704384 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1703613704543 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[0\] 3.3-V LVTTL U12 " "Pin rambus\[0\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[0] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 69 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[1\] 3.3-V LVTTL A7 " "Pin rambus\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[1] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 70 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[2\] 3.3-V LVTTL W14 " "Pin rambus\[2\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[2] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 71 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[3\] 3.3-V LVTTL Y13 " "Pin rambus\[3\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[3] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 72 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[4\] 3.3-V LVTTL E11 " "Pin rambus\[4\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[4] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 73 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[5\] 3.3-V LVTTL AA10 " "Pin rambus\[5\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[5] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 74 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[6\] 3.3-V LVTTL V13 " "Pin rambus\[6\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[6] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[7\] 3.3-V LVTTL W13 " "Pin rambus\[7\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rambus[7] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 15 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL V15 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[0] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL AB13 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[1] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL D10 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[2] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL T13 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[3] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL T12 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[4] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL E12 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[5] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL U15 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[6] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 83 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL U13 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { data[7] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 16 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 84 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[0\] 3.3-V LVTTL C13 " "Pin check_out\[0\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[0] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 175 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[1\] 3.3-V LVTTL E13 " "Pin check_out\[1\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[1] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[2\] 3.3-V LVTTL B18 " "Pin check_out\[2\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[2] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 177 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[3\] 3.3-V LVTTL D13 " "Pin check_out\[3\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[3] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[4\] 3.3-V LVTTL A19 " "Pin check_out\[4\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[4] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[5\] 3.3-V LVTTL D15 " "Pin check_out\[5\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[5] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[6\] 3.3-V LVTTL B15 " "Pin check_out\[6\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[6] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[7\] 3.3-V LVTTL F13 " "Pin check_out\[7\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { check_out[7] } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 23 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL C21 " "Pin SW1 uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { SW1 } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 12 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL D21 " "Pin SW2 uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { SW2 } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 12 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_choose 3.3-V LVTTL B21 " "Pin SW_choose uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { SW_choose } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_choose" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 12 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL C17 " "Pin rst uses I/O standard 3.3-V LVTTL at C17" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 10 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL B13 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[7] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 52 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL B10 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[6] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 51 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL B9 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[5] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 50 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL B8 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[4] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 49 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL B7 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[3] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 48 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL B6 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[2] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 47 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL B5 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[1] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 46 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL B4 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { D[0] } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 13 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 45 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 10 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL D17 " "Pin A1 uses I/O standard 3.3-V LVTTL at D17" {  } { { "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/02_software/altera/14.0/quartus/bin64/pin_planner.ppl" { A1 } } } { "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/02_software/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "rtl/top.v" "" { Text "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v" 11 0 0 } } { "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/02_software/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/" { { 0 { 0 ""} 0 185 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1703613704543 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1703613704543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.fit.smsg " "Generated suppressed messages file C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703613704605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6383 " "Peak virtual memory: 6383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703613704857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 02:01:44 2023 " "Processing ended: Wed Dec 27 02:01:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703613704857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703613704857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703613704857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703613704857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703613705990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703613705990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 02:01:45 2023 " "Processing started: Wed Dec 27 02:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703613705990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703613705990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703613705990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703613706652 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703613706683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703613707140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 02:01:47 2023 " "Processing ended: Wed Dec 27 02:01:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703613707140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703613707140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703613707140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703613707140 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703613707707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703613708320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 02:01:48 2023 " "Processing started: Wed Dec 27 02:01:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703613708320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703613708320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCO_comolex -c PCO_comolex " "Command: quartus_sta PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703613708320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1703613708367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703613708430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703613708462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703613708462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1703613708588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1703613708619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703613708619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW_choose SW_choose " "create_clock -period 1.000 -name SW_choose SW_choose" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:delay\|div_clk clk_div:delay\|div_clk " "create_clock -period 1.000 -name clk_div:delay\|div_clk clk_div:delay\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:mcpu\|control:mcontrol\|isto cpu:mcpu\|control:mcontrol\|isto " "create_clock -period 1.000 -name cpu:mcpu\|control:mcontrol\|isto cpu:mcpu\|control:mcontrol\|isto" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:mem\|div_clk clk_div:mem\|div_clk " "create_clock -period 1.000 -name clk_div:mem\|div_clk clk_div:mem\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:light\|div_clk clk_div:light\|div_clk " "create_clock -period 1.000 -name clk_div:light\|div_clk clk_div:light\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1703613708777 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1703613708777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1703613708777 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1703613708777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1703613708824 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703613708824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.401 " "Worst-case setup slack is -18.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.401           -1344.113 SW_choose  " "  -18.401           -1344.113 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.787             -72.102 cpu:mcpu\|control:mcontrol\|isto  " "  -13.787             -72.102 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.430            -230.790 clk_div:light\|div_clk  " "   -6.430            -230.790 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.085            -375.578 clk  " "   -4.085            -375.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646              -4.001 clk_div:delay\|div_clk  " "   -3.646              -4.001 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186             -77.237 clk_div:mem\|div_clk  " "   -3.186             -77.237 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613708824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.198 " "Worst-case hold slack is -1.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.198              -1.609 clk  " "   -1.198              -1.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -3.596 cpu:mcpu\|control:mcontrol\|isto  " "   -0.816              -3.596 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -2.260 SW_choose  " "   -0.741              -2.260 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clk_div:mem\|div_clk  " "    0.426               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk_div:delay\|div_clk  " "    0.485               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.148               0.000 clk_div:light\|div_clk  " "    2.148               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613708840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613708841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613708841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -208.433 SW_choose  " "   -3.201            -208.433 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -84.861 clk_div:mem\|div_clk  " "   -3.201             -84.861 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -9.603 cpu:mcpu\|control:mcontrol\|isto  " "   -3.201              -9.603 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.187 clk  " "   -3.000            -153.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 clk_div:light\|div_clk  " "   -1.487             -68.402 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 clk_div:delay\|div_clk  " "   -1.487              -4.461 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613708841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1703613708998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1703613709013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1703613709253 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709312 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1703613709312 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1703613709312 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703613709312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.092 " "Worst-case setup slack is -17.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.092           -1257.851 SW_choose  " "  -17.092           -1257.851 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.089             -68.533 cpu:mcpu\|control:mcontrol\|isto  " "  -13.089             -68.533 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.920            -213.290 clk_div:light\|div_clk  " "   -5.920            -213.290 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.670            -343.355 clk  " "   -3.670            -343.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286              -3.537 clk_div:delay\|div_clk  " "   -3.286              -3.537 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926             -69.391 clk_div:mem\|div_clk  " "   -2.926             -69.391 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.133 " "Worst-case hold slack is -1.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133              -1.431 clk  " "   -1.133              -1.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -5.601 SW_choose  " "   -0.725              -5.601 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -3.102 cpu:mcpu\|control:mcontrol\|isto  " "   -0.704              -3.102 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk_div:mem\|div_clk  " "    0.398               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk_div:delay\|div_clk  " "    0.430               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.184               0.000 clk_div:light\|div_clk  " "    2.184               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613709328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613709328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -233.019 SW_choose  " "   -3.201            -233.019 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -84.861 clk_div:mem\|div_clk  " "   -3.201             -84.861 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -9.603 cpu:mcpu\|control:mcontrol\|isto  " "   -3.201              -9.603 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.307 clk  " "   -3.000            -153.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 clk_div:light\|div_clk  " "   -1.487             -68.402 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.518 clk_div:delay\|div_clk  " "   -1.487              -4.518 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709343 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1703613709516 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709654 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1703613709654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1703613709658 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703613709658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.506 " "Worst-case setup slack is -7.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.506            -539.689 SW_choose  " "   -7.506            -539.689 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.388             -23.488 cpu:mcpu\|control:mcontrol\|isto  " "   -5.388             -23.488 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212             -99.217 clk_div:light\|div_clk  " "   -3.212             -99.217 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146            -102.659 clk  " "   -1.146            -102.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014              -1.014 clk_div:delay\|div_clk  " "   -1.014              -1.014 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740             -12.399 clk_div:mem\|div_clk  " "   -0.740             -12.399 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.491 " "Worst-case hold slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.786 clk  " "   -0.491              -0.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -1.377 SW_choose  " "   -0.311              -1.377 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -0.562 cpu:mcpu\|control:mcontrol\|isto  " "   -0.239              -0.562 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_div:mem\|div_clk  " "    0.149               0.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk_div:delay\|div_clk  " "    0.201               0.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clk_div:light\|div_clk  " "    0.598               0.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613709675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703613709675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -234.533 SW_choose  " "   -3.000            -234.533 SW_choose " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.133 clk  " "   -3.000            -131.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -49.000 clk_div:mem\|div_clk  " "   -1.000             -49.000 clk_div:mem\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 clk_div:light\|div_clk  " "   -1.000             -46.000 clk_div:light\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_div:delay\|div_clk  " "   -1.000              -3.000 clk_div:delay\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 cpu:mcpu\|control:mcontrol\|isto  " "   -1.000              -3.000 cpu:mcpu\|control:mcontrol\|isto " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703613709689 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703613710179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703613710179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703613710288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 02:01:50 2023 " "Processing ended: Wed Dec 27 02:01:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703613710288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703613710288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703613710288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703613710288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703613711500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703613711500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 02:01:51 2023 " "Processing started: Wed Dec 27 02:01:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703613711500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703613711500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703613711500 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703613711705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_slow.vo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_slow.vo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711736 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703613711756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_slow.vo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_slow.vo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711799 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703613711815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_fast.vo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_fast.vo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711846 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703613711862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex.vo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex.vo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_v_slow.sdo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_v_slow.sdo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613711972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_v_fast.sdo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613712019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_v.sdo C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/ simulation " "Generated file PCO_comolex_v.sdo in folder \"C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1703613712067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703613712098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 02:01:52 2023 " "Processing ended: Wed Dec 27 02:01:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703613712098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703613712098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703613712098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703613712098 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703613712670 ""}
