

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Tue Jul 18 17:00:33 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        matrixMul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |           |            |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |+ matrixmul                                            |     -|  0.05|     5145|  5.145e+04|         -|     5146|     -|        no|  64 (22%)|  96 (43%)|  9002 (8%)|  6293 (11%)|    -|
    | + matrixmul_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2  |     -|  1.27|     1026|  1.026e+04|         -|     1026|     -|        no|         -|         -|   68 (~0%)|   174 (~0%)|    -|
    |  o VITIS_LOOP_12_1_VITIS_LOOP_13_2                    |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|         -|         -|          -|           -|    -|
    | + matrixmul_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4  |     -|  0.05|     1026|  1.026e+04|         -|     1026|     -|        no|         -|         -|   25 (~0%)|   150 (~0%)|    -|
    |  o VITIS_LOOP_17_3_VITIS_LOOP_18_4                    |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|         -|         -|          -|           -|    -|
    | + matrixmul_Pipeline_row_col                          |     -|  0.38|     2056|  2.056e+04|         -|     2056|     -|        no|         -|  96 (43%)|  8856 (8%)|   4319 (8%)|    -|
    |  o row_col                                            |    II|  7.30|     2054|  2.054e+04|         9|        2|  1024|       yes|         -|         -|          -|           -|    -|
    | + matrixmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_41_6  |     -|  1.27|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|   38 (~0%)|   172 (~0%)|    -|
    |  o VITIS_LOOP_40_5_VITIS_LOOP_41_6                    |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|          -|           -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| a         | both          | 32    | 1      | 1      |
| b         | both          | 32    | 1      | 1      |
| res       | both          | 32    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| res      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| a        | a            | interface |
| b        | b            | interface |
| res      | res          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                  | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + matrixmul                                           | 96  |        |             |     |        |         |
|  + matrixmul_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2 | 0   |        |             |     |        |         |
|    add_ln12_1_fu_107_p2                               | -   |        | add_ln12_1  | add | fabric | 0       |
|    add_ln12_fu_119_p2                                 | -   |        | add_ln12    | add | fabric | 0       |
|    add_ln14_fu_163_p2                                 | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln13_fu_169_p2                                 | -   |        | add_ln13    | add | fabric | 0       |
|  + matrixmul_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 | 0   |        |             |     |        |         |
|    add_ln17_1_fu_662_p2                               | -   |        | add_ln17_1  | add | fabric | 0       |
|    add_ln17_fu_674_p2                                 | -   |        | add_ln17    | add | fabric | 0       |
|    add_ln18_fu_742_p2                                 | -   |        | add_ln18    | add | fabric | 0       |
|  + matrixmul_Pipeline_row_col                         | 96  |        |             |     |        |         |
|    add_ln24_1_fu_1063_p2                              | -   |        | add_ln24_1  | add | fabric | 0       |
|    add_ln24_fu_1072_p2                                | -   |        | add_ln24    | add | fabric | 0       |
|    add_ln36_fu_1372_p2                                | -   |        | add_ln36    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U52                             | 3   |        | ABij        | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U53                             | 3   |        | mul_ln33    | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U54                             | 3   |        | mul_ln33_1  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U55                             | 3   |        | mul_ln33_2  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U36                             | 3   |        | mul_ln33_3  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U37                             | 3   |        | mul_ln33_4  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U38                             | 3   |        | mul_ln33_5  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U39                             | 3   |        | mul_ln33_6  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U56                             | 3   |        | mul_ln33_7  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U57                             | 3   |        | mul_ln33_8  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U58                             | 3   |        | mul_ln33_9  | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U59                             | 3   |        | mul_ln33_10 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U40                             | 3   |        | mul_ln33_11 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U41                             | 3   |        | mul_ln33_12 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U42                             | 3   |        | mul_ln33_13 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U43                             | 3   |        | mul_ln33_14 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U44                             | 3   |        | mul_ln33_15 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U45                             | 3   |        | mul_ln33_16 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U46                             | 3   |        | mul_ln33_17 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U47                             | 3   |        | mul_ln33_18 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U60                             | 3   |        | mul_ln33_19 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U61                             | 3   |        | mul_ln33_20 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U62                             | 3   |        | mul_ln33_21 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U63                             | 3   |        | mul_ln33_22 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U64                             | 3   |        | mul_ln33_23 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U65                             | 3   |        | mul_ln33_24 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U66                             | 3   |        | mul_ln33_25 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U67                             | 3   |        | mul_ln33_26 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U48                             | 3   |        | mul_ln33_27 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U49                             | 3   |        | mul_ln33_28 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U50                             | 3   |        | mul_ln33_29 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U51                             | 3   |        | mul_ln33_30 | mul | auto   | 1       |
|    add_ln33_fu_1753_p2                                | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln33_1_fu_1757_p2                              | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln33_4_fu_1701_p2                              | -   |        | add_ln33_4  | add | fabric | 0       |
|    add_ln33_7_fu_1772_p2                              | -   |        | add_ln33_7  | add | fabric | 0       |
|    add_ln33_8_fu_1776_p2                              | -   |        | add_ln33_8  | add | fabric | 0       |
|    add_ln33_11_fu_1715_p2                             | -   |        | add_ln33_11 | add | fabric | 0       |
|    add_ln33_16_fu_1729_p2                             | -   |        | add_ln33_16 | add | fabric | 0       |
|    add_ln33_19_fu_1795_p2                             | -   |        | add_ln33_19 | add | fabric | 0       |
|    add_ln33_22_fu_1805_p2                             | -   |        | add_ln33_22 | add | fabric | 0       |
|    add_ln33_23_fu_1809_p2                             | -   |        | add_ln33_23 | add | fabric | 0       |
|    add_ln33_26_fu_1743_p2                             | -   |        | add_ln33_26 | add | fabric | 0       |
|    add_ln26_fu_1378_p2                                | -   |        | add_ln26    | add | fabric | 0       |
|  + matrixmul_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_41_6 | 0   |        |             |     |        |         |
|    add_ln40_1_fu_109_p2                               | -   |        | add_ln40_1  | add | fabric | 0       |
|    add_ln40_fu_121_p2                                 | -   |        | add_ln40    | add | fabric | 0       |
|    add_ln42_fu_165_p2                                 | -   |        | add_ln42    | add | fabric | 0       |
|    add_ln41_fu_171_p2                                 | -   |        | add_ln41    | add | fabric | 0       |
+-------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + matrixmul  | 64   | 0    |        |          |         |      |         |
|   tempA_U    | 2    | -    |        | tempA    | rom_np  | auto | 1       |
|   tempB_U    | 2    | -    |        | tempB    | ram_1p  | auto | 1       |
|   tempB_1_U  | 2    | -    |        | tempB_1  | ram_1p  | auto | 1       |
|   tempB_2_U  | 2    | -    |        | tempB_2  | ram_1p  | auto | 1       |
|   tempB_3_U  | 2    | -    |        | tempB_3  | ram_1p  | auto | 1       |
|   tempB_4_U  | 2    | -    |        | tempB_4  | ram_1p  | auto | 1       |
|   tempB_5_U  | 2    | -    |        | tempB_5  | ram_1p  | auto | 1       |
|   tempB_6_U  | 2    | -    |        | tempB_6  | ram_1p  | auto | 1       |
|   tempB_7_U  | 2    | -    |        | tempB_7  | ram_1p  | auto | 1       |
|   tempB_8_U  | 2    | -    |        | tempB_8  | ram_1p  | auto | 1       |
|   tempB_9_U  | 2    | -    |        | tempB_9  | ram_1p  | auto | 1       |
|   tempB_10_U | 2    | -    |        | tempB_10 | ram_1p  | auto | 1       |
|   tempB_11_U | 2    | -    |        | tempB_11 | ram_1p  | auto | 1       |
|   tempB_12_U | 2    | -    |        | tempB_12 | ram_1p  | auto | 1       |
|   tempB_13_U | 2    | -    |        | tempB_13 | ram_1p  | auto | 1       |
|   tempB_14_U | 2    | -    |        | tempB_14 | ram_1p  | auto | 1       |
|   tempB_15_U | 2    | -    |        | tempB_15 | ram_1p  | auto | 1       |
|   tempB_16_U | 2    | -    |        | tempB_16 | ram_1p  | auto | 1       |
|   tempB_17_U | 2    | -    |        | tempB_17 | ram_1p  | auto | 1       |
|   tempB_18_U | 2    | -    |        | tempB_18 | ram_1p  | auto | 1       |
|   tempB_19_U | 2    | -    |        | tempB_19 | ram_1p  | auto | 1       |
|   tempB_20_U | 2    | -    |        | tempB_20 | ram_1p  | auto | 1       |
|   tempB_21_U | 2    | -    |        | tempB_21 | ram_1p  | auto | 1       |
|   tempB_22_U | 2    | -    |        | tempB_22 | ram_1p  | auto | 1       |
|   tempB_23_U | 2    | -    |        | tempB_23 | ram_1p  | auto | 1       |
|   tempB_24_U | 2    | -    |        | tempB_24 | ram_1p  | auto | 1       |
|   tempB_25_U | 2    | -    |        | tempB_25 | ram_1p  | auto | 1       |
|   tempB_26_U | 2    | -    |        | tempB_26 | ram_1p  | auto | 1       |
|   tempB_27_U | 2    | -    |        | tempB_27 | ram_1p  | auto | 1       |
|   tempB_28_U | 2    | -    |        | tempB_28 | ram_1p  | auto | 1       |
|   tempB_29_U | 2    | -    |        | tempB_29 | ram_1p  | auto | 1       |
|   tempB_30_U | 2    | -    |        | tempB_30 | ram_1p  | auto | 1       |
|   tempB_31_U | 2    | -    |        | tempB_31 | ram_1p  | auto | 1       |
|   tempAB_U   | 2    | -    |        | tempAB   | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+-----------------------------------------------------------+
| Type      | Options                     | Location                                                  |
+-----------+-----------------------------+-----------------------------------------------------------+
| interface | axis both port=a register   | matrixMul/solution1/directives.tcl:7 in matrixmul, a      |
| interface | axis both port=b register   | matrixMul/solution1/directives.tcl:8 in matrixmul, b      |
| interface | axis both port=res register | matrixMul/solution1/directives.tcl:9 in matrixmul, res    |
| interface | ap_ctrl_none port=return    | matrixMul/solution1/directives.tcl:6 in matrixmul, return |
| pipeline  | II=1                        | matrixMul/solution1/directives.tcl:10 in matrixmul        |
+-----------+-----------------------------+-----------------------------------------------------------+

* Inferred Pragmas
+------------------------------------------------+-----------------+-------------------------------------+-----------------------------+
| Source Pragma                                  | Inferred Pragma | Options                             | Location                    |
+------------------------------------------------+-----------------+-------------------------------------+-----------------------------+
| pipeline matrixMul/solution1/directives.tcl:10 | array_partition | dim=1 type=complete  variable=tempB | variable tempB in matrixmul |
+------------------------------------------------+-----------------+-------------------------------------+-----------------------------+


