static void T_1 F_1 ( void )\r\n{\r\nF_2 ( L_1 ,\r\nV_1 . V_2 / 1000000 , ( V_1 . V_2 / 100000 ) % 10 ,\r\nV_3 . V_2 / 1000000 , ( V_3 . V_2 / 100000 ) % 10 ,\r\nV_4 . V_2 / 1000000 , ( V_4 . V_2 / 100000 ) % 10 ) ;\r\n}\r\nint T_1 F_3 ( void )\r\n{\r\nstruct V_5 * V_6 ;\r\nint V_7 = 0 ;\r\nT_2 V_8 ;\r\n#ifdef F_4\r\nF_5 ( 0x3 << 29 , V_9 ) ;\r\n#endif\r\nV_8 = F_6 ( V_10 ) & ( 1 << 4 ) ;\r\nF_7 ( V_8 , V_10 ) ;\r\nif ( ! F_8 () )\r\nF_7 ( 0 , V_11 ) ;\r\nV_12 = ~ 0 ;\r\nfor ( V_6 = V_13 ; V_6 < V_13 + F_9 ( V_13 ) ; V_6 ++ )\r\nF_10 ( V_6 -> V_14 . V_15 ) ;\r\nV_16 = 0 ;\r\nif ( F_11 () )\r\nV_16 |= V_17 ;\r\nif ( F_12 () )\r\nV_16 |= V_18 ;\r\nif ( F_13 () )\r\nV_16 |= V_19 ;\r\nif ( F_14 () )\r\nV_16 |= V_20 ;\r\nif ( F_15 () )\r\nV_16 |= V_21 ;\r\nfor ( V_6 = V_13 ; V_6 < V_13 + F_9 ( V_13 ) ; V_6 ++ )\r\nif ( V_6 -> V_22 & V_16 ) {\r\nF_16 ( & V_6 -> V_14 ) ;\r\nF_17 ( V_6 -> V_14 . V_15 ) ;\r\n}\r\nV_23 = F_18 ( NULL , L_2 ) ;\r\nV_24 = F_18 ( NULL , L_3 ) ;\r\nV_25 = F_18 ( NULL , L_4 ) ;\r\nif ( F_14 () )\r\nV_1 . V_2 = 13000000 ;\r\nif ( F_12 () && V_7 == 2 )\r\nV_1 . V_2 = 19200000 ;\r\nF_19 ( L_5 ,\r\nF_6 ( V_26 ) , F_6 ( V_27 ) ,\r\nF_6 ( V_28 ) ) ;\r\nF_7 ( 0x1000 , V_26 ) ;\r\n{\r\nunsigned V_29 = F_6 ( V_27 ) ;\r\nV_3 . V_2 = V_1 . V_2 ;\r\nif ( V_29 & 0x10 ) {\r\nif ( V_29 & 0xf80 )\r\nV_3 . V_2 *= ( V_29 & 0xf80 ) >> 7 ;\r\nV_3 . V_2 /= ( ( V_29 & 0x60 ) >> 5 ) + 1 ;\r\n} else {\r\nswitch ( V_29 & 0xc ) {\r\ncase 0 :\r\nbreak;\r\ncase 0x4 :\r\nV_3 . V_2 /= 2 ;\r\nbreak;\r\ndefault:\r\nV_3 . V_2 /= 4 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nF_20 ( & V_3 ) ;\r\nF_20 ( & V_1 ) ;\r\nF_1 () ;\r\nif ( F_21 () || F_22 () ) {\r\nF_7 ( F_6 ( V_30 ) & ~ 0x1 ,\r\nV_30 ) ;\r\n}\r\nif ( F_23 () )\r\nF_5 ( F_24 ( V_31 ) |\r\n( 1 << V_32 ) ,\r\nV_31 ) ;\r\nif ( F_14 () )\r\nF_7 ( F_6 ( V_28 ) & 0x2fff , V_28 ) ;\r\nelse\r\nF_7 ( F_6 ( V_28 ) & 0x0fff , V_28 ) ;\r\nF_7 ( 0 , V_33 ) ;\r\nF_7 ( 1 , V_34 ) ;\r\nF_7 ( 0x400 , V_35 ) ;\r\nF_7 ( 0x0000 , V_36 ) ;\r\nF_25 ( & V_37 . V_15 ) ;\r\nF_25 ( & V_38 . V_15 ) ;\r\nF_25 ( & V_39 . V_15 ) ;\r\nif ( F_8 () )\r\nF_25 ( & V_40 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_26 ( void )\r\n{\r\nunsigned long V_2 = V_3 . V_2 ;\r\nif ( F_27 ( & V_41 , ~ 0 ) ) {\r\nF_28 ( L_6 ) ;\r\nF_29 ( 0x2290 , 0x0005 ) ;\r\nV_3 . V_2 = V_42 ;\r\n}\r\nF_20 ( & V_3 ) ;\r\nF_1 () ;\r\nV_43 = F_30 ( V_43 , V_2 , V_3 . V_2 ) ;\r\n}
