// Seed: 1582684578
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2
    , id_14,
    input wor id_3,
    output uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    output tri id_12
);
  logic id_15, id_16, id_17;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    output logic id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    output tri1 id_10,
    output wire id_11,
    output wand id_12,
    input tri1 id_13,
    output wor id_14,
    input uwire id_15#(
        .id_17(1 == -1),
        .id_18((1)),
        .id_19(1),
        .id_20(-1),
        .id_21(1'h0)
    )
);
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_8,
      id_2,
      id_3,
      id_4,
      id_12,
      id_15,
      id_10,
      id_4,
      id_15,
      id_9
  );
  assign id_14 = (1 | -1);
  always_latch id_6 <= id_17;
  logic id_22;
  ;
endmodule
