
*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20032
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.723 ; gain = 407.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'median5x5_0' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/synth/median5x5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:21]
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/synth/delayLineBRAM.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:71]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/single_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_register' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/single_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'median5x5' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'median5x5_0' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/synth/median5x5_0.v:53]
