<module name="CLK2_FLAGMUX_STATCOLL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_STCOL_STDHOSTHDR_COREREG" acronym="L3_STCOL_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x3A" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x3A. (When the instance is CLK2_FLAGMUX_STATCOLL reset value is 0x37)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R1">
      <bitenum value="0" id="Third-party_vendor." token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_STCOL_STDHOSTHDR_VERSIONREG" acronym="L3_STCOL_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x1" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x1." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_MASK0" acronym="L3_STCOL_MASK0" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="10" begin="9" end="0" resetval="0x3ff" description="mask flag inputs 0 Type: Control. Reset value: 0x7." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_REGERR0" acronym="L3_STCOL_REGERR0" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="10" begin="9" end="0" resetval="0x0000 0000" description="flag inputs 0 Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
</module>
