((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr Num . 98) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 78) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 63))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 31) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . EQ) (Expr Num . -18) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . -93) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 26) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 48) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 55) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 23) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Expr Num . -96) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 60) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . -20) (Reg . 4) (Expr Num . 56) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -88) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 78) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 1) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -76) (Reg . 3) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -39) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -67) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 71) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 56) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . AND) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 3) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -71) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . LT) (Reg . 0) (Expr Num . 26) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 65) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -62) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr Num . 99))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 82) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . 18) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 27) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 0) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 36) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -85) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . -32) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . SUB) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . OR) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 27) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -43) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 84) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Expr Num . -21) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr Num . 80) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -41) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . -51) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 31) (Expr Num . 13) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -22) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 3) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . -97) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 73) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . LT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -67) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -93) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 42) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 56) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 1) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . 33) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -37) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 41))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . -8) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -85) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Expr Num . 4) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -38) (Expr Num . -2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 4) (Expr Num . -96) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 44) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . DIV) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr . LT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -1) (Expr Num . -82) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -47) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . -20) (Reg . 4) (Expr Num . 56) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -35) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr Num . -67) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 83) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 94) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr Num . 26) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Reg . 1) (Reg . 4) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Expr . MUL) (Expr Num . 50) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 91) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . OR) (Expr Num . -32) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 56) (Expr . GT) (Expr Num . -97) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 3) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . OR) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 99) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 3) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 33) (Expr Num . -67) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 85) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 4) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . DIV) (Reg . 0) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . OR) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 26) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . 48) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 27) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . AND) (Expr Num . 39) (Expr . LT) (Reg . 1) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . 63) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 36) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . -88) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . 55) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 10) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . -2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . DIV) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr . OR) (Expr Num . -32) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr Num . 85) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . SUB) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . LT) (Reg . 0) (Expr Num . 26) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 2) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 55))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr Num . 71) (Expr . EQ) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . 49) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -62) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -45) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 3) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -25) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -1) (Expr Num . -82) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . AND) (Expr Num . 71) (Expr Num . 71) (Expr Num . 56) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . -71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 19) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -6) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 98) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr . OR) (Expr Num . -32) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 46) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr Num . 4) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 3) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . NOT) (Expr . LT) (Reg . 0) (Expr Num . -82) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 33) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . DIV) (Expr . NOT) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . NOT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 13) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . -34) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . 48) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 94) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 4) (Expr Num . -62) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 33) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 33) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -11) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr Num . 63) (Expr Num . -18) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 4) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . 33) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 36) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 23) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . GT) (Expr Num . 85) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 18) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -86) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . SUB) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . 71))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr . ADD) (Expr Num . -32) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . -97) (Expr Num . -45) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . OR) (Reg . 3) (Expr . SUB) (Expr Num . 21) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 4) (Expr . SUB) (Reg . 4) (Reg . 2) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . 63) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . -37) (Reg . 3) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 85) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . SUB) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . 48) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Expr Num . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 48))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -4) (Expr . OR) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 33) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 2) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . 71) (Expr Num . 42) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Expr . LT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 1) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -82) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr Num . 55) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . AND) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr Num . -18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 1) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr Num . -72) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 80) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr Num . 85))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 26) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 1) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . EQ) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 33) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Expr . GT) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . AND) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 33) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Reg . 2) (Expr Num . 18) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 4) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 56) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . -85) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Reg . 4) (Expr Num . -67) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -71) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -67) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 63) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 34) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 82) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . OR) (Expr Num . -39) (Expr . LT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 55) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -45) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 82) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -82) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 33) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -82) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . 88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 34) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -93) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 56) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr Num . 4))
((Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 23) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . DIV) (Expr Num . 87) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . -97) (Expr Num . -45) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -25) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . GT) (Expr Num . -18) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Reg . 4) (Expr Num . 71) (Expr . SUB) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 44) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -75) (Reg . 1) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . SUB) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr Num . 48) (Expr . AND) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . LT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . -18) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr Num . -30) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 38) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 55) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 38) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . LT) (Expr Num . 29) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -35) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -70) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 80) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 9) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 85) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -86) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Expr Num . 63) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -21) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 73) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 36) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 4) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 59) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 80) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -41) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -6) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -99) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 0) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 23) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 26) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -24) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -94) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . DIV) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . LT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . -20) (Reg . 4) (Expr Num . 56) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -18) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 80) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 55) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 41))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr . EQ) (Expr . GT) (Expr Num . 36) (Reg . 1) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -82) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . -17) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 33) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -38) (Expr Num . -2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Expr Num . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 3) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 27) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr Num . -97) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 28) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . -88) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 85) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . ADD) (Reg . 4) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 4) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 51) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 73) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -76) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Expr Num . 85))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 80) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 35) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr Num . 99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 42) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . MUL) (Expr Num . 46) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 55) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr Num . 26) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 18) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . ADD) (Reg . 3) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . LT) (Expr Num . -72) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . -52) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr Num . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 33) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . SUB) (Expr Num . 21) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 38) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . NOT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . AND) (Expr Num . 71) (Expr Num . 71) (Expr Num . 56) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . 26) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . -34) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 3) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 55) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Expr Num . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -37) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 1) (Expr Num . 83) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . GT) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 13) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 94) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -67) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 30) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 80) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr Num . 36) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 56) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 71) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -25) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 85) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Expr . LT) (Reg . 2) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr Num . 71) (Expr . SUB) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . NOT) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 78) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . 71) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 2) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . -93) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr Num . -52) (Expr . OR) (Reg . 0) (Expr Num . -85) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 71) (Expr Num . 26) (Expr Num . 4) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . 49) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 87) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 85) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 44) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Expr Num . 85))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Reg . 0) (Expr Num . 26) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 3) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 78) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 55) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr Num . -30) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . -76) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 85) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr Num . -18) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 33) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 13) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 2) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 48) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 13) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . -88) (Reg . 2) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 33) (Expr Num . -67) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . 55) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . GT) (Reg . 4) (Expr Num . 29) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -45) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . 99) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 1) (Expr Num . 95) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr Num . 33) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 4) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr Num . 42) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 56) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 87) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -61) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr Num . 80) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -4) (Expr . GT) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 46) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . ADD) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . 85) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 46) (Reg . 4) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -96) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 34) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 83) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 4) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . -100) (Reg . 0) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 33) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 5) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Expr . GT) (Reg . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 85) (Expr . DIV) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . EQ) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . -35) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 34) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -1) (Expr Num . -27) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -82) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . AND) (Expr Num . 71) (Expr Num . 71) (Expr Num . 56) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 87) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . -20) (Reg . 4) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 1) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 10) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr . EQ) (Expr . GT) (Expr Num . 36) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 73))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 33) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -39) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 48) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 34) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr Num . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 31) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 18) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -21) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr Num . 71) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . 55) (Expr Num . -87) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . AND) (Expr Num . 48) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 63) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . SUB) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 55) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 55) (Reg . 1) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 2) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr Num . -96) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -67) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 18) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . LT) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . LT) (Expr Num . 29) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 33) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 0) (Expr Num . 73) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . 88) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . DIV) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr . LT) (Reg . 3) (Reg . 1) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 63) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 60) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 63) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 98) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 55) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 44) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . -18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -25) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . NOT) (Expr . LT) (Reg . 0) (Expr Num . -82) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 73))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 93) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr Num . 10) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr Num . 36) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . -72) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . AND) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -76) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -88) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 63) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 33) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -24) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Reg . 4) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 4) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . SUB) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -27) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 85) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Stat . OUTPUT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 48) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 70) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 80) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 36) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -25) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . ADD) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . SUB) (Expr Num . 21) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 85))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 27) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 46) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . 46) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 47) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Expr Num . -71) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 44) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 70) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 42) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Expr . LT) (Reg . 2) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Expr . SUB) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 73))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Expr Num . -71) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -67) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 1) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . -67) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Expr . MUL) (Expr Num . 50) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . -97) (Expr Num . -45) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 1) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 46) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 1) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -21) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -99) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -96) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 31) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 93) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Reg . 1) (Reg . 4) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 23) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -72) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 4) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 48) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . GT) (Reg . 4) (Expr Num . 29) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr . EQ) (Expr Num . 33) (Reg . 2) (Expr Num . -88))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . -34) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 47) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 85) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Expr Num . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 83) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 4) (Expr . LT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 80) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Expr Num . 28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 73) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 33) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Expr Num . 4) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 26) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 55) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 4) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . SUB) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . OR) (Expr Num . 42) (Expr . LT) (Reg . 0) (Expr Num . 56) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . LT) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . OR) (Reg . 3) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 38) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . DIV) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr Num . 71) (Expr . SUB) (Expr . EQ) (Expr Num . -75) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . NOT) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . SUB) (Expr Num . 21) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -96) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -97) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -67) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 98) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . -18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -62) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 48) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 87) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 60) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 0) (Expr . GT) (Reg . 1) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 36) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 55))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . LT) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr Num . 48) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 93) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -76) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 3) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -76) (Reg . 3) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr Num . -30) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 56) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 3) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 4) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 56) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Reg . 4) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . -18) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 18) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 47) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -23) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -25) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -35) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 19) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 55) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 48) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 63) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 42) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr Num . 71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 99) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 59) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr Num . 71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -21) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . -88) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Reg . 2) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . OR) (Expr Num . -39) (Expr . LT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -62) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -37) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 18) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -6) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 1) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . OR) (Expr Num . -39) (Expr . LT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . LT) (Reg . 0) (Expr Num . -24) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 27) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 48) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 56) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 46) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 85) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 57) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . GT) (Expr Num . -6) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 65) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 1) (Expr . LT) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 1) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 80) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Expr Num . -71) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 44) (Reg . 1) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Reg . 4) (Reg . 2) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 36) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr . DIV) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . -25) (Reg . 0) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 55) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 36) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 55))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr Num . 48) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -67) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 29) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -21) (Expr . GT) (Reg . 3) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -21) (Reg . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 26) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -94) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr . GT) (Expr . SUB) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 55) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 48) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 44) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 2) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 48) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 2) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 18) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . AND) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Expr Num . -71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 80) (Expr Num . 55) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -62) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . SUB) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . -97))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 65) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -76) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr Num . 71) (Expr Num . 4) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 3) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 73) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 59) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 48) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . MUL) (Expr Num . 73) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 84) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -23) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -96) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . 18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . 55) (Expr . NOT) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 73) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 2) (Expr . NOT) (Expr Num . 28) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr Num . -1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . -52) (Expr . GT) (Expr . EQ) (Expr Num . 29) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -88) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . OR) (Expr . ADD) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -18) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 33) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -1) (Expr Num . -82) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . ADD) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -94) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 0) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -88) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 23) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 42) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 71) (Expr . MUL) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -24) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 44) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -88) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . LT) (Expr Num . 71) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 34) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . -93) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -6) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -72) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 99) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 73) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 43) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -76) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 70) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr . EQ) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 83) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -25) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 28) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 80) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 41) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -72) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 91) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . LT) (Expr Num . -97) (Expr Num . -45) (Reg . 0) (Expr Num . -67) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 71) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . LT) (Reg . 3) (Reg . 0) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Reg . 2) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Expr Num . -96) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr Num . 55) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 85) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Stat . OUTPUT) (Expr . AND) (Expr . GT) (Reg . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -1) (Expr Num . -82) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -71) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . 71) (Expr Num . 42) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 47) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . EQ) (Expr Num . 29) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 54) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -25) (Reg . 0) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 48) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . -71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 0) (Expr Num . -71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 0) (Expr . GT) (Reg . 1) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 2) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -50) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 38) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . DIV) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -33) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 34) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 71) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -86) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . SUB) (Expr Num . 21) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 85) (Expr . DIV) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr Num . 83))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . EQ) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -75) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 94) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 33) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 44) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr . EQ) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 2) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 2) (Expr Num . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 36) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 55) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -18) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . -2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 2) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . 33) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr Num . 63) (Reg . 0) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . AND) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . -41) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 97) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 18) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . MUL) (Expr Num . 46) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . AND) (Reg . 1) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 48) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . AND) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -62) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -25) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Expr . LT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -85) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 18) (Expr Num . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . -18) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 87) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 70) (Expr Num . -71) (Expr . GT) (Reg . 1) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 56) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -45) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 33) (Expr Num . -67) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -75) (Reg . 1) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . NOT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . DIV) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr . LT) (Reg . 4) (Reg . 0) (Expr . GT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 78) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 29) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 0) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 63) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 59) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 0) (Expr Num . -67))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -6) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 73))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 36) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -88) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -93) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -72) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . 18) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 99) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . -21) (Expr . GT) (Reg . 3) (Expr Num . 26) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 13) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -86) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -39) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Expr Num . 78) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr Num . 36) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 18) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . MUL) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr . GT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . -20) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . DIV) (Expr . EQ) (Expr . LT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 18) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 71) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 85) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . NOT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 26) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 71) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 13) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -24) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . DIV) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 26) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 44) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -6) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . -67) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -75))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Stat . OUTPUT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 18) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . SUB) (Reg . 4) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . OR) (Expr Num . 42) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 43) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 56) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr Num . -67) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 78) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Reg . 2) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 47) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . 4) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 0) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr Num . -71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 80) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . NOT) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 63) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 19) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 3) (Stat . OUTPUT) (Expr . GT) (Reg . 3) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . LT) (Expr . GT) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Expr Num . -59) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Reg . 3) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . -93) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . OR) (Expr Num . 55) (Expr Num . -87) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 71) (Expr Num . 38) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 73) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . LT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . 99) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . DIV) (Expr Num . -1) (Expr Num . -82) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -72) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 2) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 99) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 2) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . 99) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 4) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Expr . GT) (Expr Num . 48) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . LT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . 85) (Expr . DIV) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . AND) (Expr . EQ) (Expr . LT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -75) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr Num . 18) (Reg . 1) (Expr Num . -71) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . NOT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . AND) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 87) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 1) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -1) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr Num . 99))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . -97) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 55) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . 63) (Expr . GT) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . 26))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 4) (Expr Num . 18) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr . NOT) (Reg . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 80) (Expr . AND) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 13) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . LT) (Expr Num . 63) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . DIV) (Expr Num . 71) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 18) (Expr Num . 4) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -97) (Expr Num . 71) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 28) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . -97) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 56))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . DIV) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 4) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr Num . 63) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . OR) (Reg . 3) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . DIV) (Expr Num . -88) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . -72) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . 42) (Reg . 1) (Expr . LT) (Expr Num . 63) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 4) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 28) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . SUB) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 1) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 18) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -29) (Expr . SUB) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 73) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr Num . 56) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . 73) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -62) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 44) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr Num . 71) (Expr . MUL) (Expr Num . 50) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 3) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 56) (Reg . 1) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . ADD) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 33) (Expr . GT) (Expr . MUL) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 33) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . OR) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . -72) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Expr . AND) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -82) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . ADD) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 48) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . EQ) (Expr Num . 4) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr Num . 18) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 85) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr . LT) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr . GT) (Reg . 3) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 4) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 1) (Expr Num . -94) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -33) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 1) (Expr Num . 73) (Expr Num . 4) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 0) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 73) (Expr Num . -18) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . SUB) (Expr Num . -20) (Reg . 4) (Expr Num . 56) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . 26))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . NOT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 28) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 36) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr Num . 85) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -41) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr Num . 33) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Reg . 1) (Reg . 4) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . 90) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 0) (Expr Num . 73) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . GT) (Reg . 3) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 98) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . LT) (Expr Num . 63) (Expr Num . -18) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Expr Num . -67) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr Num . 85) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -96) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -88) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . ADD) (Expr Num . -18) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 2) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 2) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 71) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 42))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . DIV) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -27) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . NOT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr . LT) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr Num . 71) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 1) (Expr Num . 36) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . LT) (Expr Num . 63) (Expr Num . -18) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 3) (Expr Num . 38) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 2) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr Num . 36) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Expr Num . 28) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 1) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 85) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 71) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 1) (Expr . GT) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 42) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -72) (Expr Num . 4) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 55) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr Num . 83) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 1) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Expr . NOT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 33) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 3) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 42) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr Num . -88) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Expr Num . -67) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Expr . LT) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 50) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -72) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 48) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -18) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr Num . 26) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . LT) (Reg . 1) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . MUL) (Reg . 1) (Expr Num . 18) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr Num . -1) (Expr . GT) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -25) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 3) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 56) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr Num . 85) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 44) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 18) (Expr Num . -97) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . OR) (Reg . 0) (Expr . GT) (Expr Num . -93) (Reg . 2) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 42) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . -97) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . LT) (Expr Num . -4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 3) (Expr Num . 18) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 33) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -18) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 71) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -39) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 1) (Reg . 0) (Expr Num . -75) (Expr Num . 56) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr . AND) (Expr . EQ) (Expr . NOT) (Reg . 2) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . LT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -82) (Reg . 1) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . LT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . LT) (Reg . 4) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -97) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -25) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . -21) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 33))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . 63) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 1) (Expr Num . -67) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . MUL) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 2) (Reg . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -94) (Expr . MUL) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Expr Num . 33) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . OR) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 42) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr Num . 63) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 94) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 1) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr . GT) (Reg . 1) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . DIV) (Expr Num . 48) (Expr . AND) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 48) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . MUL) (Expr Num . -88) (Expr . GT) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Expr Num . -71) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -38) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 1) (Expr Num . -21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 99) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 85) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . -18) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . LT) (Reg . 2) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 1) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 85) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr Num . 85) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -18) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -6) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . OR) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 29) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 36) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . -93) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 0) (Expr Num . 73) (Expr . GT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -75) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 48) (Expr . DIV) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 48) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . 38) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 73) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 44) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -27) (Expr . MUL) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 2) (Expr . SUB) (Reg . 3) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr . LT) (Expr . EQ) (Expr Num . 44) (Reg . 0) (Reg . 3) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 42) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 63) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 0) (Expr Num . 71) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . AND) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr Num . -2) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . -24) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Reg . 2) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr . AND) (Expr . LT) (Reg . 3) (Reg . 0) (Expr Num . -71) (Expr Num . 56) (Expr Num . 56))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 29) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr . ADD) (Expr Num . 71) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -21) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr . MUL) (Expr . MUL) (Expr Num . 83) (Expr Num . 4) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . MUL) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr . DIV) (Expr Num . -1) (Expr Num . -27) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 46) (Reg . 4) (Expr Num . 83) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr Num . 71) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 99) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr . NOT) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 18) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 1) (Expr Num . -97) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . 42) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr Num . -97) (Expr . EQ) (Expr Num . 33) (Expr . GT) (Reg . 0) (Expr Num . 49) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . 42))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . DIV) (Expr Num . -41) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 3) (Expr . GT) (Reg . 3) (Expr Num . 18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 0) (Expr Num . -21) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 85) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Reg . 0) (Expr . EQ) (Expr . GT) (Expr Num . 36) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr Num . -25) (Expr . DIV) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Expr . DIV) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 1) (Expr Num . 71) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . SUB) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 64) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Reg . 4) (Expr Num . 71) (Expr . SUB) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr Num . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . 80) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . 70) (Reg . 0) (Expr Num . -18) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -72) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 63) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . 42) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 55) (Expr . GT) (Reg . 2) (Expr Num . -21) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Expr Num . -88) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 18) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . DIV) (Reg . 0) (Expr Num . -75) (Expr Num . 4) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Expr . GT) (Expr Num . 26) (Reg . 3) (Reg . 3) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Reg . 0) (Expr Num . 26) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . SUB) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 71) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr Num . 48) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr . GT) (Expr Num . -88) (Reg . 1) (Expr Num . 33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . MUL) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 18) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr Num . -18) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . NOT) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr Num . 71) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -88) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . -41) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . 36) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 56) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 83) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . 18) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 64) (Expr . MUL) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 94) (Expr . LT) (Expr Num . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -75) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 1) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . EQ) (Expr Num . 71) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . 71) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . NOT) (Reg . 1) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . NOT) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 3) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 1) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . GT) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr . NOT) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Reg . 1) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr . LT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 28) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . LT) (Expr Num . -4) (Expr Num . -18) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . -97) (Expr . NOT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . SUB) (Reg . 2) (Expr . LT) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr . LT) (Expr . GT) (Expr Num . 33) (Reg . 1) (Reg . 4) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -25) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr Num . -97) (Reg . 1) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr . GT) (Expr Num . 26) (Reg . 0) (Reg . 1) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . 4) (Expr Num . -97) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Expr Num . 71) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr Num . 48) (Expr Num . 4) (Reg . 0) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -27) (Stat . OUTPUT) (Expr . AND) (Expr . LT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -27) (Reg . 3) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 38) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr Num . 36) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr . NOT) (Reg . 3) (Expr Num . 4) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 42) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 80) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Reg . 2) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -24) (Expr . GT) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 3) (Expr . LT) (Expr Num . 56) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 0) (Expr Num . -97) (Expr Num . 71) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Expr Num . 48) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Reg . 0) (Expr . LT) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -21) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . EQ) (Expr . DIV) (Reg . 1) (Reg . 3) (Expr . GT) (Reg . 4) (Expr Num . -96) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Expr Num . 0) (Reg . 1) (Expr . MUL) (Expr Num . 63) (Expr . GT) (Expr . LT) (Expr Num . 63) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 3) (Expr . GT) (Expr . EQ) (Expr Num . 63) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr Num . 73) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 3) (Expr Num . -99) (Expr Num . 4) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . MUL) (Expr . MUL) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Reg . 2) (Expr . GT) (Expr . EQ) (Expr Num . -97) (Expr Num . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr Num . 42) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . LT) (Expr Num . -97) (Reg . 3) (Reg . 1) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4) (Expr . GT) (Reg . 0) (Expr Num . -97) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . MUL) (Expr . AND) (Expr Num . 71) (Expr Num . 71) (Expr Num . 56) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 0) (Expr Num . 42) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr . GT) (Reg . 2) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 99) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . GT) (Reg . 0) (Expr Num . 63) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 1) (Expr . OR) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr Num . 44) (Expr . MUL) (Expr Num . 71) (Expr . LT) (Expr . SUB) (Reg . 1) (Expr . GT) (Reg . 3) (Expr Num . -97) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr Num . -75) (Reg . 1) (Stat . OUTPUT) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . OR) (Expr Num . 42) (Expr Num . -97) (Expr . GT) (Reg . 0) (Expr Num . 42) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . ADD) (Expr . MUL) (Expr Num . 71) (Expr . GT) (Expr . EQ) (Expr Num . -75) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . 4) (Reg . 1) (Stat . OUTPUT) (Expr . EQ) (Expr . NOT) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 85) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 33) (Expr Num . -97) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 99) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . -88) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 4) (Expr . GT) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 4) (Reg . 0) (Expr . GT) (Expr . EQ) (Expr . NOT) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . -41) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
