# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 24 2015 19:05:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
		4.2::Critical Path Report for SimpleVGA|Clock12MHz
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
		5.2::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
		5.3::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SDATA1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: Pixel
			6.2.3::Path details for port: SCLK1
			6.2.4::Path details for port: SCLK2
			6.2.5::Path details for port: SDATA2
			6.2.6::Path details for port: VSync
			6.2.7::Path details for port: nCS1
			6.2.8::Path details for port: nCS2
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SDATA1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: Pixel
			6.5.3::Path details for port: SCLK1
			6.5.4::Path details for port: SCLK2
			6.5.5::Path details for port: SDATA2
			6.5.6::Path details for port: VSync
			6.5.7::Path details for port: nCS1
			6.5.8::Path details for port: nCS2
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 25.88 MHz  | Target: 82.79 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 82.79 MHz  | 
Clock: SimpleVGA|Clock12MHz              | Frequency: 98.00 MHz  | Target: 19.77 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  12078.8          -26558      N/A              N/A         N/A              N/A         N/A              N/A         
SimpleVGA|Clock12MHz            Clock50MHz.PLL_inst/PLLOUTCORE  754.925          -7233       N/A              N/A         N/A              N/A         N/A              N/A         
SimpleVGA|Clock12MHz            SimpleVGA|Clock12MHz            50580            40375       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase   
---------  ----------  -----------  ----------------------  
SDATA1     Clock12MHz  5570         SimpleVGA|Clock12MHz:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase             
---------  ----------  ------------  --------------------------------  
HSync      Clock12MHz  16876         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  16399         Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  12801         SimpleVGA|Clock12MHz:R            
SCLK1      Clock12MHz  8803          SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  12801         SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8803          SimpleVGA|Clock12MHz:F            
SDATA2     Clock12MHz  8439          SimpleVGA|Clock12MHz:R            
VSync      Clock12MHz  16575         Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  9224          SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  9224          SimpleVGA|Clock12MHz:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase   
---------  ----------  ----------  ----------------------  
SDATA1     Clock12MHz  245         SimpleVGA|Clock12MHz:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase             
---------  ----------  --------------------  --------------------------------  
HSync      Clock12MHz  16457                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  15980                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
SCLK1      Clock12MHz  8803                  SimpleVGA|Clock12MHz:F            
SCLK1      Clock12MHz  8868                  SimpleVGA|Clock12MHz:R            
SCLK2      Clock12MHz  8803                  SimpleVGA|Clock12MHz:F            
SCLK2      Clock12MHz  8868                  SimpleVGA|Clock12MHz:R            
SDATA2     Clock12MHz  7991                  SimpleVGA|Clock12MHz:R            
VSync      Clock12MHz  16148                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
nCS1       Clock12MHz  8798                  SimpleVGA|Clock12MHz:R            
nCS2       Clock12MHz  8798                  SimpleVGA|Clock12MHz:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 25.88 MHz | Target: 82.79 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_3_5/lcout
Path End         : PixelZ0_LC_9_9_0/in3
Capture Clock    : PixelZ0_LC_9_9_0/clk
Setup Constraint : 12079p
Path slack       : -26558p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   12079
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        10454
- Setup Time                                                       -274
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    22259

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        10454
+ Clock To Q                                                       540
+ Data Path Delay                                                37823
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    48817
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__4165/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4165/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4166/I                                                             GlobalMux                               0              1918  RISE       1
I__4166/O                                                             GlobalMux                             154              2073  RISE       1
I__4171/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__4171/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__4197/I                                                             LocalMux                                0              2522  RISE       1
I__4197/O                                                             LocalMux                              330              2851  RISE       1
I__4199/I                                                             InMux                                   0              2851  RISE       1
I__4199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                   LogicCell40_SEQ_MODE_0000             316              3426  RISE       1
I__1361/I                                                             Odrv4                                   0              3426  RISE       1
I__1361/O                                                             Odrv4                                 351              3777  RISE       1
I__1362/I                                                             Span4Mux_v                              0              3777  RISE       1
I__1362/O                                                             Span4Mux_v                            351              4128  RISE       1
I__1363/I                                                             Span4Mux_s3_h                           0              4128  RISE       1
I__1363/O                                                             Span4Mux_s3_h                         231              4359  RISE       1
I__1364/I                                                             LocalMux                                0              4359  RISE       1
I__1364/O                                                             LocalMux                              330              4689  RISE       1
I__1365/I                                                             IoInMux                                 0              4689  RISE       1
I__1365/O                                                             IoInMux                               259              4948  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4948  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7571  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7571  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__850/I                                                              Odrv4                                   0              7571  RISE       1
I__850/O                                                              Odrv4                                 351              7922  RISE       1
I__851/I                                                              IoSpan4Mux                              0              7922  RISE       1
I__851/O                                                              IoSpan4Mux                            288              8210  RISE       1
I__852/I                                                              IoSpan4Mux                              0              8210  RISE       1
I__852/O                                                              IoSpan4Mux                            288              8497  RISE       1
I__853/I                                                              IoSpan4Mux                              0              8497  RISE       1
I__853/O                                                              IoSpan4Mux                            288              8785  RISE       1
I__854/I                                                              LocalMux                                0              8785  RISE       1
I__854/O                                                              LocalMux                              330              9114  RISE       1
I__855/I                                                              IoInMux                                 0              9114  RISE       1
I__855/O                                                              IoInMux                               259              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              9991  RISE      24
I__4544/I                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4544/O                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4545/I                                                             GlobalMux                               0              9991  RISE       1
I__4545/O                                                             GlobalMux                             154             10145  RISE       1
I__4553/I                                                             ClkMux                                  0             10145  RISE       1
I__4553/O                                                             ClkMux                                309             10454  RISE       1
beamX_0_LC_6_3_5/clk                                                  LogicCell40_SEQ_MODE_1000               0             10454  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_3_5/lcout                                                              LogicCell40_SEQ_MODE_1000    540             10994  -26558  RISE      12
I__3749/I                                                                           Odrv4                          0             10994  -26558  RISE       1
I__3749/O                                                                           Odrv4                        351             11345  -26558  RISE       1
I__3756/I                                                                           LocalMux                       0             11345  -26558  RISE       1
I__3756/O                                                                           LocalMux                     330             11674  -26558  RISE       1
I__3764/I                                                                           InMux                          0             11674  -26558  RISE       1
I__3764/O                                                                           InMux                        259             11934  -26558  RISE       1
un5_visiblex_cry_0_c_LC_8_3_0/in1                                                   LogicCell40_SEQ_MODE_0000      0             11934  -26558  RISE       1
un5_visiblex_cry_0_c_LC_8_3_0/carryout                                              LogicCell40_SEQ_MODE_0000    259             12193  -26558  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_8_3_1/carryin                                       LogicCell40_SEQ_MODE_0000      0             12193  -26558  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_8_3_1/carryout                                      LogicCell40_SEQ_MODE_0000    126             12319  -26558  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_8_3_2/carryin                                       LogicCell40_SEQ_MODE_0000      0             12319  -26558  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_8_3_2/carryout                                      LogicCell40_SEQ_MODE_0000    126             12446  -26558  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_8_3_3/carryin                                       LogicCell40_SEQ_MODE_0000      0             12446  -26558  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_8_3_3/carryout                                      LogicCell40_SEQ_MODE_0000    126             12572  -26558  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_8_3_4/carryin                                       LogicCell40_SEQ_MODE_0000      0             12572  -26558  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_8_3_4/carryout                                      LogicCell40_SEQ_MODE_0000    126             12698  -26558  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_8_3_5/carryin                                       LogicCell40_SEQ_MODE_0000      0             12698  -26558  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_8_3_5/carryout                                      LogicCell40_SEQ_MODE_0000    126             12824  -26558  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_8_3_6/carryin                                       LogicCell40_SEQ_MODE_0000      0             12824  -26558  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_8_3_6/carryout                                      LogicCell40_SEQ_MODE_0000    126             12951  -26558  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_8_3_7/carryin                                       LogicCell40_SEQ_MODE_0000      0             12951  -26558  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_8_3_7/carryout                                      LogicCell40_SEQ_MODE_0000    126             13077  -26558  RISE       1
IN_MUX_bfv_8_4_0_/carryinitin                                                       ICE_CARRY_IN_MUX               0             13077  -26558  RISE       1
IN_MUX_bfv_8_4_0_/carryinitout                                                      ICE_CARRY_IN_MUX             196             13273  -26558  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_8_4_0/carryin                                       LogicCell40_SEQ_MODE_0000      0             13273  -26558  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_8_4_0/carryout                                      LogicCell40_SEQ_MODE_0000    126             13399  -26558  RISE       1
I__3637/I                                                                           InMux                          0             13399  -26558  RISE       1
I__3637/O                                                                           InMux                        259             13659  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_8_4_1/in3                                           LogicCell40_SEQ_MODE_0000      0             13659  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_8_4_1/lcout                                         LogicCell40_SEQ_MODE_0000    316             13975  -26558  RISE      26
I__4854/I                                                                           LocalMux                       0             13975  -26558  RISE       1
I__4854/O                                                                           LocalMux                     330             14304  -26558  RISE       1
I__4861/I                                                                           InMux                          0             14304  -26558  RISE       1
I__4861/O                                                                           InMux                        259             14564  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_0_LC_7_4_5/in3                                         LogicCell40_SEQ_MODE_0000      0             14564  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_0_LC_7_4_5/lcout                                       LogicCell40_SEQ_MODE_0000    316             14879  -26558  RISE       1
I__3095/I                                                                           LocalMux                       0             14879  -26558  RISE       1
I__3095/O                                                                           LocalMux                     330             15209  -26558  RISE       1
I__3096/I                                                                           InMux                          0             15209  -26558  RISE       1
I__3096/O                                                                           InMux                        259             15468  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_7_4_2/in1                  LogicCell40_SEQ_MODE_0000      0             15468  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_7_4_2/carryout             LogicCell40_SEQ_MODE_0000    259             15728  -26558  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_7_4_3/carryin            LogicCell40_SEQ_MODE_0000      0             15728  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_7_4_3/carryout           LogicCell40_SEQ_MODE_0000    126             15854  -26558  RISE       1
I__3097/I                                                                           InMux                          0             15854  -26558  RISE       1
I__3097/O                                                                           InMux                        259             16114  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_7_4_4/in3                LogicCell40_SEQ_MODE_0000      0             16114  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_7_4_4/lcout              LogicCell40_SEQ_MODE_0000    316             16429  -26558  RISE       2
I__3116/I                                                                           LocalMux                       0             16429  -26558  RISE       1
I__3116/O                                                                           LocalMux                     330             16759  -26558  RISE       1
I__3117/I                                                                           InMux                          0             16759  -26558  RISE       1
I__3117/O                                                                           InMux                        259             17018  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_7_5_5/in3                  LogicCell40_SEQ_MODE_0000      0             17018  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_7_5_5/ltout                LogicCell40_SEQ_MODE_0000    274             17292  -26558  FALL       1
I__3111/I                                                                           CascadeMux                     0             17292  -26558  FALL       1
I__3111/O                                                                           CascadeMux                     0             17292  -26558  FALL       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_5_6/in2                LogicCell40_SEQ_MODE_0000      0             17292  -26558  FALL       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_5_6/lcout              LogicCell40_SEQ_MODE_0000    379             17671  -26558  RISE       1
I__3109/I                                                                           LocalMux                       0             17671  -26558  RISE       1
I__3109/O                                                                           LocalMux                     330             18000  -26558  RISE       1
I__3110/I                                                                           InMux                          0             18000  -26558  RISE       1
I__3110/O                                                                           InMux                        259             18260  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_7_5_3/in1                 LogicCell40_SEQ_MODE_0000      0             18260  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_7_5_3/carryout            LogicCell40_SEQ_MODE_0000    259             18519  -26558  RISE       1
I__3119/I                                                                           InMux                          0             18519  -26558  RISE       1
I__3119/O                                                                           InMux                        259             18779  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_7_5_4/in3                  LogicCell40_SEQ_MODE_0000      0             18779  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_7_5_4/lcout                LogicCell40_SEQ_MODE_0000    316             19094  -26558  RISE       3
I__3142/I                                                                           LocalMux                       0             19094  -26558  RISE       1
I__3142/O                                                                           LocalMux                     330             19424  -26558  RISE       1
I__3145/I                                                                           InMux                          0             19424  -26558  RISE       1
I__3145/O                                                                           InMux                        259             19684  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_7_6_7/in3                LogicCell40_SEQ_MODE_0000      0             19684  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_7_6_7/lcout              LogicCell40_SEQ_MODE_0000    316             19999  -26558  RISE       2
I__3139/I                                                                           LocalMux                       0             19999  -26558  RISE       1
I__3139/O                                                                           LocalMux                     330             20329  -26558  RISE       1
I__3140/I                                                                           InMux                          0             20329  -26558  RISE       1
I__3140/O                                                                           InMux                        259             20588  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_7_6_1/in1                  LogicCell40_SEQ_MODE_0000      0             20588  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_7_6_1/carryout             LogicCell40_SEQ_MODE_0000    259             20848  -26558  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_7_6_2/carryin             LogicCell40_SEQ_MODE_0000      0             20848  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_7_6_2/carryout            LogicCell40_SEQ_MODE_0000    126             20974  -26558  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_7_6_3/carryin             LogicCell40_SEQ_MODE_0000      0             20974  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_7_6_3/carryout            LogicCell40_SEQ_MODE_0000    126             21100  -26558  RISE       1
I__3150/I                                                                           InMux                          0             21100  -26558  RISE       1
I__3150/O                                                                           InMux                        259             21360  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_7_6_4/in3                 LogicCell40_SEQ_MODE_0000      0             21360  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_7_6_4/lcout               LogicCell40_SEQ_MODE_0000    316             21675  -26558  RISE       4
I__5120/I                                                                           LocalMux                       0             21675  -26558  RISE       1
I__5120/O                                                                           LocalMux                     330             22005  -26558  RISE       1
I__5123/I                                                                           InMux                          0             22005  -26558  RISE       1
I__5123/O                                                                           InMux                        259             22264  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_8_6_5/in3               LogicCell40_SEQ_MODE_0000      0             22264  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_8_6_5/lcout             LogicCell40_SEQ_MODE_0000    316             22580  -26558  RISE       1
I__5002/I                                                                           Odrv4                          0             22580  -26558  RISE       1
I__5002/O                                                                           Odrv4                        351             22931  -26558  RISE       1
I__5003/I                                                                           LocalMux                       0             22931  -26558  RISE       1
I__5003/O                                                                           LocalMux                     330             23260  -26558  RISE       1
I__5004/I                                                                           InMux                          0             23260  -26558  RISE       1
I__5004/O                                                                           InMux                        259             23520  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_11_6_1/in1                LogicCell40_SEQ_MODE_0000      0             23520  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_11_6_1/carryout           LogicCell40_SEQ_MODE_0000    259             23779  -26558  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_11_6_2/carryin            LogicCell40_SEQ_MODE_0000      0             23779  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_11_6_2/carryout           LogicCell40_SEQ_MODE_0000    126             23906  -26558  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNIU99G8_LC_11_6_3/carryin            LogicCell40_SEQ_MODE_0000      0             23906  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNIU99G8_LC_11_6_3/carryout           LogicCell40_SEQ_MODE_0000    126             24032  -26558  RISE       1
I__5142/I                                                                           InMux                          0             24032  -26558  RISE       1
I__5142/O                                                                           InMux                        259             24291  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_11_6_4/in3                LogicCell40_SEQ_MODE_0000      0             24291  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_11_6_4/lcout              LogicCell40_SEQ_MODE_0000    316             24607  -26558  RISE       3
I__5134/I                                                                           Odrv4                          0             24607  -26558  RISE       1
I__5134/O                                                                           Odrv4                        351             24958  -26558  RISE       1
I__5137/I                                                                           Span4Mux_h                     0             24958  -26558  RISE       1
I__5137/O                                                                           Span4Mux_h                   302             25259  -26558  RISE       1
I__5140/I                                                                           LocalMux                       0             25259  -26558  RISE       1
I__5140/O                                                                           LocalMux                     330             25589  -26558  RISE       1
I__5141/I                                                                           InMux                          0             25589  -26558  RISE       1
I__5141/O                                                                           InMux                        259             25848  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_0_LC_8_5_5/in3               LogicCell40_SEQ_MODE_0000      0             25848  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_0_LC_8_5_5/lcout             LogicCell40_SEQ_MODE_0000    316             26164  -26558  RISE       2
I__5041/I                                                                           Odrv4                          0             26164  -26558  RISE       1
I__5041/O                                                                           Odrv4                        351             26515  -26558  RISE       1
I__5042/I                                                                           LocalMux                       0             26515  -26558  RISE       1
I__5042/O                                                                           LocalMux                     330             26844  -26558  RISE       1
I__5043/I                                                                           InMux                          0             26844  -26558  RISE       1
I__5043/O                                                                           InMux                        259             27104  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_1_c_RNI3UQV3_LC_11_5_1/in1                LogicCell40_SEQ_MODE_0000      0             27104  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_1_c_RNI3UQV3_LC_11_5_1/carryout           LogicCell40_SEQ_MODE_0000    259             27363  -26558  RISE       2
charx_if_generate_plus_mult1_un54_sum_cry_2_c_RNICTLR5_LC_11_5_2/carryin            LogicCell40_SEQ_MODE_0000      0             27363  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_2_c_RNICTLR5_LC_11_5_2/carryout           LogicCell40_SEQ_MODE_0000    126             27490  -26558  RISE       2
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI0CRJF_LC_11_5_3/carryin            LogicCell40_SEQ_MODE_0000      0             27490  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI0CRJF_LC_11_5_3/carryout           LogicCell40_SEQ_MODE_0000    126             27616  -26558  RISE       1
I__5035/I                                                                           InMux                          0             27616  -26558  RISE       1
I__5035/O                                                                           InMux                        259             27875  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_LC_11_5_4/in3                LogicCell40_SEQ_MODE_0000      0             27875  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_LC_11_5_4/lcout              LogicCell40_SEQ_MODE_0000    316             28191  -26558  RISE       3
I__5027/I                                                                           Odrv4                          0             28191  -26558  RISE       1
I__5027/O                                                                           Odrv4                        351             28542  -26558  RISE       1
I__5029/I                                                                           LocalMux                       0             28542  -26558  RISE       1
I__5029/O                                                                           LocalMux                     330             28871  -26558  RISE       1
I__5032/I                                                                           InMux                          0             28871  -26558  RISE       1
I__5032/O                                                                           InMux                        259             29131  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_0_LC_9_5_6/in3               LogicCell40_SEQ_MODE_0000      0             29131  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_0_LC_9_5_6/lcout             LogicCell40_SEQ_MODE_0000    316             29446  -26558  RISE       2
I__4355/I                                                                           LocalMux                       0             29446  -26558  RISE       1
I__4355/O                                                                           LocalMux                     330             29776  -26558  RISE       1
I__4356/I                                                                           InMux                          0             29776  -26558  RISE       1
I__4356/O                                                                           InMux                        259             30035  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIM1PU8_LC_9_6_1/in1                 LogicCell40_SEQ_MODE_0000      0             30035  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIM1PU8_LC_9_6_1/carryout            LogicCell40_SEQ_MODE_0000    259             30295  -26558  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI34KSC_LC_9_6_2/carryin             LogicCell40_SEQ_MODE_0000      0             30295  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI34KSC_LC_9_6_2/carryout            LogicCell40_SEQ_MODE_0000    126             30421  -26558  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIU5ODU_LC_9_6_3/carryin             LogicCell40_SEQ_MODE_0000      0             30421  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIU5ODU_LC_9_6_3/carryout            LogicCell40_SEQ_MODE_0000    126             30547  -26558  RISE       1
I__4353/I                                                                           InMux                          0             30547  -26558  RISE       1
I__4353/O                                                                           InMux                        259             30807  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_LC_9_6_4/in3                 LogicCell40_SEQ_MODE_0000      0             30807  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_LC_9_6_4/lcout               LogicCell40_SEQ_MODE_0000    316             31122  -26558  RISE       3
I__4404/I                                                                           LocalMux                       0             31122  -26558  RISE       1
I__4404/O                                                                           LocalMux                     330             31452  -26558  RISE       1
I__4407/I                                                                           InMux                          0             31452  -26558  RISE       1
I__4407/O                                                                           InMux                        259             31712  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_0_LC_9_7_7/in3               LogicCell40_SEQ_MODE_0000      0             31712  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_0_LC_9_7_7/lcout             LogicCell40_SEQ_MODE_0000    316             32027  -26558  RISE       2
I__4401/I                                                                           LocalMux                       0             32027  -26558  RISE       1
I__4401/O                                                                           LocalMux                     330             32357  -26558  RISE       1
I__4402/I                                                                           InMux                          0             32357  -26558  RISE       1
I__4402/O                                                                           InMux                        259             32616  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_1_c_RNIRT1RF_LC_9_7_1/in1                 LogicCell40_SEQ_MODE_0000      0             32616  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_1_c_RNIRT1RF_LC_9_7_1/carryout            LogicCell40_SEQ_MODE_0000    259             32876  -26558  RISE       2
charx_if_generate_plus_mult1_un68_sum_cry_2_c_RNIT6SNO_LC_9_7_2/carryin             LogicCell40_SEQ_MODE_0000      0             32876  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_2_c_RNIT6SNO_LC_9_7_2/carryout            LogicCell40_SEQ_MODE_0000    126             33002  -26558  RISE       2
charx_if_generate_plus_mult1_un68_sum_cry_3_c_RNI1QD7R1_LC_9_7_3/carryin            LogicCell40_SEQ_MODE_0000      0             33002  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_3_c_RNI1QD7R1_LC_9_7_3/carryout           LogicCell40_SEQ_MODE_0000    126             33128  -26558  RISE       1
I__4330/I                                                                           InMux                          0             33128  -26558  RISE       1
I__4330/O                                                                           InMux                        259             33388  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNIMELHU_LC_9_7_4/in3                 LogicCell40_SEQ_MODE_0000      0             33388  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNIMELHU_LC_9_7_4/lcout               LogicCell40_SEQ_MODE_0000    316             33703  -26558  RISE       3
I__4324/I                                                                           LocalMux                       0             33703  -26558  RISE       1
I__4324/O                                                                           LocalMux                     330             34033  -26558  RISE       1
I__4327/I                                                                           InMux                          0             34033  -26558  RISE       1
I__4327/O                                                                           InMux                        259             34293  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/in3                      LogicCell40_SEQ_MODE_0000      0             34293  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/lcout                    LogicCell40_SEQ_MODE_0000    316             34608  -26558  RISE       2
I__3743/I                                                                           LocalMux                       0             34608  -26558  RISE       1
I__3743/O                                                                           LocalMux                     330             34938  -26558  RISE       1
I__3744/I                                                                           InMux                          0             34938  -26558  RISE       1
I__3744/O                                                                           InMux                        259             35197  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_8_7_1/in1                  LogicCell40_SEQ_MODE_0000      0             35197  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_8_7_1/carryout             LogicCell40_SEQ_MODE_0000    259             35457  -26558  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI5QPME1_LC_8_7_2/carryin            LogicCell40_SEQ_MODE_0000      0             35457  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI5QPME1_LC_8_7_2/carryout           LogicCell40_SEQ_MODE_0000    126             35583  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/carryin                  LogicCell40_SEQ_MODE_0000      0             35583  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/carryout                 LogicCell40_SEQ_MODE_0000    126             35709  -26558  RISE       1
I__3742/I                                                                           InMux                          0             35709  -26558  RISE       1
I__3742/O                                                                           InMux                        259             35969  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNINBIHR1_LC_8_7_4/in3                LogicCell40_SEQ_MODE_0000      0             35969  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNINBIHR1_LC_8_7_4/lcout              LogicCell40_SEQ_MODE_0000    316             36284  -26558  RISE       5
I__3736/I                                                                           LocalMux                       0             36284  -26558  RISE       1
I__3736/O                                                                           LocalMux                     330             36614  -26558  RISE       1
I__3738/I                                                                           InMux                          0             36614  -26558  RISE       1
I__3738/O                                                                           InMux                        259             36874  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIJT9MA3_LC_7_8_0/in0                LogicCell40_SEQ_MODE_0000      0             36874  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIJT9MA3_LC_7_8_0/lcout              LogicCell40_SEQ_MODE_0000    449             37322  -26558  RISE       1
I__3132/I                                                                           LocalMux                       0             37322  -26558  RISE       1
I__3132/O                                                                           LocalMux                     330             37652  -26558  RISE       1
I__3133/I                                                                           InMux                          0             37652  -26558  RISE       1
I__3133/O                                                                           InMux                        259             37912  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI707PA3_LC_6_9_1/in1       LogicCell40_SEQ_MODE_0000      0             37912  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI707PA3_LC_6_9_1/carryout  LogicCell40_SEQ_MODE_0000    259             38171  -26558  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI828PA3_LC_6_9_2/carryin   LogicCell40_SEQ_MODE_0000      0             38171  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI828PA3_LC_6_9_2/carryout  LogicCell40_SEQ_MODE_0000    126             38297  -26558  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_6_9_3/carryin   LogicCell40_SEQ_MODE_0000      0             38297  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_6_9_3/carryout  LogicCell40_SEQ_MODE_0000    126             38423  -26558  RISE       1
I__2551/I                                                                           InMux                          0             38423  -26558  RISE       1
I__2551/O                                                                           InMux                        259             38683  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_6_9_4/in3       LogicCell40_SEQ_MODE_0000      0             38683  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_6_9_4/lcout     LogicCell40_SEQ_MODE_0000    316             38999  -26558  RISE       2
I__2673/I                                                                           LocalMux                       0             38999  -26558  RISE       1
I__2673/O                                                                           LocalMux                     330             39328  -26558  RISE       1
I__2674/I                                                                           InMux                          0             39328  -26558  RISE       1
I__2674/O                                                                           InMux                        259             39588  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0             39588  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    316             39903  -26558  RISE       3
I__2668/I                                                                           LocalMux                       0             39903  -26558  RISE       1
I__2668/O                                                                           LocalMux                     330             40233  -26558  RISE       1
I__2669/I                                                                           InMux                          0             40233  -26558  RISE       1
I__2669/O                                                                           InMux                        259             40492  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/in3            LogicCell40_SEQ_MODE_0000      0             40492  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/lcout          LogicCell40_SEQ_MODE_0000    316             40808  -26558  RISE       1
I__2679/I                                                                           LocalMux                       0             40808  -26558  RISE       1
I__2679/O                                                                           LocalMux                     330             41138  -26558  RISE       1
I__2680/I                                                                           InMux                          0             41138  -26558  RISE       1
I__2680/O                                                                           InMux                        259             41397  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/in1            LogicCell40_SEQ_MODE_0000      0             41397  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/carryout       LogicCell40_SEQ_MODE_0000    259             41657  -26558  RISE       1
I__2676/I                                                                           InMux                          0             41657  -26558  RISE       1
I__2676/O                                                                           InMux                        259             41916  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNILUG5B3_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0             41916  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNILUG5B3_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    316             42232  -26558  RISE       8
I__3230/I                                                                           LocalMux                       0             42232  -26558  RISE       1
I__3230/O                                                                           LocalMux                     330             42561  -26558  RISE       1
I__3236/I                                                                           InMux                          0             42561  -26558  RISE       1
I__3236/O                                                                           InMux                        259             42821  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNI5D2AEA_LC_7_9_1/in0       LogicCell40_SEQ_MODE_0000      0             42821  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNI5D2AEA_LC_7_9_1/lcout     LogicCell40_SEQ_MODE_0000    449             43270  -26558  RISE       2
I__3804/I                                                                           LocalMux                       0             43270  -26558  RISE       1
I__3804/O                                                                           LocalMux                     330             43599  -26558  RISE       1
I__3806/I                                                                           InMux                          0             43599  -26558  RISE       1
I__3806/O                                                                           InMux                        259             43859  -26558  RISE       1
un113_pixel_4_0_15__font_un61_pixel_LC_7_8_3/in0                                    LogicCell40_SEQ_MODE_0000      0             43859  -26558  RISE       1
un113_pixel_4_0_15__font_un61_pixel_LC_7_8_3/ltout                                  LogicCell40_SEQ_MODE_0000    386             44245  -26558  FALL       1
I__3173/I                                                                           CascadeMux                     0             44245  -26558  FALL       1
I__3173/O                                                                           CascadeMux                     0             44245  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_1_LC_7_8_4/in2                             LogicCell40_SEQ_MODE_0000      0             44245  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_1_LC_7_8_4/lcout                           LogicCell40_SEQ_MODE_0000    379             44623  -26558  RISE       1
I__3802/I                                                                           LocalMux                       0             44623  -26558  RISE       1
I__3802/O                                                                           LocalMux                     330             44953  -26558  RISE       1
I__3803/I                                                                           InMux                          0             44953  -26558  RISE       1
I__3803/O                                                                           InMux                        259             45213  -26558  RISE       1
un113_pixel_4_0_15__font_un125_pixel_m_6_3_LC_8_9_3/in1                             LogicCell40_SEQ_MODE_0000      0             45213  -26558  RISE       1
un113_pixel_4_0_15__font_un125_pixel_m_6_3_LC_8_9_3/ltout                           LogicCell40_SEQ_MODE_0000    379             45591  -26558  FALL       1
I__3793/I                                                                           CascadeMux                     0             45591  -26558  FALL       1
I__3793/O                                                                           CascadeMux                     0             45591  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_LC_8_9_4/in2                               LogicCell40_SEQ_MODE_0000      0             45591  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_LC_8_9_4/lcout                             LogicCell40_SEQ_MODE_0000    379             45970  -26558  RISE       2
I__3746/I                                                                           LocalMux                       0             45970  -26558  RISE       1
I__3746/O                                                                           LocalMux                     330             46300  -26558  RISE       1
I__3747/I                                                                           InMux                          0             46300  -26558  RISE       1
I__3747/O                                                                           InMux                        259             46559  -26558  RISE       1
un113_pixel_4_0_15__g0_0_2_LC_8_9_1/in3                                             LogicCell40_SEQ_MODE_0000      0             46559  -26558  RISE       1
un113_pixel_4_0_15__g0_0_2_LC_8_9_1/lcout                                           LogicCell40_SEQ_MODE_0000    316             46875  -26558  RISE       1
I__3834/I                                                                           LocalMux                       0             46875  -26558  RISE       1
I__3834/O                                                                           LocalMux                     330             47204  -26558  RISE       1
I__3835/I                                                                           InMux                          0             47204  -26558  RISE       1
I__3835/O                                                                           InMux                        259             47464  -26558  RISE       1
un113_pixel_4_0_15__g0_1_LC_8_10_5/in0                                              LogicCell40_SEQ_MODE_0000      0             47464  -26558  RISE       1
un113_pixel_4_0_15__g0_1_LC_8_10_5/ltout                                            LogicCell40_SEQ_MODE_0000    386             47850  -26558  FALL       1
I__3827/I                                                                           CascadeMux                     0             47850  -26558  FALL       1
I__3827/O                                                                           CascadeMux                     0             47850  -26558  FALL       1
un113_pixel_4_0_15__g0_LC_8_10_6/in2                                                LogicCell40_SEQ_MODE_0000      0             47850  -26558  FALL       1
un113_pixel_4_0_15__g0_LC_8_10_6/lcout                                              LogicCell40_SEQ_MODE_0000    379             48228  -26558  RISE       1
I__4560/I                                                                           LocalMux                       0             48228  -26558  RISE       1
I__4560/O                                                                           LocalMux                     330             48558  -26558  RISE       1
I__4561/I                                                                           InMux                          0             48558  -26558  RISE       1
I__4561/O                                                                           InMux                        259             48817  -26558  RISE       1
PixelZ0_LC_9_9_0/in3                                                                LogicCell40_SEQ_MODE_1000      0             48817  -26558  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__4165/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4165/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4166/I                                                             GlobalMux                               0              1918  RISE       1
I__4166/O                                                             GlobalMux                             154              2073  RISE       1
I__4171/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__4171/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__4197/I                                                             LocalMux                                0              2522  RISE       1
I__4197/O                                                             LocalMux                              330              2851  RISE       1
I__4199/I                                                             InMux                                   0              2851  RISE       1
I__4199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                   LogicCell40_SEQ_MODE_0000             316              3426  RISE       1
I__1361/I                                                             Odrv4                                   0              3426  RISE       1
I__1361/O                                                             Odrv4                                 351              3777  RISE       1
I__1362/I                                                             Span4Mux_v                              0              3777  RISE       1
I__1362/O                                                             Span4Mux_v                            351              4128  RISE       1
I__1363/I                                                             Span4Mux_s3_h                           0              4128  RISE       1
I__1363/O                                                             Span4Mux_s3_h                         231              4359  RISE       1
I__1364/I                                                             LocalMux                                0              4359  RISE       1
I__1364/O                                                             LocalMux                              330              4689  RISE       1
I__1365/I                                                             IoInMux                                 0              4689  RISE       1
I__1365/O                                                             IoInMux                               259              4948  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4948  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7571  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7571  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__850/I                                                              Odrv4                                   0              7571  RISE       1
I__850/O                                                              Odrv4                                 351              7922  RISE       1
I__851/I                                                              IoSpan4Mux                              0              7922  RISE       1
I__851/O                                                              IoSpan4Mux                            288              8210  RISE       1
I__852/I                                                              IoSpan4Mux                              0              8210  RISE       1
I__852/O                                                              IoSpan4Mux                            288              8497  RISE       1
I__853/I                                                              IoSpan4Mux                              0              8497  RISE       1
I__853/O                                                              IoSpan4Mux                            288              8785  RISE       1
I__854/I                                                              LocalMux                                0              8785  RISE       1
I__854/O                                                              LocalMux                              330              9114  RISE       1
I__855/I                                                              IoInMux                                 0              9114  RISE       1
I__855/O                                                              IoInMux                               259              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              9991  RISE      24
I__4544/I                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4544/O                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4545/I                                                             GlobalMux                               0              9991  RISE       1
I__4545/O                                                             GlobalMux                             154             10145  RISE       1
I__4548/I                                                             ClkMux                                  0             10145  RISE       1
I__4548/O                                                             ClkMux                                309             10454  RISE       1
PixelZ0_LC_9_9_0/clk                                                  LogicCell40_SEQ_MODE_1000               0             10454  RISE       1


===================================================================== 
4.2::Critical Path Report for SimpleVGA|Clock12MHz
**************************************************
Clock: SimpleVGA|Clock12MHz
Frequency: 98.00 MHz | Target: 19.77 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_1_13_5/lcout
Path End         : voltage_0_0_LC_8_5_0/in1
Capture Clock    : voltage_0_0_LC_8_5_0/clk
Setup Constraint : 50580p
Path slack       : 40375p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   50580
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                             -400
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          52562

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       9265
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          12186
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__4165/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__4165/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__4166/I                                                GlobalMux                      0              1918  RISE       1
I__4166/O                                                GlobalMux                    154              2073  RISE       1
I__4172/I                                                ClkMux                         0              2073  RISE       1
I__4172/O                                                ClkMux                       309              2381  RISE       1
counter_1_LC_1_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_1_13_5/lcout              LogicCell40_SEQ_MODE_1000    540              2921  40375  RISE      51
I__2716/I                              Odrv4                          0              2921  40375  RISE       1
I__2716/O                              Odrv4                        351              3272  40375  RISE       1
I__2727/I                              Span4Mux_h                     0              3272  40375  RISE       1
I__2727/O                              Span4Mux_h                   302              3574  40375  RISE       1
I__2748/I                              LocalMux                       0              3574  40375  RISE       1
I__2748/O                              LocalMux                     330              3903  40375  RISE       1
I__2777/I                              InMux                          0              3903  40375  RISE       1
I__2777/O                              InMux                        259              4163  40375  RISE       1
voltage_1_RNI359O_2_LC_2_9_7/in3       LogicCell40_SEQ_MODE_0000      0              4163  40375  RISE       1
voltage_1_RNI359O_2_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_0000    316              4478  40375  RISE       4
I__2698/I                              Odrv4                          0              4478  40375  RISE       1
I__2698/O                              Odrv4                        351              4829  40375  RISE       1
I__2701/I                              Span4Mux_h                     0              4829  40375  RISE       1
I__2701/O                              Span4Mux_h                   302              5131  40375  RISE       1
I__2705/I                              LocalMux                       0              5131  40375  RISE       1
I__2705/O                              LocalMux                     330              5460  40375  RISE       1
I__2708/I                              InMux                          0              5460  40375  RISE       1
I__2708/O                              InMux                        259              5720  40375  RISE       1
un42_cry_2_c_RNO_LC_6_11_5/in3         LogicCell40_SEQ_MODE_0000      0              5720  40375  RISE       1
un42_cry_2_c_RNO_LC_6_11_5/lcout       LogicCell40_SEQ_MODE_0000    316              6035  40375  RISE       1
I__2694/I                              Odrv4                          0              6035  40375  RISE       1
I__2694/O                              Odrv4                        351              6386  40375  RISE       1
I__2695/I                              LocalMux                       0              6386  40375  RISE       1
I__2695/O                              LocalMux                     330              6716  40375  RISE       1
I__2696/I                              InMux                          0              6716  40375  RISE       1
I__2696/O                              InMux                        259              6975  40375  RISE       1
I__2697/I                              CascadeMux                     0              6975  40375  RISE       1
I__2697/O                              CascadeMux                     0              6975  40375  RISE       1
un42_cry_2_c_LC_5_11_1/in2             LogicCell40_SEQ_MODE_0000      0              6975  40375  RISE       1
un42_cry_2_c_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_0000    231              7207  40375  RISE       1
un42_cry_3_c_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_0000      0              7207  40375  RISE       1
un42_cry_3_c_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_0000    126              7333  40375  RISE       1
I__1986/I                              InMux                          0              7333  40375  RISE       1
I__1986/O                              InMux                        259              7592  40375  RISE       1
un42_cry_3_c_RNIMRT41_LC_5_11_3/in3    LogicCell40_SEQ_MODE_0000      0              7592  40375  RISE       1
un42_cry_3_c_RNIMRT41_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    316              7908  40375  RISE       5
I__1974/I                              Odrv12                         0              7908  40375  RISE       1
I__1974/O                              Odrv12                       491              8399  40375  RISE       1
I__1977/I                              LocalMux                       0              8399  40375  RISE       1
I__1977/O                              LocalMux                     330              8729  40375  RISE       1
I__1981/I                              InMux                          0              8729  40375  RISE       1
I__1981/O                              InMux                        259              8988  40375  RISE       1
counter_RNI2ACM1_0_LC_1_11_3/in3       LogicCell40_SEQ_MODE_0000      0              8988  40375  RISE       1
counter_RNI2ACM1_0_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_0000    316              9304  40375  RISE       7
I__1515/I                              LocalMux                       0              9304  40375  RISE       1
I__1515/O                              LocalMux                     330              9633  40375  RISE       1
I__1519/I                              InMux                          0              9633  40375  RISE       1
I__1519/O                              InMux                        259              9893  40375  RISE       1
voltage_0_RNO_1_0_LC_2_10_5/in1        LogicCell40_SEQ_MODE_0000      0              9893  40375  RISE       1
voltage_0_RNO_1_0_LC_2_10_5/lcout      LogicCell40_SEQ_MODE_0000    400             10293  40375  RISE       1
I__3533/I                              Odrv4                          0             10293  40375  RISE       1
I__3533/O                              Odrv4                        351             10643  40375  RISE       1
I__3534/I                              Span4Mux_h                     0             10643  40375  RISE       1
I__3534/O                              Span4Mux_h                   302             10945  40375  RISE       1
I__3535/I                              Span4Mux_v                     0             10945  40375  RISE       1
I__3535/O                              Span4Mux_v                   351             11295  40375  RISE       1
I__3536/I                              Span4Mux_h                     0             11295  40375  RISE       1
I__3536/O                              Span4Mux_h                   302             11597  40375  RISE       1
I__3537/I                              LocalMux                       0             11597  40375  RISE       1
I__3537/O                              LocalMux                     330             11927  40375  RISE       1
I__3538/I                              InMux                          0             11927  40375  RISE       1
I__3538/O                              InMux                        259             12186  40375  RISE       1
voltage_0_0_LC_8_5_0/in1               LogicCell40_SEQ_MODE_1000      0             12186  40375  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__4165/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__4165/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__4166/I                                                GlobalMux                      0              1918  RISE       1
I__4166/O                                                GlobalMux                    154              2073  RISE       1
I__4192/I                                                ClkMux                         0              2073  RISE       1
I__4192/O                                                ClkMux                       309              2381  RISE       1
voltage_0_0_LC_8_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. SimpleVGA|Clock12MHz:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_1_13_5/lcout
Path End         : voltage_0_0_LC_8_5_0/in1
Capture Clock    : voltage_0_0_LC_8_5_0/clk
Setup Constraint : 50580p
Path slack       : 40375p

Capture Clock Arrival Time (SimpleVGA|Clock12MHz:R#2)   50580
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               2381
- Setup Time                                             -400
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          52562

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               2381
+ Clock To Q                                             540
+ Data Path Delay                                       9265
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          12186
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__4165/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__4165/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__4166/I                                                GlobalMux                      0              1918  RISE       1
I__4166/O                                                GlobalMux                    154              2073  RISE       1
I__4172/I                                                ClkMux                         0              2073  RISE       1
I__4172/O                                                ClkMux                       309              2381  RISE       1
counter_1_LC_1_13_5/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_1_13_5/lcout              LogicCell40_SEQ_MODE_1000    540              2921  40375  RISE      51
I__2716/I                              Odrv4                          0              2921  40375  RISE       1
I__2716/O                              Odrv4                        351              3272  40375  RISE       1
I__2727/I                              Span4Mux_h                     0              3272  40375  RISE       1
I__2727/O                              Span4Mux_h                   302              3574  40375  RISE       1
I__2748/I                              LocalMux                       0              3574  40375  RISE       1
I__2748/O                              LocalMux                     330              3903  40375  RISE       1
I__2777/I                              InMux                          0              3903  40375  RISE       1
I__2777/O                              InMux                        259              4163  40375  RISE       1
voltage_1_RNI359O_2_LC_2_9_7/in3       LogicCell40_SEQ_MODE_0000      0              4163  40375  RISE       1
voltage_1_RNI359O_2_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_0000    316              4478  40375  RISE       4
I__2698/I                              Odrv4                          0              4478  40375  RISE       1
I__2698/O                              Odrv4                        351              4829  40375  RISE       1
I__2701/I                              Span4Mux_h                     0              4829  40375  RISE       1
I__2701/O                              Span4Mux_h                   302              5131  40375  RISE       1
I__2705/I                              LocalMux                       0              5131  40375  RISE       1
I__2705/O                              LocalMux                     330              5460  40375  RISE       1
I__2708/I                              InMux                          0              5460  40375  RISE       1
I__2708/O                              InMux                        259              5720  40375  RISE       1
un42_cry_2_c_RNO_LC_6_11_5/in3         LogicCell40_SEQ_MODE_0000      0              5720  40375  RISE       1
un42_cry_2_c_RNO_LC_6_11_5/lcout       LogicCell40_SEQ_MODE_0000    316              6035  40375  RISE       1
I__2694/I                              Odrv4                          0              6035  40375  RISE       1
I__2694/O                              Odrv4                        351              6386  40375  RISE       1
I__2695/I                              LocalMux                       0              6386  40375  RISE       1
I__2695/O                              LocalMux                     330              6716  40375  RISE       1
I__2696/I                              InMux                          0              6716  40375  RISE       1
I__2696/O                              InMux                        259              6975  40375  RISE       1
I__2697/I                              CascadeMux                     0              6975  40375  RISE       1
I__2697/O                              CascadeMux                     0              6975  40375  RISE       1
un42_cry_2_c_LC_5_11_1/in2             LogicCell40_SEQ_MODE_0000      0              6975  40375  RISE       1
un42_cry_2_c_LC_5_11_1/carryout        LogicCell40_SEQ_MODE_0000    231              7207  40375  RISE       1
un42_cry_3_c_LC_5_11_2/carryin         LogicCell40_SEQ_MODE_0000      0              7207  40375  RISE       1
un42_cry_3_c_LC_5_11_2/carryout        LogicCell40_SEQ_MODE_0000    126              7333  40375  RISE       1
I__1986/I                              InMux                          0              7333  40375  RISE       1
I__1986/O                              InMux                        259              7592  40375  RISE       1
un42_cry_3_c_RNIMRT41_LC_5_11_3/in3    LogicCell40_SEQ_MODE_0000      0              7592  40375  RISE       1
un42_cry_3_c_RNIMRT41_LC_5_11_3/lcout  LogicCell40_SEQ_MODE_0000    316              7908  40375  RISE       5
I__1974/I                              Odrv12                         0              7908  40375  RISE       1
I__1974/O                              Odrv12                       491              8399  40375  RISE       1
I__1977/I                              LocalMux                       0              8399  40375  RISE       1
I__1977/O                              LocalMux                     330              8729  40375  RISE       1
I__1981/I                              InMux                          0              8729  40375  RISE       1
I__1981/O                              InMux                        259              8988  40375  RISE       1
counter_RNI2ACM1_0_LC_1_11_3/in3       LogicCell40_SEQ_MODE_0000      0              8988  40375  RISE       1
counter_RNI2ACM1_0_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_0000    316              9304  40375  RISE       7
I__1515/I                              LocalMux                       0              9304  40375  RISE       1
I__1515/O                              LocalMux                     330              9633  40375  RISE       1
I__1519/I                              InMux                          0              9633  40375  RISE       1
I__1519/O                              InMux                        259              9893  40375  RISE       1
voltage_0_RNO_1_0_LC_2_10_5/in1        LogicCell40_SEQ_MODE_0000      0              9893  40375  RISE       1
voltage_0_RNO_1_0_LC_2_10_5/lcout      LogicCell40_SEQ_MODE_0000    400             10293  40375  RISE       1
I__3533/I                              Odrv4                          0             10293  40375  RISE       1
I__3533/O                              Odrv4                        351             10643  40375  RISE       1
I__3534/I                              Span4Mux_h                     0             10643  40375  RISE       1
I__3534/O                              Span4Mux_h                   302             10945  40375  RISE       1
I__3535/I                              Span4Mux_v                     0             10945  40375  RISE       1
I__3535/O                              Span4Mux_v                   351             11295  40375  RISE       1
I__3536/I                              Span4Mux_h                     0             11295  40375  RISE       1
I__3536/O                              Span4Mux_h                   302             11597  40375  RISE       1
I__3537/I                              LocalMux                       0             11597  40375  RISE       1
I__3537/O                              LocalMux                     330             11927  40375  RISE       1
I__3538/I                              InMux                          0             11927  40375  RISE       1
I__3538/O                              InMux                        259             12186  40375  RISE       1
voltage_0_0_LC_8_5_0/in1               LogicCell40_SEQ_MODE_1000      0             12186  40375  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__4165/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__4165/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__4166/I                                                GlobalMux                      0              1918  RISE       1
I__4166/O                                                GlobalMux                    154              2073  RISE       1
I__4192/I                                                ClkMux                         0              2073  RISE       1
I__4192/O                                                ClkMux                       309              2381  RISE       1
voltage_0_0_LC_8_5_0/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


5.2::Critical Path Report for (SimpleVGA|Clock12MHz:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*******************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ScreenBuffer_0_10_0_LC_2_15_4/lcout
Path End         : PixelZ0_LC_9_9_0/in2
Capture Clock    : PixelZ0_LC_9_9_0/clk
Setup Constraint : 755p
Path slack       : -7233p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#22)   253655
+ Master Clock Source Latency                                           0
+ Capture Clock Path Delay                                          10454
- Setup Time                                                         -372
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     263737

Launch Clock Arrival Time (SimpleVGA|Clock12MHz:R#6)   252900
+ Launch Clock Source Latency                               0
+ Launch Clock Path Delay                                2381
+ Clock To Q                                              540
+ Data Path Delay                                       15149
----------------------------------------------------   ------ 
End-of-path arrival time (ps)                          270970
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock12MHz                                               SimpleVGA                      0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__4165/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__4165/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__4166/I                                                GlobalMux                      0              1918  RISE       1
I__4166/O                                                GlobalMux                    154              2073  RISE       1
I__4181/I                                                ClkMux                         0              2073  RISE       1
I__4181/O                                                ClkMux                       309              2381  RISE       1
ScreenBuffer_0_10_0_LC_2_15_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ScreenBuffer_0_10_0_LC_2_15_4/lcout                LogicCell40_SEQ_MODE_1000    540              2921  -7233  FALL       2
I__5434/I                                          Odrv4                          0              2921  -7233  FALL       1
I__5434/O                                          Odrv4                        372              3293  -7233  FALL       1
I__5436/I                                          Span4Mux_h                     0              3293  -7233  FALL       1
I__5436/O                                          Span4Mux_h                   316              3609  -7233  FALL       1
I__5438/I                                          Span4Mux_h                     0              3609  -7233  FALL       1
I__5438/O                                          Span4Mux_h                   316              3924  -7233  FALL       1
I__5439/I                                          Span4Mux_v                     0              3924  -7233  FALL       1
I__5439/O                                          Span4Mux_v                   372              4296  -7233  FALL       1
I__5440/I                                          LocalMux                       0              4296  -7233  FALL       1
I__5440/O                                          LocalMux                     309              4605  -7233  FALL       1
I__5441/I                                          InMux                          0              4605  -7233  FALL       1
I__5441/O                                          InMux                        217              4822  -7233  FALL       1
ScreenBuffer_0_10_RNIGDGIE9_0_LC_11_10_4/in3       LogicCell40_SEQ_MODE_0000      0              4822  -7233  FALL       1
ScreenBuffer_0_10_RNIGDGIE9_0_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_0000    316              5138  -7233  RISE       2
I__6140/I                                          LocalMux                       0              5138  -7233  RISE       1
I__6140/O                                          LocalMux                     330              5467  -7233  RISE       1
I__6141/I                                          InMux                          0              5467  -7233  RISE       1
I__6141/O                                          InMux                        259              5727  -7233  RISE       1
ScreenBuffer_0_10_RNIB0Q4B12_0_LC_12_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5727  -7233  RISE       1
ScreenBuffer_0_10_RNIB0Q4B12_0_LC_12_10_0/lcout    LogicCell40_SEQ_MODE_0000    316              6042  -7233  RISE       1
I__6127/I                                          LocalMux                       0              6042  -7233  RISE       1
I__6127/O                                          LocalMux                     330              6372  -7233  RISE       1
I__6128/I                                          InMux                          0              6372  -7233  RISE       1
I__6128/O                                          InMux                        259              6631  -7233  RISE       1
ScreenBuffer_1_0_e_0_RNI1J74DN_0_LC_12_10_2/in3    LogicCell40_SEQ_MODE_0000      0              6631  -7233  RISE       1
ScreenBuffer_1_0_e_0_RNI1J74DN_0_LC_12_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              6947  -7233  RISE       1
I__6067/I                                          LocalMux                       0              6947  -7233  RISE       1
I__6067/O                                          LocalMux                     330              7277  -7233  RISE       1
I__6068/I                                          InMux                          0              7277  -7233  RISE       1
I__6068/O                                          InMux                        259              7536  -7233  RISE       1
ScreenBuffer_1_0_e_0_RNI3EKU1A_0_LC_12_10_6/in3    LogicCell40_SEQ_MODE_0000      0              7536  -7233  RISE       1
ScreenBuffer_1_0_e_0_RNI3EKU1A_0_LC_12_10_6/lcout  LogicCell40_SEQ_MODE_0000    316              7852  -7233  RISE       5
I__6052/I                                          Odrv4                          0              7852  -7233  RISE       1
I__6052/O                                          Odrv4                        351              8202  -7233  RISE       1
I__6055/I                                          Span4Mux_h                     0              8202  -7233  RISE       1
I__6055/O                                          Span4Mux_h                   302              8504  -7233  RISE       1
I__6058/I                                          LocalMux                       0              8504  -7233  RISE       1
I__6058/O                                          LocalMux                     330              8834  -7233  RISE       1
I__6062/I                                          InMux                          0              8834  -7233  RISE       1
I__6062/O                                          InMux                        259              9093  -7233  RISE       1
un113_pixel_4_0_15__m1_LC_8_12_4/in3               LogicCell40_SEQ_MODE_0000      0              9093  -7233  RISE       1
un113_pixel_4_0_15__m1_LC_8_12_4/lcout             LogicCell40_SEQ_MODE_0000    316              9409  -7233  RISE       2
I__5607/I                                          Odrv4                          0              9409  -7233  RISE       1
I__5607/O                                          Odrv4                        351              9759  -7233  RISE       1
I__5609/I                                          LocalMux                       0              9759  -7233  RISE       1
I__5609/O                                          LocalMux                     330             10089  -7233  RISE       1
I__5611/I                                          InMux                          0             10089  -7233  RISE       1
I__5611/O                                          InMux                        259             10349  -7233  RISE       1
beamY_RNIJIDRG11_0_0_LC_9_10_0/in1                 LogicCell40_SEQ_MODE_0000      0             10349  -7233  RISE       1
beamY_RNIJIDRG11_0_0_LC_9_10_0/lcout               LogicCell40_SEQ_MODE_0000    400             10748  -7233  RISE       1
I__5598/I                                          Odrv4                          0             10748  -7233  RISE       1
I__5598/O                                          Odrv4                        351             11099  -7233  RISE       1
I__5599/I                                          Span4Mux_s2_h                  0             11099  -7233  RISE       1
I__5599/O                                          Span4Mux_s2_h                203             11302  -7233  RISE       1
I__5600/I                                          LocalMux                       0             11302  -7233  RISE       1
I__5600/O                                          LocalMux                     330             11632  -7233  RISE       1
I__5601/I                                          InMux                          0             11632  -7233  RISE       1
I__5601/O                                          InMux                        259             11892  -7233  RISE       1
beamY_RNIRG0LHO1_0_LC_11_12_2/in3                  LogicCell40_SEQ_MODE_0000      0             11892  -7233  RISE       1
beamY_RNIRG0LHO1_0_LC_11_12_2/ltout                LogicCell40_SEQ_MODE_0000    274             12165  -7233  FALL       1
I__5597/I                                          CascadeMux                     0             12165  -7233  FALL       1
I__5597/O                                          CascadeMux                     0             12165  -7233  FALL       1
un113_pixel_7_1_7__g0_2_x0_LC_11_12_3/in2          LogicCell40_SEQ_MODE_0000      0             12165  -7233  FALL       1
un113_pixel_7_1_7__g0_2_x0_LC_11_12_3/lcout        LogicCell40_SEQ_MODE_0000    379             12544  -7233  RISE       1
I__5540/I                                          LocalMux                       0             12544  -7233  RISE       1
I__5540/O                                          LocalMux                     330             12873  -7233  RISE       1
I__5541/I                                          InMux                          0             12873  -7233  RISE       1
I__5541/O                                          InMux                        259             13133  -7233  RISE       1
un113_pixel_7_1_7__g0_2_ns_LC_11_12_5/in3          LogicCell40_SEQ_MODE_0000      0             13133  -7233  RISE       1
un113_pixel_7_1_7__g0_2_ns_LC_11_12_5/lcout        LogicCell40_SEQ_MODE_0000    316             13449  -7233  RISE       2
I__5537/I                                          LocalMux                       0             13449  -7233  RISE       1
I__5537/O                                          LocalMux                     330             13778  -7233  RISE       1
I__5538/I                                          InMux                          0             13778  -7233  RISE       1
I__5538/O                                          InMux                        259             14038  -7233  RISE       1
un113_pixel_4_0_15__g0_16_x1_LC_11_11_4/in3        LogicCell40_SEQ_MODE_0000      0             14038  -7233  RISE       1
un113_pixel_4_0_15__g0_16_x1_LC_11_11_4/lcout      LogicCell40_SEQ_MODE_0000    316             14353  -7233  RISE       1
I__5620/I                                          LocalMux                       0             14353  -7233  RISE       1
I__5620/O                                          LocalMux                     330             14683  -7233  RISE       1
I__5621/I                                          InMux                          0             14683  -7233  RISE       1
I__5621/O                                          InMux                        259             14942  -7233  RISE       1
un113_pixel_4_0_15__g0_16_ns_LC_11_11_6/in3        LogicCell40_SEQ_MODE_0000      0             14942  -7233  RISE       1
un113_pixel_4_0_15__g0_16_ns_LC_11_11_6/lcout      LogicCell40_SEQ_MODE_0000    316             15258  -7233  RISE       1
I__5617/I                                          Odrv4                          0             15258  -7233  RISE       1
I__5617/O                                          Odrv4                        351             15609  -7233  RISE       1
I__5618/I                                          LocalMux                       0             15609  -7233  RISE       1
I__5618/O                                          LocalMux                     330             15938  -7233  RISE       1
I__5619/I                                          InMux                          0             15938  -7233  RISE       1
I__5619/O                                          InMux                        259             16198  -7233  RISE       1
un113_pixel_4_0_15__g0_10_LC_9_11_0/in3            LogicCell40_SEQ_MODE_0000      0             16198  -7233  RISE       1
un113_pixel_4_0_15__g0_10_LC_9_11_0/lcout          LogicCell40_SEQ_MODE_0000    316             16513  -7233  RISE       1
I__4568/I                                          LocalMux                       0             16513  -7233  RISE       1
I__4568/O                                          LocalMux                     330             16843  -7233  RISE       1
I__4569/I                                          InMux                          0             16843  -7233  RISE       1
I__4569/O                                          InMux                        259             17103  -7233  RISE       1
I__4570/I                                          CascadeMux                     0             17103  -7233  RISE       1
I__4570/O                                          CascadeMux                     0             17103  -7233  RISE       1
un113_pixel_4_0_15__g0_4_LC_9_10_1/in2             LogicCell40_SEQ_MODE_0000      0             17103  -7233  RISE       1
un113_pixel_4_0_15__g0_4_LC_9_10_1/lcout           LogicCell40_SEQ_MODE_0000    379             17481  -7233  RISE       1
I__4626/I                                          LocalMux                       0             17481  -7233  RISE       1
I__4626/O                                          LocalMux                     330             17811  -7233  RISE       1
I__4627/I                                          InMux                          0             17811  -7233  RISE       1
I__4627/O                                          InMux                        259             18070  -7233  RISE       1
I__4628/I                                          CascadeMux                     0             18070  -7233  RISE       1
I__4628/O                                          CascadeMux                     0             18070  -7233  RISE       1
PixelZ0_LC_9_9_0/in2                               LogicCell40_SEQ_MODE_1000      0             18070  -7233  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__4165/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4165/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4166/I                                                             GlobalMux                               0              1918  RISE       1
I__4166/O                                                             GlobalMux                             154              2073  RISE       1
I__4171/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__4171/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__4197/I                                                             LocalMux                                0              2522  RISE       1
I__4197/O                                                             LocalMux                              330              2851  RISE       1
I__4199/I                                                             InMux                                   0              2851  RISE       1
I__4199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                   LogicCell40_SEQ_MODE_0000             316              3426  RISE       1
I__1361/I                                                             Odrv4                                   0              3426  RISE       1
I__1361/O                                                             Odrv4                                 351              3777  RISE       1
I__1362/I                                                             Span4Mux_v                              0              3777  RISE       1
I__1362/O                                                             Span4Mux_v                            351              4128  RISE       1
I__1363/I                                                             Span4Mux_s3_h                           0              4128  RISE       1
I__1363/O                                                             Span4Mux_s3_h                         231              4359  RISE       1
I__1364/I                                                             LocalMux                                0              4359  RISE       1
I__1364/O                                                             LocalMux                              330              4689  RISE       1
I__1365/I                                                             IoInMux                                 0              4689  RISE       1
I__1365/O                                                             IoInMux                               259              4948  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4948  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7571  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7571  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__850/I                                                              Odrv4                                   0              7571  RISE       1
I__850/O                                                              Odrv4                                 351              7922  RISE       1
I__851/I                                                              IoSpan4Mux                              0              7922  RISE       1
I__851/O                                                              IoSpan4Mux                            288              8210  RISE       1
I__852/I                                                              IoSpan4Mux                              0              8210  RISE       1
I__852/O                                                              IoSpan4Mux                            288              8497  RISE       1
I__853/I                                                              IoSpan4Mux                              0              8497  RISE       1
I__853/O                                                              IoSpan4Mux                            288              8785  RISE       1
I__854/I                                                              LocalMux                                0              8785  RISE       1
I__854/O                                                              LocalMux                              330              9114  RISE       1
I__855/I                                                              IoInMux                                 0              9114  RISE       1
I__855/O                                                              IoInMux                               259              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              9991  RISE      24
I__4544/I                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4544/O                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4545/I                                                             GlobalMux                               0              9991  RISE       1
I__4545/O                                                             GlobalMux                             154             10145  RISE       1
I__4548/I                                                             ClkMux                                  0             10145  RISE       1
I__4548/O                                                             ClkMux                                309             10454  RISE       1
PixelZ0_LC_9_9_0/clk                                                  LogicCell40_SEQ_MODE_1000               0             10454  RISE       1


5.3::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_6_3_5/lcout
Path End         : PixelZ0_LC_9_9_0/in3
Capture Clock    : PixelZ0_LC_9_9_0/clk
Setup Constraint : 12079p
Path slack       : -26558p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)   12079
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                        10454
- Setup Time                                                       -274
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    22259

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                        10454
+ Clock To Q                                                       540
+ Data Path Delay                                                37823
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    48817
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__4165/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4165/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4166/I                                                             GlobalMux                               0              1918  RISE       1
I__4166/O                                                             GlobalMux                             154              2073  RISE       1
I__4171/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__4171/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__4197/I                                                             LocalMux                                0              2522  RISE       1
I__4197/O                                                             LocalMux                              330              2851  RISE       1
I__4199/I                                                             InMux                                   0              2851  RISE       1
I__4199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                   LogicCell40_SEQ_MODE_0000             316              3426  RISE       1
I__1361/I                                                             Odrv4                                   0              3426  RISE       1
I__1361/O                                                             Odrv4                                 351              3777  RISE       1
I__1362/I                                                             Span4Mux_v                              0              3777  RISE       1
I__1362/O                                                             Span4Mux_v                            351              4128  RISE       1
I__1363/I                                                             Span4Mux_s3_h                           0              4128  RISE       1
I__1363/O                                                             Span4Mux_s3_h                         231              4359  RISE       1
I__1364/I                                                             LocalMux                                0              4359  RISE       1
I__1364/O                                                             LocalMux                              330              4689  RISE       1
I__1365/I                                                             IoInMux                                 0              4689  RISE       1
I__1365/O                                                             IoInMux                               259              4948  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4948  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7571  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7571  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__850/I                                                              Odrv4                                   0              7571  RISE       1
I__850/O                                                              Odrv4                                 351              7922  RISE       1
I__851/I                                                              IoSpan4Mux                              0              7922  RISE       1
I__851/O                                                              IoSpan4Mux                            288              8210  RISE       1
I__852/I                                                              IoSpan4Mux                              0              8210  RISE       1
I__852/O                                                              IoSpan4Mux                            288              8497  RISE       1
I__853/I                                                              IoSpan4Mux                              0              8497  RISE       1
I__853/O                                                              IoSpan4Mux                            288              8785  RISE       1
I__854/I                                                              LocalMux                                0              8785  RISE       1
I__854/O                                                              LocalMux                              330              9114  RISE       1
I__855/I                                                              IoInMux                                 0              9114  RISE       1
I__855/O                                                              IoInMux                               259              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              9991  RISE      24
I__4544/I                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4544/O                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4545/I                                                             GlobalMux                               0              9991  RISE       1
I__4545/O                                                             GlobalMux                             154             10145  RISE       1
I__4553/I                                                             ClkMux                                  0             10145  RISE       1
I__4553/O                                                             ClkMux                                309             10454  RISE       1
beamX_0_LC_6_3_5/clk                                                  LogicCell40_SEQ_MODE_1000               0             10454  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_6_3_5/lcout                                                              LogicCell40_SEQ_MODE_1000    540             10994  -26558  RISE      12
I__3749/I                                                                           Odrv4                          0             10994  -26558  RISE       1
I__3749/O                                                                           Odrv4                        351             11345  -26558  RISE       1
I__3756/I                                                                           LocalMux                       0             11345  -26558  RISE       1
I__3756/O                                                                           LocalMux                     330             11674  -26558  RISE       1
I__3764/I                                                                           InMux                          0             11674  -26558  RISE       1
I__3764/O                                                                           InMux                        259             11934  -26558  RISE       1
un5_visiblex_cry_0_c_LC_8_3_0/in1                                                   LogicCell40_SEQ_MODE_0000      0             11934  -26558  RISE       1
un5_visiblex_cry_0_c_LC_8_3_0/carryout                                              LogicCell40_SEQ_MODE_0000    259             12193  -26558  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_8_3_1/carryin                                       LogicCell40_SEQ_MODE_0000      0             12193  -26558  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_8_3_1/carryout                                      LogicCell40_SEQ_MODE_0000    126             12319  -26558  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_8_3_2/carryin                                       LogicCell40_SEQ_MODE_0000      0             12319  -26558  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_8_3_2/carryout                                      LogicCell40_SEQ_MODE_0000    126             12446  -26558  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_8_3_3/carryin                                       LogicCell40_SEQ_MODE_0000      0             12446  -26558  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_8_3_3/carryout                                      LogicCell40_SEQ_MODE_0000    126             12572  -26558  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_8_3_4/carryin                                       LogicCell40_SEQ_MODE_0000      0             12572  -26558  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_8_3_4/carryout                                      LogicCell40_SEQ_MODE_0000    126             12698  -26558  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_8_3_5/carryin                                       LogicCell40_SEQ_MODE_0000      0             12698  -26558  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_8_3_5/carryout                                      LogicCell40_SEQ_MODE_0000    126             12824  -26558  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_8_3_6/carryin                                       LogicCell40_SEQ_MODE_0000      0             12824  -26558  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_8_3_6/carryout                                      LogicCell40_SEQ_MODE_0000    126             12951  -26558  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_8_3_7/carryin                                       LogicCell40_SEQ_MODE_0000      0             12951  -26558  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_8_3_7/carryout                                      LogicCell40_SEQ_MODE_0000    126             13077  -26558  RISE       1
IN_MUX_bfv_8_4_0_/carryinitin                                                       ICE_CARRY_IN_MUX               0             13077  -26558  RISE       1
IN_MUX_bfv_8_4_0_/carryinitout                                                      ICE_CARRY_IN_MUX             196             13273  -26558  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_8_4_0/carryin                                       LogicCell40_SEQ_MODE_0000      0             13273  -26558  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_8_4_0/carryout                                      LogicCell40_SEQ_MODE_0000    126             13399  -26558  RISE       1
I__3637/I                                                                           InMux                          0             13399  -26558  RISE       1
I__3637/O                                                                           InMux                        259             13659  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_8_4_1/in3                                           LogicCell40_SEQ_MODE_0000      0             13659  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_8_4_1/lcout                                         LogicCell40_SEQ_MODE_0000    316             13975  -26558  RISE      26
I__4854/I                                                                           LocalMux                       0             13975  -26558  RISE       1
I__4854/O                                                                           LocalMux                     330             14304  -26558  RISE       1
I__4861/I                                                                           InMux                          0             14304  -26558  RISE       1
I__4861/O                                                                           InMux                        259             14564  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_0_LC_7_4_5/in3                                         LogicCell40_SEQ_MODE_0000      0             14564  -26558  RISE       1
un5_visiblex_cry_8_c_RNI1D62_0_LC_7_4_5/lcout                                       LogicCell40_SEQ_MODE_0000    316             14879  -26558  RISE       1
I__3095/I                                                                           LocalMux                       0             14879  -26558  RISE       1
I__3095/O                                                                           LocalMux                     330             15209  -26558  RISE       1
I__3096/I                                                                           InMux                          0             15209  -26558  RISE       1
I__3096/O                                                                           InMux                        259             15468  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_7_4_2/in1                  LogicCell40_SEQ_MODE_0000      0             15468  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_2_c_RNIH538_LC_7_4_2/carryout             LogicCell40_SEQ_MODE_0000    259             15728  -26558  RISE       2
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_7_4_3/carryin            LogicCell40_SEQ_MODE_0000      0             15728  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_7_4_3/carryout           LogicCell40_SEQ_MODE_0000    126             15854  -26558  RISE       1
I__3097/I                                                                           InMux                          0             15854  -26558  RISE       1
I__3097/O                                                                           InMux                        259             16114  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_7_4_4/in3                LogicCell40_SEQ_MODE_0000      0             16114  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_7_4_4/lcout              LogicCell40_SEQ_MODE_0000    316             16429  -26558  RISE       2
I__3116/I                                                                           LocalMux                       0             16429  -26558  RISE       1
I__3116/O                                                                           LocalMux                     330             16759  -26558  RISE       1
I__3117/I                                                                           InMux                          0             16759  -26558  RISE       1
I__3117/O                                                                           InMux                        259             17018  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_7_5_5/in3                  LogicCell40_SEQ_MODE_0000      0             17018  -26558  RISE       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_LC_7_5_5/ltout                LogicCell40_SEQ_MODE_0000    274             17292  -26558  FALL       1
I__3111/I                                                                           CascadeMux                     0             17292  -26558  FALL       1
I__3111/O                                                                           CascadeMux                     0             17292  -26558  FALL       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_5_6/in2                LogicCell40_SEQ_MODE_0000      0             17292  -26558  FALL       1
charx_if_generate_plus_mult1_un26_sum_cry_4_c_RNIISU5_0_LC_7_5_6/lcout              LogicCell40_SEQ_MODE_0000    379             17671  -26558  RISE       1
I__3109/I                                                                           LocalMux                       0             17671  -26558  RISE       1
I__3109/O                                                                           LocalMux                     330             18000  -26558  RISE       1
I__3110/I                                                                           InMux                          0             18000  -26558  RISE       1
I__3110/O                                                                           InMux                        259             18260  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_7_5_3/in1                 LogicCell40_SEQ_MODE_0000      0             18260  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_3_c_RNI6FGK1_LC_7_5_3/carryout            LogicCell40_SEQ_MODE_0000    259             18519  -26558  RISE       1
I__3119/I                                                                           InMux                          0             18519  -26558  RISE       1
I__3119/O                                                                           InMux                        259             18779  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_7_5_4/in3                  LogicCell40_SEQ_MODE_0000      0             18779  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_LC_7_5_4/lcout                LogicCell40_SEQ_MODE_0000    316             19094  -26558  RISE       3
I__3142/I                                                                           LocalMux                       0             19094  -26558  RISE       1
I__3142/O                                                                           LocalMux                     330             19424  -26558  RISE       1
I__3145/I                                                                           InMux                          0             19424  -26558  RISE       1
I__3145/O                                                                           InMux                        259             19684  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_7_6_7/in3                LogicCell40_SEQ_MODE_0000      0             19684  -26558  RISE       1
charx_if_generate_plus_mult1_un33_sum_cry_4_c_RNIK99Q_0_LC_7_6_7/lcout              LogicCell40_SEQ_MODE_0000    316             19999  -26558  RISE       2
I__3139/I                                                                           LocalMux                       0             19999  -26558  RISE       1
I__3139/O                                                                           LocalMux                     330             20329  -26558  RISE       1
I__3140/I                                                                           InMux                          0             20329  -26558  RISE       1
I__3140/O                                                                           InMux                        259             20588  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_7_6_1/in1                  LogicCell40_SEQ_MODE_0000      0             20588  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_1_c_RNISONU_LC_7_6_1/carryout             LogicCell40_SEQ_MODE_0000    259             20848  -26558  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_7_6_2/carryin             LogicCell40_SEQ_MODE_0000      0             20848  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_2_c_RNIUPRG1_LC_7_6_2/carryout            LogicCell40_SEQ_MODE_0000    126             20974  -26558  RISE       2
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_7_6_3/carryin             LogicCell40_SEQ_MODE_0000      0             20974  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_3_c_RNI5LOD3_LC_7_6_3/carryout            LogicCell40_SEQ_MODE_0000    126             21100  -26558  RISE       1
I__3150/I                                                                           InMux                          0             21100  -26558  RISE       1
I__3150/O                                                                           InMux                        259             21360  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_7_6_4/in3                 LogicCell40_SEQ_MODE_0000      0             21360  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_LC_7_6_4/lcout               LogicCell40_SEQ_MODE_0000    316             21675  -26558  RISE       4
I__5120/I                                                                           LocalMux                       0             21675  -26558  RISE       1
I__5120/O                                                                           LocalMux                     330             22005  -26558  RISE       1
I__5123/I                                                                           InMux                          0             22005  -26558  RISE       1
I__5123/O                                                                           InMux                        259             22264  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_8_6_5/in3               LogicCell40_SEQ_MODE_0000      0             22264  -26558  RISE       1
charx_if_generate_plus_mult1_un40_sum_cry_4_c_RNIKTTM1_0_LC_8_6_5/lcout             LogicCell40_SEQ_MODE_0000    316             22580  -26558  RISE       1
I__5002/I                                                                           Odrv4                          0             22580  -26558  RISE       1
I__5002/O                                                                           Odrv4                        351             22931  -26558  RISE       1
I__5003/I                                                                           LocalMux                       0             22931  -26558  RISE       1
I__5003/O                                                                           LocalMux                     330             23260  -26558  RISE       1
I__5004/I                                                                           InMux                          0             23260  -26558  RISE       1
I__5004/O                                                                           InMux                        259             23520  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_11_6_1/in1                LogicCell40_SEQ_MODE_0000      0             23520  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_1_c_RNI1URT1_LC_11_6_1/carryout           LogicCell40_SEQ_MODE_0000    259             23779  -26558  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_11_6_2/carryin            LogicCell40_SEQ_MODE_0000      0             23779  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_2_c_RNI3LHQ2_LC_11_6_2/carryout           LogicCell40_SEQ_MODE_0000    126             23906  -26558  RISE       2
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNIU99G8_LC_11_6_3/carryin            LogicCell40_SEQ_MODE_0000      0             23906  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_3_c_RNIU99G8_LC_11_6_3/carryout           LogicCell40_SEQ_MODE_0000    126             24032  -26558  RISE       1
I__5142/I                                                                           InMux                          0             24032  -26558  RISE       1
I__5142/O                                                                           InMux                        259             24291  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_11_6_4/in3                LogicCell40_SEQ_MODE_0000      0             24291  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_LC_11_6_4/lcout              LogicCell40_SEQ_MODE_0000    316             24607  -26558  RISE       3
I__5134/I                                                                           Odrv4                          0             24607  -26558  RISE       1
I__5134/O                                                                           Odrv4                        351             24958  -26558  RISE       1
I__5137/I                                                                           Span4Mux_h                     0             24958  -26558  RISE       1
I__5137/O                                                                           Span4Mux_h                   302             25259  -26558  RISE       1
I__5140/I                                                                           LocalMux                       0             25259  -26558  RISE       1
I__5140/O                                                                           LocalMux                     330             25589  -26558  RISE       1
I__5141/I                                                                           InMux                          0             25589  -26558  RISE       1
I__5141/O                                                                           InMux                        259             25848  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_0_LC_8_5_5/in3               LogicCell40_SEQ_MODE_0000      0             25848  -26558  RISE       1
charx_if_generate_plus_mult1_un47_sum_cry_4_c_RNIQNMI3_0_LC_8_5_5/lcout             LogicCell40_SEQ_MODE_0000    316             26164  -26558  RISE       2
I__5041/I                                                                           Odrv4                          0             26164  -26558  RISE       1
I__5041/O                                                                           Odrv4                        351             26515  -26558  RISE       1
I__5042/I                                                                           LocalMux                       0             26515  -26558  RISE       1
I__5042/O                                                                           LocalMux                     330             26844  -26558  RISE       1
I__5043/I                                                                           InMux                          0             26844  -26558  RISE       1
I__5043/O                                                                           InMux                        259             27104  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_1_c_RNI3UQV3_LC_11_5_1/in1                LogicCell40_SEQ_MODE_0000      0             27104  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_1_c_RNI3UQV3_LC_11_5_1/carryout           LogicCell40_SEQ_MODE_0000    259             27363  -26558  RISE       2
charx_if_generate_plus_mult1_un54_sum_cry_2_c_RNICTLR5_LC_11_5_2/carryin            LogicCell40_SEQ_MODE_0000      0             27363  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_2_c_RNICTLR5_LC_11_5_2/carryout           LogicCell40_SEQ_MODE_0000    126             27490  -26558  RISE       2
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI0CRJF_LC_11_5_3/carryin            LogicCell40_SEQ_MODE_0000      0             27490  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_3_c_RNI0CRJF_LC_11_5_3/carryout           LogicCell40_SEQ_MODE_0000    126             27616  -26558  RISE       1
I__5035/I                                                                           InMux                          0             27616  -26558  RISE       1
I__5035/O                                                                           InMux                        259             27875  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_LC_11_5_4/in3                LogicCell40_SEQ_MODE_0000      0             27875  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_LC_11_5_4/lcout              LogicCell40_SEQ_MODE_0000    316             28191  -26558  RISE       3
I__5027/I                                                                           Odrv4                          0             28191  -26558  RISE       1
I__5027/O                                                                           Odrv4                        351             28542  -26558  RISE       1
I__5029/I                                                                           LocalMux                       0             28542  -26558  RISE       1
I__5029/O                                                                           LocalMux                     330             28871  -26558  RISE       1
I__5032/I                                                                           InMux                          0             28871  -26558  RISE       1
I__5032/O                                                                           InMux                        259             29131  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_0_LC_9_5_6/in3               LogicCell40_SEQ_MODE_0000      0             29131  -26558  RISE       1
charx_if_generate_plus_mult1_un54_sum_cry_4_c_RNIHLER8_0_LC_9_5_6/lcout             LogicCell40_SEQ_MODE_0000    316             29446  -26558  RISE       2
I__4355/I                                                                           LocalMux                       0             29446  -26558  RISE       1
I__4355/O                                                                           LocalMux                     330             29776  -26558  RISE       1
I__4356/I                                                                           InMux                          0             29776  -26558  RISE       1
I__4356/O                                                                           InMux                        259             30035  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIM1PU8_LC_9_6_1/in1                 LogicCell40_SEQ_MODE_0000      0             30035  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_1_c_RNIM1PU8_LC_9_6_1/carryout            LogicCell40_SEQ_MODE_0000    259             30295  -26558  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI34KSC_LC_9_6_2/carryin             LogicCell40_SEQ_MODE_0000      0             30295  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_2_c_RNI34KSC_LC_9_6_2/carryout            LogicCell40_SEQ_MODE_0000    126             30421  -26558  RISE       2
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIU5ODU_LC_9_6_3/carryin             LogicCell40_SEQ_MODE_0000      0             30421  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_3_c_RNIU5ODU_LC_9_6_3/carryout            LogicCell40_SEQ_MODE_0000    126             30547  -26558  RISE       1
I__4353/I                                                                           InMux                          0             30547  -26558  RISE       1
I__4353/O                                                                           InMux                        259             30807  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_LC_9_6_4/in3                 LogicCell40_SEQ_MODE_0000      0             30807  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_LC_9_6_4/lcout               LogicCell40_SEQ_MODE_0000    316             31122  -26558  RISE       3
I__4404/I                                                                           LocalMux                       0             31122  -26558  RISE       1
I__4404/O                                                                           LocalMux                     330             31452  -26558  RISE       1
I__4407/I                                                                           InMux                          0             31452  -26558  RISE       1
I__4407/O                                                                           InMux                        259             31712  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_0_LC_9_7_7/in3               LogicCell40_SEQ_MODE_0000      0             31712  -26558  RISE       1
charx_if_generate_plus_mult1_un61_sum_cry_4_c_RNIH08LF_0_LC_9_7_7/lcout             LogicCell40_SEQ_MODE_0000    316             32027  -26558  RISE       2
I__4401/I                                                                           LocalMux                       0             32027  -26558  RISE       1
I__4401/O                                                                           LocalMux                     330             32357  -26558  RISE       1
I__4402/I                                                                           InMux                          0             32357  -26558  RISE       1
I__4402/O                                                                           InMux                        259             32616  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_1_c_RNIRT1RF_LC_9_7_1/in1                 LogicCell40_SEQ_MODE_0000      0             32616  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_1_c_RNIRT1RF_LC_9_7_1/carryout            LogicCell40_SEQ_MODE_0000    259             32876  -26558  RISE       2
charx_if_generate_plus_mult1_un68_sum_cry_2_c_RNIT6SNO_LC_9_7_2/carryin             LogicCell40_SEQ_MODE_0000      0             32876  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_2_c_RNIT6SNO_LC_9_7_2/carryout            LogicCell40_SEQ_MODE_0000    126             33002  -26558  RISE       2
charx_if_generate_plus_mult1_un68_sum_cry_3_c_RNI1QD7R1_LC_9_7_3/carryin            LogicCell40_SEQ_MODE_0000      0             33002  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_3_c_RNI1QD7R1_LC_9_7_3/carryout           LogicCell40_SEQ_MODE_0000    126             33128  -26558  RISE       1
I__4330/I                                                                           InMux                          0             33128  -26558  RISE       1
I__4330/O                                                                           InMux                        259             33388  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNIMELHU_LC_9_7_4/in3                 LogicCell40_SEQ_MODE_0000      0             33388  -26558  RISE       1
charx_if_generate_plus_mult1_un68_sum_cry_4_c_RNIMELHU_LC_9_7_4/lcout               LogicCell40_SEQ_MODE_0000    316             33703  -26558  RISE       3
I__4324/I                                                                           LocalMux                       0             33703  -26558  RISE       1
I__4324/O                                                                           LocalMux                     330             34033  -26558  RISE       1
I__4327/I                                                                           InMux                          0             34033  -26558  RISE       1
I__4327/O                                                                           InMux                        259             34293  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/in3                      LogicCell40_SEQ_MODE_0000      0             34293  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/lcout                    LogicCell40_SEQ_MODE_0000    316             34608  -26558  RISE       2
I__3743/I                                                                           LocalMux                       0             34608  -26558  RISE       1
I__3743/O                                                                           LocalMux                     330             34938  -26558  RISE       1
I__3744/I                                                                           InMux                          0             34938  -26558  RISE       1
I__3744/O                                                                           InMux                        259             35197  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_8_7_1/in1                  LogicCell40_SEQ_MODE_0000      0             35197  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_1_c_RNI630C_LC_8_7_1/carryout             LogicCell40_SEQ_MODE_0000    259             35457  -26558  RISE       2
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI5QPME1_LC_8_7_2/carryin            LogicCell40_SEQ_MODE_0000      0             35457  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNI5QPME1_LC_8_7_2/carryout           LogicCell40_SEQ_MODE_0000    126             35583  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/carryin                  LogicCell40_SEQ_MODE_0000      0             35583  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_7_3/carryout                 LogicCell40_SEQ_MODE_0000    126             35709  -26558  RISE       1
I__3742/I                                                                           InMux                          0             35709  -26558  RISE       1
I__3742/O                                                                           InMux                        259             35969  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNINBIHR1_LC_8_7_4/in3                LogicCell40_SEQ_MODE_0000      0             35969  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_4_c_RNINBIHR1_LC_8_7_4/lcout              LogicCell40_SEQ_MODE_0000    316             36284  -26558  RISE       5
I__3736/I                                                                           LocalMux                       0             36284  -26558  RISE       1
I__3736/O                                                                           LocalMux                     330             36614  -26558  RISE       1
I__3738/I                                                                           InMux                          0             36614  -26558  RISE       1
I__3738/O                                                                           InMux                        259             36874  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIJT9MA3_LC_7_8_0/in0                LogicCell40_SEQ_MODE_0000      0             36874  -26558  RISE       1
charx_if_generate_plus_mult1_un75_sum_cry_2_c_RNIJT9MA3_LC_7_8_0/lcout              LogicCell40_SEQ_MODE_0000    449             37322  -26558  RISE       1
I__3132/I                                                                           LocalMux                       0             37322  -26558  RISE       1
I__3132/O                                                                           LocalMux                     330             37652  -26558  RISE       1
I__3133/I                                                                           InMux                          0             37652  -26558  RISE       1
I__3133/O                                                                           InMux                        259             37912  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI707PA3_LC_6_9_1/in1       LogicCell40_SEQ_MODE_0000      0             37912  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_1_c_RNI707PA3_LC_6_9_1/carryout  LogicCell40_SEQ_MODE_0000    259             38171  -26558  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI828PA3_LC_6_9_2/carryin   LogicCell40_SEQ_MODE_0000      0             38171  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_2_c_RNI828PA3_LC_6_9_2/carryout  LogicCell40_SEQ_MODE_0000    126             38297  -26558  RISE       2
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_6_9_3/carryin   LogicCell40_SEQ_MODE_0000      0             38297  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_3_THRU_LUT4_0_LC_6_9_3/carryout  LogicCell40_SEQ_MODE_0000    126             38423  -26558  RISE       1
I__2551/I                                                                           InMux                          0             38423  -26558  RISE       1
I__2551/O                                                                           InMux                        259             38683  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_6_9_4/in3       LogicCell40_SEQ_MODE_0000      0             38683  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_THRU_LUT4_0_LC_6_9_4/lcout     LogicCell40_SEQ_MODE_0000    316             38999  -26558  RISE       2
I__2673/I                                                                           LocalMux                       0             38999  -26558  RISE       1
I__2673/O                                                                           LocalMux                     330             39328  -26558  RISE       1
I__2674/I                                                                           InMux                          0             39328  -26558  RISE       1
I__2674/O                                                                           InMux                        259             39588  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0             39588  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un25_sum_cry_4_c_RNIN803_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    316             39903  -26558  RISE       3
I__2668/I                                                                           LocalMux                       0             39903  -26558  RISE       1
I__2668/O                                                                           LocalMux                     330             40233  -26558  RISE       1
I__2669/I                                                                           InMux                          0             40233  -26558  RISE       1
I__2669/O                                                                           InMux                        259             40492  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/in3            LogicCell40_SEQ_MODE_0000      0             40492  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/lcout          LogicCell40_SEQ_MODE_0000    316             40808  -26558  RISE       1
I__2679/I                                                                           LocalMux                       0             40808  -26558  RISE       1
I__2679/O                                                                           LocalMux                     330             41138  -26558  RISE       1
I__2680/I                                                                           InMux                          0             41138  -26558  RISE       1
I__2680/O                                                                           InMux                        259             41397  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/in1            LogicCell40_SEQ_MODE_0000      0             41397  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_inv_LC_6_10_3/carryout       LogicCell40_SEQ_MODE_0000    259             41657  -26558  RISE       1
I__2676/I                                                                           InMux                          0             41657  -26558  RISE       1
I__2676/O                                                                           InMux                        259             41916  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNILUG5B3_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0             41916  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_4_c_RNILUG5B3_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    316             42232  -26558  RISE       8
I__3230/I                                                                           LocalMux                       0             42232  -26558  RISE       1
I__3230/O                                                                           LocalMux                     330             42561  -26558  RISE       1
I__3236/I                                                                           InMux                          0             42561  -26558  RISE       1
I__3236/O                                                                           InMux                        259             42821  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNI5D2AEA_LC_7_9_1/in0       LogicCell40_SEQ_MODE_0000      0             42821  -26558  RISE       1
font_un3_pixel_if_generate_plus_mult1_un32_sum_cry_2_c_RNI5D2AEA_LC_7_9_1/lcout     LogicCell40_SEQ_MODE_0000    449             43270  -26558  RISE       2
I__3804/I                                                                           LocalMux                       0             43270  -26558  RISE       1
I__3804/O                                                                           LocalMux                     330             43599  -26558  RISE       1
I__3806/I                                                                           InMux                          0             43599  -26558  RISE       1
I__3806/O                                                                           InMux                        259             43859  -26558  RISE       1
un113_pixel_4_0_15__font_un61_pixel_LC_7_8_3/in0                                    LogicCell40_SEQ_MODE_0000      0             43859  -26558  RISE       1
un113_pixel_4_0_15__font_un61_pixel_LC_7_8_3/ltout                                  LogicCell40_SEQ_MODE_0000    386             44245  -26558  FALL       1
I__3173/I                                                                           CascadeMux                     0             44245  -26558  FALL       1
I__3173/O                                                                           CascadeMux                     0             44245  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_1_LC_7_8_4/in2                             LogicCell40_SEQ_MODE_0000      0             44245  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_1_LC_7_8_4/lcout                           LogicCell40_SEQ_MODE_0000    379             44623  -26558  RISE       1
I__3802/I                                                                           LocalMux                       0             44623  -26558  RISE       1
I__3802/O                                                                           LocalMux                     330             44953  -26558  RISE       1
I__3803/I                                                                           InMux                          0             44953  -26558  RISE       1
I__3803/O                                                                           InMux                        259             45213  -26558  RISE       1
un113_pixel_4_0_15__font_un125_pixel_m_6_3_LC_8_9_3/in1                             LogicCell40_SEQ_MODE_0000      0             45213  -26558  RISE       1
un113_pixel_4_0_15__font_un125_pixel_m_6_3_LC_8_9_3/ltout                           LogicCell40_SEQ_MODE_0000    379             45591  -26558  FALL       1
I__3793/I                                                                           CascadeMux                     0             45591  -26558  FALL       1
I__3793/O                                                                           CascadeMux                     0             45591  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_LC_8_9_4/in2                               LogicCell40_SEQ_MODE_0000      0             45591  -26558  FALL       1
un113_pixel_4_0_15__font_un125_pixel_m_6_LC_8_9_4/lcout                             LogicCell40_SEQ_MODE_0000    379             45970  -26558  RISE       2
I__3746/I                                                                           LocalMux                       0             45970  -26558  RISE       1
I__3746/O                                                                           LocalMux                     330             46300  -26558  RISE       1
I__3747/I                                                                           InMux                          0             46300  -26558  RISE       1
I__3747/O                                                                           InMux                        259             46559  -26558  RISE       1
un113_pixel_4_0_15__g0_0_2_LC_8_9_1/in3                                             LogicCell40_SEQ_MODE_0000      0             46559  -26558  RISE       1
un113_pixel_4_0_15__g0_0_2_LC_8_9_1/lcout                                           LogicCell40_SEQ_MODE_0000    316             46875  -26558  RISE       1
I__3834/I                                                                           LocalMux                       0             46875  -26558  RISE       1
I__3834/O                                                                           LocalMux                     330             47204  -26558  RISE       1
I__3835/I                                                                           InMux                          0             47204  -26558  RISE       1
I__3835/O                                                                           InMux                        259             47464  -26558  RISE       1
un113_pixel_4_0_15__g0_1_LC_8_10_5/in0                                              LogicCell40_SEQ_MODE_0000      0             47464  -26558  RISE       1
un113_pixel_4_0_15__g0_1_LC_8_10_5/ltout                                            LogicCell40_SEQ_MODE_0000    386             47850  -26558  FALL       1
I__3827/I                                                                           CascadeMux                     0             47850  -26558  FALL       1
I__3827/O                                                                           CascadeMux                     0             47850  -26558  FALL       1
un113_pixel_4_0_15__g0_LC_8_10_6/in2                                                LogicCell40_SEQ_MODE_0000      0             47850  -26558  FALL       1
un113_pixel_4_0_15__g0_LC_8_10_6/lcout                                              LogicCell40_SEQ_MODE_0000    379             48228  -26558  RISE       1
I__4560/I                                                                           LocalMux                       0             48228  -26558  RISE       1
I__4560/O                                                                           LocalMux                     330             48558  -26558  RISE       1
I__4561/I                                                                           InMux                          0             48558  -26558  RISE       1
I__4561/O                                                                           InMux                        259             48817  -26558  RISE       1
PixelZ0_LC_9_9_0/in3                                                                LogicCell40_SEQ_MODE_1000      0             48817  -26558  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                             IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_gb_io_iopad/DOUT                                      IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER               PRE_IO_GBUF                             0               510  RISE       1
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                    PRE_IO_GBUF                          1408              1918  RISE       1
I__4165/I                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4165/O                                                             gio2CtrlBuf                             0              1918  RISE       1
I__4166/I                                                             GlobalMux                               0              1918  RISE       1
I__4166/O                                                             GlobalMux                             154              2073  RISE       1
I__4171/I                                                             Glb2LocalMux                            0              2073  RISE       1
I__4171/O                                                             Glb2LocalMux                          449              2522  RISE       1
I__4197/I                                                             LocalMux                                0              2522  RISE       1
I__4197/O                                                             LocalMux                              330              2851  RISE       1
I__4199/I                                                             InMux                                   0              2851  RISE       1
I__4199/O                                                             InMux                                 259              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                     LogicCell40_SEQ_MODE_0000               0              3111  RISE       1
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                   LogicCell40_SEQ_MODE_0000             316              3426  RISE       1
I__1361/I                                                             Odrv4                                   0              3426  RISE       1
I__1361/O                                                             Odrv4                                 351              3777  RISE       1
I__1362/I                                                             Span4Mux_v                              0              3777  RISE       1
I__1362/O                                                             Span4Mux_v                            351              4128  RISE       1
I__1363/I                                                             Span4Mux_s3_h                           0              4128  RISE       1
I__1363/O                                                             Span4Mux_s3_h                         231              4359  RISE       1
I__1364/I                                                             LocalMux                                0              4359  RISE       1
I__1364/O                                                             LocalMux                              330              4689  RISE       1
I__1365/I                                                             IoInMux                                 0              4689  RISE       1
I__1365/O                                                             IoInMux                               259              4948  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4948  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              7571  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              7571  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__850/I                                                              Odrv4                                   0              7571  RISE       1
I__850/O                                                              Odrv4                                 351              7922  RISE       1
I__851/I                                                              IoSpan4Mux                              0              7922  RISE       1
I__851/O                                                              IoSpan4Mux                            288              8210  RISE       1
I__852/I                                                              IoSpan4Mux                              0              8210  RISE       1
I__852/O                                                              IoSpan4Mux                            288              8497  RISE       1
I__853/I                                                              IoSpan4Mux                              0              8497  RISE       1
I__853/O                                                              IoSpan4Mux                            288              8785  RISE       1
I__854/I                                                              LocalMux                                0              8785  RISE       1
I__854/O                                                              LocalMux                              330              9114  RISE       1
I__855/I                                                              IoInMux                                 0              9114  RISE       1
I__855/O                                                              IoInMux                               259              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              9374  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              9991  RISE      24
I__4544/I                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4544/O                                                             gio2CtrlBuf                             0              9991  RISE       1
I__4545/I                                                             GlobalMux                               0              9991  RISE       1
I__4545/O                                                             GlobalMux                             154             10145  RISE       1
I__4548/I                                                             ClkMux                                  0             10145  RISE       1
I__4548/O                                                             ClkMux                                309             10454  RISE       1
PixelZ0_LC_9_9_0/clk                                                  LogicCell40_SEQ_MODE_1000               0             10454  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SDATA1    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDATA1
Clock Port        : Clock12MHz
Clock Reference   : SimpleVGA|Clock12MHz:R
Setup Time        : 5570


Data Path Delay                7552
+ Setup Time                    400
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 5570

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATA1                                SimpleVGA                  0      0                  RISE  1       
SDATA1_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
SDATA1_ibuf_iopad/DOUT                IO_PAD                     510    510                RISE  1       
SDATA1_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SDATA1_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__4231/I                             Odrv4                      0      1127               RISE  1       
I__4231/O                             Odrv4                      351    1478               RISE  1       
I__4235/I                             Span4Mux_h                 0      1478               RISE  1       
I__4235/O                             Span4Mux_h                 302    1779               RISE  1       
I__4242/I                             Span4Mux_v                 0      1779               RISE  1       
I__4242/O                             Span4Mux_v                 351    2130               RISE  1       
I__4254/I                             LocalMux                   0      2130               RISE  1       
I__4254/O                             LocalMux                   330    2460               RISE  1       
I__4266/I                             InMux                      0      2460               RISE  1       
I__4266/O                             InMux                      259    2719               RISE  1       
SDATA1_ibuf_RNI800F_LC_6_12_4/in0     LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
SDATA1_ibuf_RNI800F_LC_6_12_4/lcout   LogicCell40_SEQ_MODE_0000  449    3168               RISE  1       
I__2689/I                             Odrv12                     0      3168               RISE  1       
I__2689/O                             Odrv12                     491    3659               RISE  1       
I__2690/I                             LocalMux                   0      3659               RISE  1       
I__2690/O                             LocalMux                   330    3989               RISE  1       
I__2691/I                             InMux                      0      3989               RISE  1       
I__2691/O                             InMux                      259    4248               RISE  1       
counter_RNI4CSO_3_LC_1_12_4/in3       LogicCell40_SEQ_MODE_0000  0      4248               RISE  1       
counter_RNI4CSO_3_LC_1_12_4/lcout     LogicCell40_SEQ_MODE_0000  316    4564               RISE  2       
I__954/I                              LocalMux                   0      4564               RISE  1       
I__954/O                              LocalMux                   330    4893               RISE  1       
I__956/I                              InMux                      0      4893               RISE  1       
I__956/O                              InMux                      259    5153               RISE  1       
I__958/I                              CascadeMux                 0      5153               RISE  1       
I__958/O                              CascadeMux                 0      5153               RISE  1       
voltage_3_RNO_0_0_LC_1_12_0/in2       LogicCell40_SEQ_MODE_0000  0      5153               RISE  1       
voltage_3_RNO_0_0_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_0000  231    5384               RISE  2       
I__937/I                              InMux                      0      5384               RISE  1       
I__937/O                              InMux                      259    5644               RISE  1       
voltage_3_RNO_0_1_LC_1_12_1/in3       LogicCell40_SEQ_MODE_0000  0      5644               RISE  1       
voltage_3_RNO_0_1_LC_1_12_1/lcout     LogicCell40_SEQ_MODE_0000  316    5959               RISE  1       
I__1492/I                             Odrv4                      0      5959               RISE  1       
I__1492/O                             Odrv4                      351    6310               RISE  1       
I__1493/I                             Span4Mux_h                 0      6310               RISE  1       
I__1493/O                             Span4Mux_h                 302    6612               RISE  1       
I__1494/I                             Span4Mux_v                 0      6612               RISE  1       
I__1494/O                             Span4Mux_v                 351    6962               RISE  1       
I__1495/I                             LocalMux                   0      6962               RISE  1       
I__1495/O                             LocalMux                   330    7292               RISE  1       
I__1496/I                             InMux                      0      7292               RISE  1       
I__1496/O                             InMux                      259    7552               RISE  1       
voltage_3_1_LC_4_11_2/in1             LogicCell40_SEQ_MODE_1000  0      7552               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4176/I                                                ClkMux                     0      2073               RISE  1       
I__4176/O                                                ClkMux                     309    2381               RISE  1       
voltage_3_1_LC_4_11_2/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16876


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              5882
---------------------------- ------
Clock To Out Delay            16876

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4550/I                                                               ClkMux                              0      10145              RISE  1       
I__4550/O                                                               ClkMux                              309    10454              RISE  1       
HSyncZ0_LC_6_6_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_6_6_7/lcout           LogicCell40_SEQ_MODE_1000  540    10994              FALL  1       
I__2278/I                        Odrv4                      0      10994              FALL  1       
I__2278/O                        Odrv4                      372    11366              FALL  1       
I__2279/I                        Span4Mux_s3_v              0      11366              FALL  1       
I__2279/O                        Span4Mux_s3_v              337    11702              FALL  1       
I__2280/I                        IoSpan4Mux                 0      11702              FALL  1       
I__2280/O                        IoSpan4Mux                 323    12025              FALL  1       
I__2281/I                        LocalMux                   0      12025              FALL  1       
I__2281/O                        LocalMux                   309    12333              FALL  1       
I__2282/I                        IoInMux                    0      12333              FALL  1       
I__2282/O                        IoInMux                    217    12551              FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12551              FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   14788              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      14788              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   16876              FALL  1       
HSync                            SimpleVGA                  0      16876              FALL  1       

6.2.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16399


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              5405
---------------------------- ------
Clock To Out Delay            16399

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4548/I                                                               ClkMux                              0      10145              RISE  1       
I__4548/O                                                               ClkMux                              309    10454              RISE  1       
PixelZ0_LC_9_9_0/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_9_9_0/lcout           LogicCell40_SEQ_MODE_1000  540    10994              RISE  1       
I__4557/I                        Odrv12                     0      10994              RISE  1       
I__4557/O                        Odrv12                     491    11485              RISE  1       
I__4558/I                        LocalMux                   0      11485              RISE  1       
I__4558/O                        LocalMux                   330    11814              RISE  1       
I__4559/I                        IoInMux                    0      11814              RISE  1       
I__4559/O                        IoInMux                    259    12074              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12074              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   14311              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      14311              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   16399              FALL  1       
Pixel                            SimpleVGA                  0      16399              FALL  1       

6.2.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 12801


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9880
---------------------------- ------
Clock To Out Delay            12801

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4182/I                                                ClkMux                     0      2073               RISE  1       
I__4182/O                                                ClkMux                     309    2381               RISE  1       
counter_2_LC_4_13_1/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_2_LC_4_13_1/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  23      
I__2824/I                             Odrv4                      0      2921               RISE  1       
I__2824/O                             Odrv4                      351    3272               RISE  1       
I__2830/I                             LocalMux                   0      3272               RISE  1       
I__2830/O                             LocalMux                   330    3602               RISE  1       
I__2840/I                             InMux                      0      3602               RISE  1       
I__2840/O                             InMux                      259    3861               RISE  1       
counter_RNIJTI6_2_LC_2_13_4/in0       LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
counter_RNIJTI6_2_LC_2_13_4/lcout     LogicCell40_SEQ_MODE_0000  449    4310               RISE  3       
I__2035/I                             Odrv4                      0      4310               RISE  1       
I__2035/O                             Odrv4                      351    4661               RISE  1       
I__2038/I                             LocalMux                   0      4661               RISE  1       
I__2038/O                             LocalMux                   330    4990               RISE  1       
I__2040/I                             InMux                      0      4990               RISE  1       
I__2040/O                             InMux                      259    5250               RISE  1       
counter_RNIAAPJ_7_LC_5_13_7/in0       LogicCell40_SEQ_MODE_0000  0      5250               RISE  1       
counter_RNIAAPJ_7_LC_5_13_7/lcout     LogicCell40_SEQ_MODE_0000  449    5699               RISE  1       
I__2098/I                             Odrv4                      0      5699               RISE  1       
I__2098/O                             Odrv4                      351    6049               RISE  1       
I__2099/I                             LocalMux                   0      6049               RISE  1       
I__2099/O                             LocalMux                   330    6379               RISE  1       
I__2100/I                             InMux                      0      6379               RISE  1       
I__2100/O                             InMux                      259    6638               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/in0    LogicCell40_SEQ_MODE_0000  0      6638               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout  LogicCell40_SEQ_MODE_0000  386    7024               FALL  2       
I__2089/I                             Odrv4                      0      7024               FALL  1       
I__2089/O                             Odrv4                      372    7396               FALL  1       
I__2090/I                             Span4Mux_s3_h              0      7396               FALL  1       
I__2090/O                             Span4Mux_s3_h              231    7627               FALL  1       
I__2091/I                             IoSpan4Mux                 0      7627               FALL  1       
I__2091/O                             IoSpan4Mux                 323    7950               FALL  1       
I__2093/I                             LocalMux                   0      7950               FALL  1       
I__2093/O                             LocalMux                   309    8259               FALL  1       
I__2095/I                             IoInMux                    0      8259               FALL  1       
I__2095/O                             IoInMux                    217    8476               FALL  1       
SCLK1_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8476               FALL  1       
SCLK1_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10713              FALL  1       
SCLK1_obuf_iopad/DIN                  IO_PAD                     0      10713              FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   12801              FALL  1       
SCLK1                                 SimpleVGA                  0      12801              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8803


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8803
---------------------------- ------
Clock To Out Delay             8803

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__4165/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__4165/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__4166/I                                                GlobalMux                  0      1714               FALL  1       
I__4166/O                                                GlobalMux                  77     1791               FALL  1       
I__4196/I                                                Glb2LocalMux               0      1791               FALL  1       
I__4196/O                                                Glb2LocalMux               358    2149               FALL  1       
I__4198/I                                                LocalMux                   0      2149               FALL  1       
I__4198/O                                                LocalMux                   309    2458               FALL  1       
I__4200/I                                                InMux                      0      2458               FALL  1       
I__4200/O                                                InMux                      217    2675               FALL  1       
I__4201/I                                                CascadeMux                 0      2675               FALL  1       
I__4201/O                                                CascadeMux                 0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  351    3026               FALL  2       
I__2089/I                                                Odrv4                      0      3026               FALL  1       
I__2089/O                                                Odrv4                      372    3397               FALL  1       
I__2090/I                                                Span4Mux_s3_h              0      3397               FALL  1       
I__2090/O                                                Span4Mux_s3_h              231    3629               FALL  1       
I__2091/I                                                IoSpan4Mux                 0      3629               FALL  1       
I__2091/O                                                IoSpan4Mux                 323    3951               FALL  1       
I__2093/I                                                LocalMux                   0      3951               FALL  1       
I__2093/O                                                LocalMux                   309    4260               FALL  1       
I__2095/I                                                IoInMux                    0      4260               FALL  1       
I__2095/O                                                IoInMux                    217    4477               FALL  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4477               FALL  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6715               FALL  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6715               FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8803               FALL  1       
SCLK1                                                    SimpleVGA                  0      8803               FALL  1       

6.2.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 12801


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              9880
---------------------------- ------
Clock To Out Delay            12801

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4182/I                                                ClkMux                     0      2073               RISE  1       
I__4182/O                                                ClkMux                     309    2381               RISE  1       
counter_2_LC_4_13_1/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter_2_LC_4_13_1/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  23      
I__2824/I                             Odrv4                      0      2921               RISE  1       
I__2824/O                             Odrv4                      351    3272               RISE  1       
I__2830/I                             LocalMux                   0      3272               RISE  1       
I__2830/O                             LocalMux                   330    3602               RISE  1       
I__2840/I                             InMux                      0      3602               RISE  1       
I__2840/O                             InMux                      259    3861               RISE  1       
counter_RNIJTI6_2_LC_2_13_4/in0       LogicCell40_SEQ_MODE_0000  0      3861               RISE  1       
counter_RNIJTI6_2_LC_2_13_4/lcout     LogicCell40_SEQ_MODE_0000  449    4310               RISE  3       
I__2035/I                             Odrv4                      0      4310               RISE  1       
I__2035/O                             Odrv4                      351    4661               RISE  1       
I__2038/I                             LocalMux                   0      4661               RISE  1       
I__2038/O                             LocalMux                   330    4990               RISE  1       
I__2040/I                             InMux                      0      4990               RISE  1       
I__2040/O                             InMux                      259    5250               RISE  1       
counter_RNIAAPJ_7_LC_5_13_7/in0       LogicCell40_SEQ_MODE_0000  0      5250               RISE  1       
counter_RNIAAPJ_7_LC_5_13_7/lcout     LogicCell40_SEQ_MODE_0000  449    5699               RISE  1       
I__2098/I                             Odrv4                      0      5699               RISE  1       
I__2098/O                             Odrv4                      351    6049               RISE  1       
I__2099/I                             LocalMux                   0      6049               RISE  1       
I__2099/O                             LocalMux                   330    6379               RISE  1       
I__2100/I                             InMux                      0      6379               RISE  1       
I__2100/O                             InMux                      259    6638               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/in0    LogicCell40_SEQ_MODE_0000  0      6638               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout  LogicCell40_SEQ_MODE_0000  386    7024               FALL  2       
I__2089/I                             Odrv4                      0      7024               FALL  1       
I__2089/O                             Odrv4                      372    7396               FALL  1       
I__2090/I                             Span4Mux_s3_h              0      7396               FALL  1       
I__2090/O                             Span4Mux_s3_h              231    7627               FALL  1       
I__2091/I                             IoSpan4Mux                 0      7627               FALL  1       
I__2091/O                             IoSpan4Mux                 323    7950               FALL  1       
I__2092/I                             LocalMux                   0      7950               FALL  1       
I__2092/O                             LocalMux                   309    8259               FALL  1       
I__2094/I                             IoInMux                    0      8259               FALL  1       
I__2094/O                             IoInMux                    217    8476               FALL  1       
SCLK2_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8476               FALL  1       
SCLK2_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10713              FALL  1       
SCLK2_obuf_iopad/DIN                  IO_PAD                     0      10713              FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2088   12801              FALL  1       
SCLK2                                 SimpleVGA                  0      12801              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8803


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8803
---------------------------- ------
Clock To Out Delay             8803

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__4165/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__4165/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__4166/I                                                GlobalMux                  0      1714               FALL  1       
I__4166/O                                                GlobalMux                  77     1791               FALL  1       
I__4196/I                                                Glb2LocalMux               0      1791               FALL  1       
I__4196/O                                                Glb2LocalMux               358    2149               FALL  1       
I__4198/I                                                LocalMux                   0      2149               FALL  1       
I__4198/O                                                LocalMux                   309    2458               FALL  1       
I__4200/I                                                InMux                      0      2458               FALL  1       
I__4200/O                                                InMux                      217    2675               FALL  1       
I__4201/I                                                CascadeMux                 0      2675               FALL  1       
I__4201/O                                                CascadeMux                 0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  351    3026               FALL  2       
I__2089/I                                                Odrv4                      0      3026               FALL  1       
I__2089/O                                                Odrv4                      372    3397               FALL  1       
I__2090/I                                                Span4Mux_s3_h              0      3397               FALL  1       
I__2090/O                                                Span4Mux_s3_h              231    3629               FALL  1       
I__2091/I                                                IoSpan4Mux                 0      3629               FALL  1       
I__2091/O                                                IoSpan4Mux                 323    3951               FALL  1       
I__2092/I                                                LocalMux                   0      3951               FALL  1       
I__2092/O                                                LocalMux                   309    4260               FALL  1       
I__2094/I                                                IoInMux                    0      4260               FALL  1       
I__2094/O                                                IoInMux                    217    4477               FALL  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4477               FALL  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6715               FALL  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6715               FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8803               FALL  1       
SCLK2                                                    SimpleVGA                  0      8803               FALL  1       

6.2.5::Path details for port: SDATA2    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDATA2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4193/I                                                ClkMux                     0      2073               RISE  1       
I__4193/O                                                ClkMux                     309    2381               RISE  1       
SDATAZ0Z2_LC_6_14_4/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATAZ0Z2_LC_6_14_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__3014/I                         Odrv4                      0      2921               RISE  1       
I__3014/O                         Odrv4                      351    3272               RISE  1       
I__3016/I                         Span4Mux_s2_v              0      3272               RISE  1       
I__3016/O                         Span4Mux_s2_v              252    3525               RISE  1       
I__3017/I                         LocalMux                   0      3525               RISE  1       
I__3017/O                         LocalMux                   330    3854               RISE  1       
I__3018/I                         IoInMux                    0      3854               RISE  1       
I__3018/O                         IoInMux                    259    4114               RISE  1       
SDATA2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
SDATA2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
SDATA2_obuf_iopad/DIN             IO_PAD                     0      6351               FALL  1       
SDATA2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8439               FALL  1       
SDATA2                            SimpleVGA                  0      8439               FALL  1       

6.2.6::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16575


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              5581
---------------------------- ------
Clock To Out Delay            16575

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4551/I                                                               ClkMux                              0      10145              RISE  1       
I__4551/O                                                               ClkMux                              309    10454              RISE  1       
VSyncZ0_LC_5_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_5_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    10994              RISE  1       
I__1645/I                        Odrv4                      0      10994              RISE  1       
I__1645/O                        Odrv4                      351    11345              RISE  1       
I__1646/I                        Span4Mux_s3_v              0      11345              RISE  1       
I__1646/O                        Span4Mux_s3_v              316    11660              RISE  1       
I__1647/I                        LocalMux                   0      11660              RISE  1       
I__1647/O                        LocalMux                   330    11990              RISE  1       
I__1648/I                        IoInMux                    0      11990              RISE  1       
I__1648/O                        IoInMux                    259    12249              RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12249              RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   14487              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      14487              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   16575              FALL  1       
VSync                            SimpleVGA                  0      16575              FALL  1       

6.2.7::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4192/I                                                ClkMux                     0      2073               RISE  1       
I__4192/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_8_5_2/clk                                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_8_5_2/lcout           LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__3505/I                       Odrv4                      0      2921               FALL  1       
I__3505/O                       Odrv4                      372    3293               FALL  1       
I__3507/I                       Span4Mux_v                 0      3293               FALL  1       
I__3507/O                       Span4Mux_v                 372    3665               FALL  1       
I__3508/I                       Span4Mux_v                 0      3665               FALL  1       
I__3508/O                       Span4Mux_v                 372    4037               FALL  1       
I__3509/I                       Span4Mux_s3_v              0      4037               FALL  1       
I__3509/O                       Span4Mux_s3_v              337    4373               FALL  1       
I__3511/I                       LocalMux                   0      4373               FALL  1       
I__3511/O                       LocalMux                   309    4682               FALL  1       
I__3513/I                       IoInMux                    0      4682               FALL  1       
I__3513/O                       IoInMux                    217    4899               FALL  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4899               FALL  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      7136               FALL  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9224               FALL  1       
nCS1                            SimpleVGA                  0      9224               FALL  1       

6.2.8::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 9224


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6303
---------------------------- ------
Clock To Out Delay             9224

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4192/I                                                ClkMux                     0      2073               RISE  1       
I__4192/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_8_5_2/clk                                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_8_5_2/lcout           LogicCell40_SEQ_MODE_1001  540    2921               FALL  3       
I__3505/I                       Odrv4                      0      2921               FALL  1       
I__3505/O                       Odrv4                      372    3293               FALL  1       
I__3507/I                       Span4Mux_v                 0      3293               FALL  1       
I__3507/O                       Span4Mux_v                 372    3665               FALL  1       
I__3508/I                       Span4Mux_v                 0      3665               FALL  1       
I__3508/O                       Span4Mux_v                 372    4037               FALL  1       
I__3509/I                       Span4Mux_s3_v              0      4037               FALL  1       
I__3509/O                       Span4Mux_s3_v              337    4373               FALL  1       
I__3510/I                       LocalMux                   0      4373               FALL  1       
I__3510/O                       LocalMux                   309    4682               FALL  1       
I__3512/I                       IoInMux                    0      4682               FALL  1       
I__3512/O                       IoInMux                    217    4899               FALL  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4899               FALL  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7136               FALL  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      7136               FALL  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9224               FALL  1       
nCS2                            SimpleVGA                  0      9224               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SDATA1    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDATA1
Clock Port        : Clock12MHz
Clock Reference   : SimpleVGA|Clock12MHz:R
Hold Time         : 245


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2136
---------------------------- ------
Hold Time                       245

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATA1                           SimpleVGA                  0      0                  FALL  1       
SDATA1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SDATA1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SDATA1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SDATA1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__4231/I                        Odrv4                      0      923                FALL  1       
I__4231/O                        Odrv4                      372    1295               FALL  1       
I__4234/I                        Span4Mux_h                 0      1295               FALL  1       
I__4234/O                        Span4Mux_h                 316    1610               FALL  1       
I__4239/I                        LocalMux                   0      1610               FALL  1       
I__4239/O                        LocalMux                   309    1919               FALL  1       
I__4247/I                        InMux                      0      1919               FALL  1       
I__4247/O                        InMux                      217    2136               FALL  1       
SDATAZ0Z2_LC_6_14_4/in0          LogicCell40_SEQ_MODE_1000  0      2136               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4193/I                                                ClkMux                     0      2073               RISE  1       
I__4193/O                                                ClkMux                     309    2381               RISE  1       
SDATAZ0Z2_LC_6_14_4/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16457


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              5463
---------------------------- ------
Clock To Out Delay            16457

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4550/I                                                               ClkMux                              0      10145              RISE  1       
I__4550/O                                                               ClkMux                              309    10454              RISE  1       
HSyncZ0_LC_6_6_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_6_6_7/lcout           LogicCell40_SEQ_MODE_1000  540    10994              RISE  1       
I__2278/I                        Odrv4                      0      10994              RISE  1       
I__2278/O                        Odrv4                      351    11345              RISE  1       
I__2279/I                        Span4Mux_s3_v              0      11345              RISE  1       
I__2279/O                        Span4Mux_s3_v              316    11660              RISE  1       
I__2280/I                        IoSpan4Mux                 0      11660              RISE  1       
I__2280/O                        IoSpan4Mux                 288    11948              RISE  1       
I__2281/I                        LocalMux                   0      11948              RISE  1       
I__2281/O                        LocalMux                   330    12277              RISE  1       
I__2282/I                        IoInMux                    0      12277              RISE  1       
I__2282/O                        IoInMux                    259    12537              RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12537              RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   14543              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      14543              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   16457              RISE  1       
HSync                            SimpleVGA                  0      16457              RISE  1       

6.5.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15980


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            15980

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4548/I                                                               ClkMux                              0      10145              RISE  1       
I__4548/O                                                               ClkMux                              309    10454              RISE  1       
PixelZ0_LC_9_9_0/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_9_9_0/lcout           LogicCell40_SEQ_MODE_1000  540    10994              FALL  1       
I__4557/I                        Odrv12                     0      10994              FALL  1       
I__4557/O                        Odrv12                     540    11534              FALL  1       
I__4558/I                        LocalMux                   0      11534              FALL  1       
I__4558/O                        LocalMux                   309    11842              FALL  1       
I__4559/I                        IoInMux                    0      11842              FALL  1       
I__4559/O                        IoInMux                    217    12060              FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12060              FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   14066              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      14066              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   15980              RISE  1       
Pixel                            SimpleVGA                  0      15980              RISE  1       

6.5.3::Path details for port: SCLK1     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8803


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8803
---------------------------- ------
Clock To Out Delay             8803

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__4165/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__4165/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__4166/I                                                GlobalMux                  0      1714               FALL  1       
I__4166/O                                                GlobalMux                  77     1791               FALL  1       
I__4196/I                                                Glb2LocalMux               0      1791               FALL  1       
I__4196/O                                                Glb2LocalMux               358    2149               FALL  1       
I__4198/I                                                LocalMux                   0      2149               FALL  1       
I__4198/O                                                LocalMux                   309    2458               FALL  1       
I__4200/I                                                InMux                      0      2458               FALL  1       
I__4200/O                                                InMux                      217    2675               FALL  1       
I__4201/I                                                CascadeMux                 0      2675               FALL  1       
I__4201/O                                                CascadeMux                 0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  351    3026               FALL  2       
I__2089/I                                                Odrv4                      0      3026               FALL  1       
I__2089/O                                                Odrv4                      372    3397               FALL  1       
I__2090/I                                                Span4Mux_s3_h              0      3397               FALL  1       
I__2090/O                                                Span4Mux_s3_h              231    3629               FALL  1       
I__2091/I                                                IoSpan4Mux                 0      3629               FALL  1       
I__2091/O                                                IoSpan4Mux                 323    3951               FALL  1       
I__2093/I                                                LocalMux                   0      3951               FALL  1       
I__2093/O                                                LocalMux                   309    4260               FALL  1       
I__2095/I                                                IoInMux                    0      4260               FALL  1       
I__2095/O                                                IoInMux                    217    4477               FALL  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4477               FALL  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6715               FALL  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6715               FALL  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8803               FALL  1       
SCLK1                                                    SimpleVGA                  0      8803               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8868


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8868
---------------------------- ------
Clock To Out Delay             8868

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4196/I                                                Glb2LocalMux               0      2073               RISE  1       
I__4196/O                                                Glb2LocalMux               449    2522               RISE  1       
I__4198/I                                                LocalMux                   0      2522               RISE  1       
I__4198/O                                                LocalMux                   330    2851               RISE  1       
I__4200/I                                                InMux                      0      2851               RISE  1       
I__4200/O                                                InMux                      259    3111               RISE  1       
I__4201/I                                                CascadeMux                 0      3111               RISE  1       
I__4201/O                                                CascadeMux                 0      3111               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  379    3489               RISE  2       
I__2089/I                                                Odrv4                      0      3489               RISE  1       
I__2089/O                                                Odrv4                      351    3840               RISE  1       
I__2090/I                                                Span4Mux_s3_h              0      3840               RISE  1       
I__2090/O                                                Span4Mux_s3_h              231    4072               RISE  1       
I__2091/I                                                IoSpan4Mux                 0      4072               RISE  1       
I__2091/O                                                IoSpan4Mux                 288    4359               RISE  1       
I__2093/I                                                LocalMux                   0      4359               RISE  1       
I__2093/O                                                LocalMux                   330    4689               RISE  1       
I__2095/I                                                IoInMux                    0      4689               RISE  1       
I__2095/O                                                IoInMux                    259    4948               RISE  1       
SCLK1_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4948               RISE  1       
SCLK1_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2006   6954               RISE  1       
SCLK1_obuf_iopad/DIN                                     IO_PAD                     0      6954               RISE  1       
SCLK1_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     1914   8868               RISE  1       
SCLK1                                                    SimpleVGA                  0      8868               RISE  1       

6.5.4::Path details for port: SCLK2     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:F
Clock to Out Delay : 8803


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8803
---------------------------- ------
Clock To Out Delay             8803

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1254   1714               FALL  1       
I__4165/I                                                gio2CtrlBuf                0      1714               FALL  1       
I__4165/O                                                gio2CtrlBuf                0      1714               FALL  1       
I__4166/I                                                GlobalMux                  0      1714               FALL  1       
I__4166/O                                                GlobalMux                  77     1791               FALL  1       
I__4196/I                                                Glb2LocalMux               0      1791               FALL  1       
I__4196/O                                                Glb2LocalMux               358    2149               FALL  1       
I__4198/I                                                LocalMux                   0      2149               FALL  1       
I__4198/O                                                LocalMux                   309    2458               FALL  1       
I__4200/I                                                InMux                      0      2458               FALL  1       
I__4200/O                                                InMux                      217    2675               FALL  1       
I__4201/I                                                CascadeMux                 0      2675               FALL  1       
I__4201/O                                                CascadeMux                 0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  351    3026               FALL  2       
I__2089/I                                                Odrv4                      0      3026               FALL  1       
I__2089/O                                                Odrv4                      372    3397               FALL  1       
I__2090/I                                                Span4Mux_s3_h              0      3397               FALL  1       
I__2090/O                                                Span4Mux_s3_h              231    3629               FALL  1       
I__2091/I                                                IoSpan4Mux                 0      3629               FALL  1       
I__2091/O                                                IoSpan4Mux                 323    3951               FALL  1       
I__2092/I                                                LocalMux                   0      3951               FALL  1       
I__2092/O                                                LocalMux                   309    4260               FALL  1       
I__2094/I                                                IoInMux                    0      4260               FALL  1       
I__2094/O                                                IoInMux                    217    4477               FALL  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4477               FALL  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   6715               FALL  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6715               FALL  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     2088   8803               FALL  1       
SCLK2                                                    SimpleVGA                  0      8803               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8868


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8868
---------------------------- ------
Clock To Out Delay             8868

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4196/I                                                Glb2LocalMux               0      2073               RISE  1       
I__4196/O                                                Glb2LocalMux               449    2522               RISE  1       
I__4198/I                                                LocalMux                   0      2522               RISE  1       
I__4198/O                                                LocalMux                   330    2851               RISE  1       
I__4200/I                                                InMux                      0      2851               RISE  1       
I__4200/O                                                InMux                      259    3111               RISE  1       
I__4201/I                                                CascadeMux                 0      3111               RISE  1       
I__4201/O                                                CascadeMux                 0      3111               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/in2                       LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
slaveselect_RNIIRSC1_LC_5_16_5/lcout                     LogicCell40_SEQ_MODE_0000  379    3489               RISE  2       
I__2089/I                                                Odrv4                      0      3489               RISE  1       
I__2089/O                                                Odrv4                      351    3840               RISE  1       
I__2090/I                                                Span4Mux_s3_h              0      3840               RISE  1       
I__2090/O                                                Span4Mux_s3_h              231    4072               RISE  1       
I__2091/I                                                IoSpan4Mux                 0      4072               RISE  1       
I__2091/O                                                IoSpan4Mux                 288    4359               RISE  1       
I__2092/I                                                LocalMux                   0      4359               RISE  1       
I__2092/O                                                LocalMux                   330    4689               RISE  1       
I__2094/I                                                IoInMux                    0      4689               RISE  1       
I__2094/O                                                IoInMux                    259    4948               RISE  1       
SCLK2_obuf_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      4948               RISE  1       
SCLK2_obuf_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2006   6954               RISE  1       
SCLK2_obuf_iopad/DIN                                     IO_PAD                     0      6954               RISE  1       
SCLK2_obuf_iopad/PACKAGEPIN:out                          IO_PAD                     1914   8868               RISE  1       
SCLK2                                                    SimpleVGA                  0      8868               RISE  1       

6.5.5::Path details for port: SDATA2    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDATA2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4193/I                                                ClkMux                     0      2073               RISE  1       
I__4193/O                                                ClkMux                     309    2381               RISE  1       
SDATAZ0Z2_LC_6_14_4/clk                                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SDATAZ0Z2_LC_6_14_4/lcout         LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__3014/I                         Odrv4                      0      2921               FALL  1       
I__3014/O                         Odrv4                      372    3293               FALL  1       
I__3016/I                         Span4Mux_s2_v              0      3293               FALL  1       
I__3016/O                         Span4Mux_s2_v              252    3546               FALL  1       
I__3017/I                         LocalMux                   0      3546               FALL  1       
I__3017/O                         LocalMux                   309    3854               FALL  1       
I__3018/I                         IoInMux                    0      3854               FALL  1       
I__3018/O                         IoInMux                    217    4072               FALL  1       
SDATA2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
SDATA2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
SDATA2_obuf_iopad/DIN             IO_PAD                     0      6077               RISE  1       
SDATA2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7991               RISE  1       
SDATA2                            SimpleVGA                  0      7991               RISE  1       

6.5.6::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16148


Launch Clock Path Delay       10454
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            16148

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                               IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                                        IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER                 PRE_IO_GBUF                         0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT                      PRE_IO_GBUF                         1408   1918               RISE  1       
I__4165/I                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4165/O                                                               gio2CtrlBuf                         0      1918               RISE  1       
I__4166/I                                                               GlobalMux                           0      1918               RISE  1       
I__4166/O                                                               GlobalMux                           154    2073               RISE  1       
I__4171/I                                                               Glb2LocalMux                        0      2073               RISE  1       
I__4171/O                                                               Glb2LocalMux                        449    2522               RISE  1       
I__4197/I                                                               LocalMux                            0      2522               RISE  1       
I__4197/O                                                               LocalMux                            330    2851               RISE  1       
I__4199/I                                                               InMux                               0      2851               RISE  1       
I__4199/O                                                               InMux                               259    3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/in3                       LogicCell40_SEQ_MODE_0000           0      3111               RISE  1       
GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_4_9_1/lcout                     LogicCell40_SEQ_MODE_0000           316    3426               RISE  1       
I__1361/I                                                               Odrv4                               0      3426               RISE  1       
I__1361/O                                                               Odrv4                               351    3777               RISE  1       
I__1362/I                                                               Span4Mux_v                          0      3777               RISE  1       
I__1362/O                                                               Span4Mux_v                          351    4128               RISE  1       
I__1363/I                                                               Span4Mux_s3_h                       0      4128               RISE  1       
I__1363/O                                                               Span4Mux_s3_h                       231    4359               RISE  1       
I__1364/I                                                               LocalMux                            0      4359               RISE  1       
I__1364/O                                                               LocalMux                            330    4689               RISE  1       
I__1365/I                                                               IoInMux                             0      4689               RISE  1       
I__1365/O                                                               IoInMux                             259    4948               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4948               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   7571                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      7571               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__850/I                                                                Odrv4                               0      7571               RISE  1       
I__850/O                                                                Odrv4                               351    7922               RISE  1       
I__851/I                                                                IoSpan4Mux                          0      7922               RISE  1       
I__851/O                                                                IoSpan4Mux                          288    8210               RISE  1       
I__852/I                                                                IoSpan4Mux                          0      8210               RISE  1       
I__852/O                                                                IoSpan4Mux                          288    8497               RISE  1       
I__853/I                                                                IoSpan4Mux                          0      8497               RISE  1       
I__853/O                                                                IoSpan4Mux                          288    8785               RISE  1       
I__854/I                                                                LocalMux                            0      8785               RISE  1       
I__854/O                                                                LocalMux                            330    9114               RISE  1       
I__855/I                                                                IoInMux                             0      9114               RISE  1       
I__855/O                                                                IoInMux                             259    9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      9374               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    9991               RISE  24      
I__4544/I                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4544/O                                                               gio2CtrlBuf                         0      9991               RISE  1       
I__4545/I                                                               GlobalMux                           0      9991               RISE  1       
I__4545/O                                                               GlobalMux                           154    10145              RISE  1       
I__4551/I                                                               ClkMux                              0      10145              RISE  1       
I__4551/O                                                               ClkMux                              309    10454              RISE  1       
VSyncZ0_LC_5_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      10454              RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_5_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    10994              FALL  1       
I__1645/I                        Odrv4                      0      10994              FALL  1       
I__1645/O                        Odrv4                      372    11366              FALL  1       
I__1646/I                        Span4Mux_s3_v              0      11366              FALL  1       
I__1646/O                        Span4Mux_s3_v              337    11702              FALL  1       
I__1647/I                        LocalMux                   0      11702              FALL  1       
I__1647/O                        LocalMux                   309    12011              FALL  1       
I__1648/I                        IoInMux                    0      12011              FALL  1       
I__1648/O                        IoInMux                    217    12228              FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12228              FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   14234              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      14234              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   16148              RISE  1       
VSync                            SimpleVGA                  0      16148              RISE  1       

6.5.7::Path details for port: nCS1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS1
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8798


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5877
---------------------------- ------
Clock To Out Delay             8798

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4192/I                                                ClkMux                     0      2073               RISE  1       
I__4192/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_8_5_2/clk                                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_8_5_2/lcout           LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__3505/I                       Odrv4                      0      2921               RISE  1       
I__3505/O                       Odrv4                      351    3272               RISE  1       
I__3507/I                       Span4Mux_v                 0      3272               RISE  1       
I__3507/O                       Span4Mux_v                 351    3623               RISE  1       
I__3508/I                       Span4Mux_v                 0      3623               RISE  1       
I__3508/O                       Span4Mux_v                 351    3973               RISE  1       
I__3509/I                       Span4Mux_s3_v              0      3973               RISE  1       
I__3509/O                       Span4Mux_s3_v              316    4289               RISE  1       
I__3511/I                       LocalMux                   0      4289               RISE  1       
I__3511/O                       LocalMux                   330    4619               RISE  1       
I__3513/I                       IoInMux                    0      4619               RISE  1       
I__3513/O                       IoInMux                    259    4878               RISE  1       
nCS1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4878               RISE  1       
nCS1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6884               RISE  1       
nCS1_obuf_iopad/DIN             IO_PAD                     0      6884               RISE  1       
nCS1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8798               RISE  1       
nCS1                            SimpleVGA                  0      8798               RISE  1       

6.5.8::Path details for port: nCS2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : nCS2
Clock Port         : Clock12MHz
Clock Reference    : SimpleVGA|Clock12MHz:R
Clock to Out Delay : 8798


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5877
---------------------------- ------
Clock To Out Delay             8798

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock12MHz                                               SimpleVGA                  0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock12MHz_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
Clock12MHz_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__4165/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__4165/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__4166/I                                                GlobalMux                  0      1918               RISE  1       
I__4166/O                                                GlobalMux                  154    2073               RISE  1       
I__4192/I                                                ClkMux                     0      2073               RISE  1       
I__4192/O                                                ClkMux                     309    2381               RISE  1       
nCS1_1_LC_8_5_2/clk                                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
nCS1_1_LC_8_5_2/lcout           LogicCell40_SEQ_MODE_1001  540    2921               RISE  3       
I__3505/I                       Odrv4                      0      2921               RISE  1       
I__3505/O                       Odrv4                      351    3272               RISE  1       
I__3507/I                       Span4Mux_v                 0      3272               RISE  1       
I__3507/O                       Span4Mux_v                 351    3623               RISE  1       
I__3508/I                       Span4Mux_v                 0      3623               RISE  1       
I__3508/O                       Span4Mux_v                 351    3973               RISE  1       
I__3509/I                       Span4Mux_s3_v              0      3973               RISE  1       
I__3509/O                       Span4Mux_s3_v              316    4289               RISE  1       
I__3510/I                       LocalMux                   0      4289               RISE  1       
I__3510/O                       LocalMux                   330    4619               RISE  1       
I__3512/I                       IoInMux                    0      4619               RISE  1       
I__3512/O                       IoInMux                    259    4878               RISE  1       
nCS2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4878               RISE  1       
nCS2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6884               RISE  1       
nCS2_obuf_iopad/DIN             IO_PAD                     0      6884               RISE  1       
nCS2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8798               RISE  1       
nCS2                            SimpleVGA                  0      8798               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

