{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 22:19:54 2010 " "Info: Processing started: Mon Jul 19 22:19:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cp0 -c cp0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cp0 -c cp0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk register CP_0:inst13\|regs\[6\]\[14\] memory Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3 85.89 MHz 11.643 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 85.89 MHz between source register \"CP_0:inst13\|regs\[6\]\[14\]\" and destination memory \"Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3\" (period= 11.643 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.437 ns + Longest register memory " "Info: + Longest register to memory delay is 11.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CP_0:inst13\|regs\[6\]\[14\] 1 REG LC_X35_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y10_N8; Fanout = 1; REG Node = 'CP_0:inst13\|regs\[6\]\[14\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_0:inst13|regs[6][14] } "NODE_NAME" } } { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.442 ns) 2.124 ns Regfile:inst2\|RF~41630 2 COMB LC_X30_Y13_N4 1 " "Info: 2: + IC(1.682 ns) + CELL(0.442 ns) = 2.124 ns; Loc. = LC_X30_Y13_N4; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41630'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { CP_0:inst13|regs[6][14] Regfile:inst2|RF~41630 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.292 ns) 3.676 ns Regfile:inst2\|RF~41631 3 COMB LC_X32_Y13_N8 1 " "Info: 3: + IC(1.260 ns) + CELL(0.292 ns) = 3.676 ns; Loc. = LC_X32_Y13_N8; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41631'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { Regfile:inst2|RF~41630 Regfile:inst2|RF~41631 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.114 ns) 5.370 ns Regfile:inst2\|RF~41634 4 COMB LC_X30_Y9_N6 1 " "Info: 4: + IC(1.580 ns) + CELL(0.114 ns) = 5.370 ns; Loc. = LC_X30_Y9_N6; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41634'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { Regfile:inst2|RF~41631 Regfile:inst2|RF~41634 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.666 ns Regfile:inst2\|RF~41635 5 COMB LC_X30_Y9_N7 2 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.666 ns; Loc. = LC_X30_Y9_N7; Fanout = 2; COMB Node = 'Regfile:inst2\|RF~41635'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Regfile:inst2|RF~41634 Regfile:inst2|RF~41635 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.292 ns) 8.007 ns Regfile:inst2\|RF~41636 6 COMB LC_X28_Y16_N0 32 " "Info: 6: + IC(2.049 ns) + CELL(0.292 ns) = 8.007 ns; Loc. = LC_X28_Y16_N0; Fanout = 32; COMB Node = 'Regfile:inst2\|RF~41636'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { Regfile:inst2|RF~41635 Regfile:inst2|RF~41636 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.074 ns) + CELL(0.356 ns) 11.437 ns Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3 7 MEM M4K_X19_Y14 1 " "Info: 7: + IC(3.074 ns) + CELL(0.356 ns) = 11.437 ns; Loc. = M4K_X19_Y14; Fanout = 1; MEM Node = 'Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { Regfile:inst2|RF~41636 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 14.08 % ) " "Info: Total cell delay = 1.610 ns ( 14.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.827 ns ( 85.92 % ) " "Info: Total interconnect delay = 9.827 ns ( 85.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.437 ns" { CP_0:inst13|regs[6][14] Regfile:inst2|RF~41630 Regfile:inst2|RF~41631 Regfile:inst2|RF~41634 Regfile:inst2|RF~41635 Regfile:inst2|RF~41636 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.437 ns" { CP_0:inst13|regs[6][14] {} Regfile:inst2|RF~41630 {} Regfile:inst2|RF~41631 {} Regfile:inst2|RF~41634 {} Regfile:inst2|RF~41635 {} Regfile:inst2|RF~41636 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 {} } { 0.000ns 1.682ns 1.260ns 1.580ns 0.182ns 2.049ns 3.074ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.114ns 0.292ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.111 ns - Smallest " "Info: - Smallest clock skew is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.222 ns + Shortest memory " "Info: + Shortest clock path from clock \"PClk\" to destination memory is 3.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 2187 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 2187; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.722 ns) 3.222 ns Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3 2 MEM M4K_X19_Y14 1 " "Info: 2: + IC(1.031 ns) + CELL(0.722 ns) = 3.222 ns; Loc. = M4K_X19_Y14; Fanout = 1; MEM Node = 'Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg3'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 68.00 % ) " "Info: Total cell delay = 2.191 ns ( 68.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.00 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { PClk {} PClk~out0 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"PClk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 2187 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 2187; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns CP_0:inst13\|regs\[6\]\[14\] 2 REG LC_X35_Y10_N8 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X35_Y10_N8; Fanout = 1; REG Node = 'CP_0:inst13\|regs\[6\]\[14\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk CP_0:inst13|regs[6][14] } "NODE_NAME" } } { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk CP_0:inst13|regs[6][14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} CP_0:inst13|regs[6][14] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { PClk {} PClk~out0 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.722ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk CP_0:inst13|regs[6][14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} CP_0:inst13|regs[6][14] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.437 ns" { CP_0:inst13|regs[6][14] Regfile:inst2|RF~41630 Regfile:inst2|RF~41631 Regfile:inst2|RF~41634 Regfile:inst2|RF~41635 Regfile:inst2|RF~41636 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.437 ns" { CP_0:inst13|regs[6][14] {} Regfile:inst2|RF~41630 {} Regfile:inst2|RF~41631 {} Regfile:inst2|RF~41634 {} Regfile:inst2|RF~41635 {} Regfile:inst2|RF~41636 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 {} } { 0.000ns 1.682ns 1.260ns 1.580ns 0.182ns 2.049ns 3.074ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.114ns 0.292ns 0.356ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { PClk {} PClk~out0 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.722ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk CP_0:inst13|regs[6][14] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} CP_0:inst13|regs[6][14] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20 constE\[4\] PClk 21.372 ns memory " "Info: tsu for memory \"Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20\" (data pin = \"constE\[4\]\", clock pin = \"PClk\") is 21.372 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.501 ns + Longest pin memory " "Info: + Longest pin to memory delay is 24.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns constE\[4\] 1 PIN PIN_126 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'constE\[4\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { constE[4] } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 576 -56 112 592 "constE\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.457 ns) + CELL(0.590 ns) 9.516 ns lpm_mux2:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated\|result_node\[4\]~62 2 COMB LC_X28_Y5_N4 269 " "Info: 2: + IC(7.457 ns) + CELL(0.590 ns) = 9.516 ns; Loc. = LC_X28_Y5_N4; Fanout = 269; COMB Node = 'lpm_mux2:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated\|result_node\[4\]~62'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { constE[4] lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 } "NODE_NAME" } } { "db/mux_7fc.tdf" "" { Text "E:/My booK/计组/5/cp0/db/mux_7fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.679 ns) + CELL(0.442 ns) 15.637 ns Regfile:inst2\|RF~41465 3 COMB LC_X35_Y6_N4 1 " "Info: 3: + IC(5.679 ns) + CELL(0.442 ns) = 15.637 ns; Loc. = LC_X35_Y6_N4; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41465'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.121 ns" { lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 Regfile:inst2|RF~41465 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 16.091 ns Regfile:inst2\|RF~41466 4 COMB LC_X35_Y6_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 16.091 ns; Loc. = LC_X35_Y6_N5; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41466'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Regfile:inst2|RF~41465 Regfile:inst2|RF~41466 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.114 ns) 17.827 ns Regfile:inst2\|RF~41467 5 COMB LC_X30_Y7_N6 1 " "Info: 5: + IC(1.622 ns) + CELL(0.114 ns) = 17.827 ns; Loc. = LC_X30_Y7_N6; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41467'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { Regfile:inst2|RF~41466 Regfile:inst2|RF~41467 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 18.363 ns Regfile:inst2\|RF~41470 6 COMB LC_X30_Y7_N4 1 " "Info: 6: + IC(0.422 ns) + CELL(0.114 ns) = 18.363 ns; Loc. = LC_X30_Y7_N4; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~41470'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Regfile:inst2|RF~41467 Regfile:inst2|RF~41470 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.114 ns) 20.179 ns Regfile:inst2\|RF~41481 7 COMB LC_X29_Y14_N6 2 " "Info: 7: + IC(1.702 ns) + CELL(0.114 ns) = 20.179 ns; Loc. = LC_X29_Y14_N6; Fanout = 2; COMB Node = 'Regfile:inst2\|RF~41481'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { Regfile:inst2|RF~41470 Regfile:inst2|RF~41481 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.114 ns) 21.899 ns Regfile:inst2\|RF~41482 8 COMB LC_X24_Y18_N6 32 " "Info: 8: + IC(1.606 ns) + CELL(0.114 ns) = 21.899 ns; Loc. = LC_X24_Y18_N6; Fanout = 32; COMB Node = 'Regfile:inst2\|RF~41482'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Regfile:inst2|RF~41481 Regfile:inst2|RF~41482 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.356 ns) 24.501 ns Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20 9 MEM M4K_X19_Y14 1 " "Info: 9: + IC(2.246 ns) + CELL(0.356 ns) = 24.501 ns; Loc. = M4K_X19_Y14; Fanout = 1; MEM Node = 'Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { Regfile:inst2|RF~41482 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.427 ns ( 13.99 % ) " "Info: Total cell delay = 3.427 ns ( 13.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.074 ns ( 86.01 % ) " "Info: Total interconnect delay = 21.074 ns ( 86.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.501 ns" { constE[4] lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 Regfile:inst2|RF~41465 Regfile:inst2|RF~41466 Regfile:inst2|RF~41467 Regfile:inst2|RF~41470 Regfile:inst2|RF~41481 Regfile:inst2|RF~41482 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.501 ns" { constE[4] {} constE[4]~out0 {} lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 {} Regfile:inst2|RF~41465 {} Regfile:inst2|RF~41466 {} Regfile:inst2|RF~41467 {} Regfile:inst2|RF~41470 {} Regfile:inst2|RF~41481 {} Regfile:inst2|RF~41482 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 {} } { 0.000ns 0.000ns 7.457ns 5.679ns 0.340ns 1.622ns 0.422ns 1.702ns 1.606ns 2.246ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.222 ns - Shortest memory " "Info: - Shortest clock path from clock \"PClk\" to destination memory is 3.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 2187 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 2187; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.722 ns) 3.222 ns Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20 2 MEM M4K_X19_Y14 1 " "Info: 2: + IC(1.031 ns) + CELL(0.722 ns) = 3.222 ns; Loc. = M4K_X19_Y14; Fanout = 1; MEM Node = 'Regfile:inst2\|altsyncram:RF__dual_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~porta_datain_reg20'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 68.00 % ) " "Info: Total cell delay = 2.191 ns ( 68.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.00 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { PClk {} PClk~out0 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.501 ns" { constE[4] lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 Regfile:inst2|RF~41465 Regfile:inst2|RF~41466 Regfile:inst2|RF~41467 Regfile:inst2|RF~41470 Regfile:inst2|RF~41481 Regfile:inst2|RF~41482 Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.501 ns" { constE[4] {} constE[4]~out0 {} lpm_mux2:inst6|lpm_mux:lpm_mux_component|mux_7fc:auto_generated|result_node[4]~62 {} Regfile:inst2|RF~41465 {} Regfile:inst2|RF~41466 {} Regfile:inst2|RF~41467 {} Regfile:inst2|RF~41470 {} Regfile:inst2|RF~41481 {} Regfile:inst2|RF~41482 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 {} } { 0.000ns 0.000ns 7.457ns 5.679ns 0.340ns 1.622ns 0.422ns 1.702ns 1.606ns 2.246ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { PClk Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { PClk {} PClk~out0 {} Regfile:inst2|altsyncram:RF__dual_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~porta_datain_reg20 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk Data1\[30\] Regfile:inst2\|RF~3564 21.567 ns register " "Info: tco from clock \"PClk\" to destination pin \"Data1\[30\]\" through register \"Regfile:inst2\|RF~3564\" is 21.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 2187 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 2187; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns Regfile:inst2\|RF~3564 2 REG LC_X24_Y14_N6 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X24_Y14_N6; Fanout = 1; REG Node = 'Regfile:inst2\|RF~3564'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk Regfile:inst2|RF~3564 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk Regfile:inst2|RF~3564 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} Regfile:inst2|RF~3564 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.132 ns + Longest register pin " "Info: + Longest register to pin delay is 18.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst2\|RF~3564 1 REG LC_X24_Y14_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y14_N6; Fanout = 1; REG Node = 'Regfile:inst2\|RF~3564'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst2|RF~3564 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.114 ns) 2.263 ns Regfile:inst2\|RF~40585 2 COMB LC_X30_Y17_N7 1 " "Info: 2: + IC(2.149 ns) + CELL(0.114 ns) = 2.263 ns; Loc. = LC_X30_Y17_N7; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40585'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { Regfile:inst2|RF~3564 Regfile:inst2|RF~40585 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.711 ns) + CELL(0.442 ns) 6.416 ns Regfile:inst2\|RF~40586 3 COMB LC_X28_Y19_N2 1 " "Info: 3: + IC(3.711 ns) + CELL(0.442 ns) = 6.416 ns; Loc. = LC_X28_Y19_N2; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40586'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { Regfile:inst2|RF~40585 Regfile:inst2|RF~40586 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.590 ns) 9.012 ns Regfile:inst2\|RF~40589 4 COMB LC_X29_Y21_N5 1 " "Info: 4: + IC(2.006 ns) + CELL(0.590 ns) = 9.012 ns; Loc. = LC_X29_Y21_N5; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40589'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { Regfile:inst2|RF~40586 Regfile:inst2|RF~40589 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 9.550 ns Regfile:inst2\|RF~40592 5 COMB LC_X29_Y21_N8 1 " "Info: 5: + IC(0.424 ns) + CELL(0.114 ns) = 9.550 ns; Loc. = LC_X29_Y21_N8; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40592'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Regfile:inst2|RF~40589 Regfile:inst2|RF~40592 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.846 ns Regfile:inst2\|RF~40593 6 COMB LC_X29_Y21_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 9.846 ns; Loc. = LC_X29_Y21_N9; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40593'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Regfile:inst2|RF~40592 Regfile:inst2|RF~40593 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.162 ns) + CELL(2.124 ns) 18.132 ns Data1\[30\] 7 PIN PIN_59 0 " "Info: 7: + IC(6.162 ns) + CELL(2.124 ns) = 18.132 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'Data1\[30\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { Regfile:inst2|RF~40593 Data1[30] } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 32 600 776 48 "Data1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.498 ns ( 19.29 % ) " "Info: Total cell delay = 3.498 ns ( 19.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.634 ns ( 80.71 % ) " "Info: Total interconnect delay = 14.634 ns ( 80.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.132 ns" { Regfile:inst2|RF~3564 Regfile:inst2|RF~40585 Regfile:inst2|RF~40586 Regfile:inst2|RF~40589 Regfile:inst2|RF~40592 Regfile:inst2|RF~40593 Data1[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.132 ns" { Regfile:inst2|RF~3564 {} Regfile:inst2|RF~40585 {} Regfile:inst2|RF~40586 {} Regfile:inst2|RF~40589 {} Regfile:inst2|RF~40592 {} Regfile:inst2|RF~40593 {} Data1[30] {} } { 0.000ns 2.149ns 3.711ns 2.006ns 0.424ns 0.182ns 6.162ns } { 0.000ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk Regfile:inst2|RF~3564 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} Regfile:inst2|RF~3564 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.132 ns" { Regfile:inst2|RF~3564 Regfile:inst2|RF~40585 Regfile:inst2|RF~40586 Regfile:inst2|RF~40589 Regfile:inst2|RF~40592 Regfile:inst2|RF~40593 Data1[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.132 ns" { Regfile:inst2|RF~3564 {} Regfile:inst2|RF~40585 {} Regfile:inst2|RF~40586 {} Regfile:inst2|RF~40589 {} Regfile:inst2|RF~40592 {} Regfile:inst2|RF~40593 {} Data1[30] {} } { 0.000ns 2.149ns 3.711ns 2.006ns 0.424ns 0.182ns 6.162ns } { 0.000ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Read1\[1\] Data1\[30\] 26.713 ns Longest " "Info: Longest tpd from source pin \"Read1\[1\]\" to destination pin \"Data1\[30\]\" is 26.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Read1\[1\] 1 PIN PIN_82 240 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_82; Fanout = 240; PIN Node = 'Read1\[1\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[1] } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 32 216 384 48 "Read1\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.927 ns) + CELL(0.442 ns) 10.844 ns Regfile:inst2\|RF~40585 2 COMB LC_X30_Y17_N7 1 " "Info: 2: + IC(8.927 ns) + CELL(0.442 ns) = 10.844 ns; Loc. = LC_X30_Y17_N7; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40585'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.369 ns" { Read1[1] Regfile:inst2|RF~40585 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.711 ns) + CELL(0.442 ns) 14.997 ns Regfile:inst2\|RF~40586 3 COMB LC_X28_Y19_N2 1 " "Info: 3: + IC(3.711 ns) + CELL(0.442 ns) = 14.997 ns; Loc. = LC_X28_Y19_N2; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40586'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { Regfile:inst2|RF~40585 Regfile:inst2|RF~40586 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.590 ns) 17.593 ns Regfile:inst2\|RF~40589 4 COMB LC_X29_Y21_N5 1 " "Info: 4: + IC(2.006 ns) + CELL(0.590 ns) = 17.593 ns; Loc. = LC_X29_Y21_N5; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40589'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { Regfile:inst2|RF~40586 Regfile:inst2|RF~40589 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 18.131 ns Regfile:inst2\|RF~40592 5 COMB LC_X29_Y21_N8 1 " "Info: 5: + IC(0.424 ns) + CELL(0.114 ns) = 18.131 ns; Loc. = LC_X29_Y21_N8; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40592'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Regfile:inst2|RF~40589 Regfile:inst2|RF~40592 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.427 ns Regfile:inst2\|RF~40593 6 COMB LC_X29_Y21_N9 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 18.427 ns; Loc. = LC_X29_Y21_N9; Fanout = 1; COMB Node = 'Regfile:inst2\|RF~40593'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Regfile:inst2|RF~40592 Regfile:inst2|RF~40593 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.162 ns) + CELL(2.124 ns) 26.713 ns Data1\[30\] 7 PIN PIN_59 0 " "Info: 7: + IC(6.162 ns) + CELL(2.124 ns) = 26.713 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'Data1\[30\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.286 ns" { Regfile:inst2|RF~40593 Data1[30] } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 32 600 776 48 "Data1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.301 ns ( 19.84 % ) " "Info: Total cell delay = 5.301 ns ( 19.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.412 ns ( 80.16 % ) " "Info: Total interconnect delay = 21.412 ns ( 80.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.713 ns" { Read1[1] Regfile:inst2|RF~40585 Regfile:inst2|RF~40586 Regfile:inst2|RF~40589 Regfile:inst2|RF~40592 Regfile:inst2|RF~40593 Data1[30] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.713 ns" { Read1[1] {} Read1[1]~out0 {} Regfile:inst2|RF~40585 {} Regfile:inst2|RF~40586 {} Regfile:inst2|RF~40589 {} Regfile:inst2|RF~40592 {} Regfile:inst2|RF~40593 {} Data1[30] {} } { 0.000ns 0.000ns 8.927ns 3.711ns 2.006ns 0.424ns 0.182ns 6.162ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.590ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "CP_0:inst13\|regs\[4\]\[4\] Reset PClk -1.263 ns register " "Info: th for register \"CP_0:inst13\|regs\[4\]\[4\]\" (data pin = \"Reset\", clock pin = \"PClk\") is -1.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 2187 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 2187; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 0 -120 48 16 "PClk" "" } { 168 584 600 224 "PClk" "" } { 440 728 768 456 "PClk" "" } { 552 480 568 568 "PClk" "" } { 104 336 392 120 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns CP_0:inst13\|regs\[4\]\[4\] 2 REG LC_X27_Y13_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; REG Node = 'CP_0:inst13\|regs\[4\]\[4\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { PClk CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} CP_0:inst13|regs[4][4] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.456 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Reset 1 PIN PIN_28 157 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 157; PIN Node = 'Reset'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { -16 -120 48 0 "Reset" "" } { 568 472 568 584 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.114 ns) 3.128 ns CP_0:inst13\|regs\[4\]\[0\]~36630 2 COMB LC_X27_Y13_N1 32 " "Info: 2: + IC(1.545 ns) + CELL(0.114 ns) = 3.128 ns; Loc. = LC_X27_Y13_N1; Fanout = 32; COMB Node = 'CP_0:inst13\|regs\[4\]\[0\]~36630'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { Reset CP_0:inst13|regs[4][0]~36630 } "NODE_NAME" } } { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.867 ns) 4.456 ns CP_0:inst13\|regs\[4\]\[4\] 3 REG LC_X27_Y13_N3 1 " "Info: 3: + IC(0.461 ns) + CELL(0.867 ns) = 4.456 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; REG Node = 'CP_0:inst13\|regs\[4\]\[4\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { CP_0:inst13|regs[4][0]~36630 CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 54.98 % ) " "Info: Total cell delay = 2.450 ns ( 54.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.006 ns ( 45.02 % ) " "Info: Total interconnect delay = 2.006 ns ( 45.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { Reset CP_0:inst13|regs[4][0]~36630 CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { Reset {} Reset~out0 {} CP_0:inst13|regs[4][0]~36630 {} CP_0:inst13|regs[4][4] {} } { 0.000ns 0.000ns 1.545ns 0.461ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { PClk CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { PClk {} PClk~out0 {} CP_0:inst13|regs[4][4] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { Reset CP_0:inst13|regs[4][0]~36630 CP_0:inst13|regs[4][4] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { Reset {} Reset~out0 {} CP_0:inst13|regs[4][0]~36630 {} CP_0:inst13|regs[4][4] {} } { 0.000ns 0.000ns 1.545ns 0.461ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 22:19:58 2010 " "Info: Processing ended: Mon Jul 19 22:19:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
