{
  "module_name": "hw.h",
  "hash_id": "fc999e448d0f2dce653548fe3fb1a9c700f3d6738fdf14b7f60888f489040903",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/via/hw.h",
  "human_readable_source": " \n \n\n#ifndef __HW_H__\n#define __HW_H__\n\n#include <linux/seq_file.h>\n\n#include \"viamode.h\"\n#include \"global.h\"\n#include \"via_modesetting.h\"\n\n#define viafb_read_reg(p, i)\t\t\tvia_read_reg(p, i)\n#define viafb_write_reg(i, p, d)\t\tvia_write_reg(p, i, d)\n#define viafb_write_reg_mask(i, p, d, m)\tvia_write_reg_mask(p, i, d, m)\n\n \n#define VIA_LDVP0\t0x00000001\n#define VIA_LDVP1\t0x00000002\n#define VIA_DVP0\t0x00000004\n#define VIA_CRT\t\t0x00000010\n#define VIA_DVP1\t0x00000020\n#define VIA_LVDS1\t0x00000040\n#define VIA_LVDS2\t0x00000080\n\n \n#define VIA_STATE_ON\t\t0\n#define VIA_STATE_STANDBY\t1\n#define VIA_STATE_SUSPEND\t2\n#define VIA_STATE_OFF\t\t3\n\n \n#define VIA_HSYNC_NEGATIVE\t0x01\n#define VIA_VSYNC_NEGATIVE\t0x02\n\n \n \n \n#define IGA2_HOR_TOTAL_SHADOW_FORMULA(x)           ((x/8)-5)\n#define IGA2_HOR_BLANK_END_SHADOW_FORMULA(x, y)     (((x+y)/8)-1)\n#define IGA2_VER_TOTAL_SHADOW_FORMULA(x)           ((x)-2)\n#define IGA2_VER_ADDR_SHADOW_FORMULA(x)            ((x)-1)\n#define IGA2_VER_BLANK_START_SHADOW_FORMULA(x)     ((x)-1)\n#define IGA2_VER_BLANK_END_SHADOW_FORMULA(x, y)     ((x+y)-1)\n#define IGA2_VER_SYNC_START_SHADOW_FORMULA(x)      (x)\n#define IGA2_VER_SYNC_END_SHADOW_FORMULA(x, y)      (x+y)\n\n \n\n \n#define IGA2_SHADOW_HOR_TOTAL_REG_NUM       2\n \n#define IGA2_SHADOW_HOR_BLANK_END_REG_NUM   1\n \n#define IGA2_SHADOW_VER_TOTAL_REG_NUM       2\n \n#define IGA2_SHADOW_VER_ADDR_REG_NUM        2\n \n#define IGA2_SHADOW_VER_BLANK_START_REG_NUM 2\n \n#define IGA2_SHADOW_VER_BLANK_END_REG_NUM   2\n \n#define IGA2_SHADOW_VER_SYNC_START_REG_NUM  2\n \n#define IGA2_SHADOW_VER_SYNC_END_REG_NUM    1\n\n \n\n \n#define IGA1_FETCH_COUNT_REG_NUM        2\n \n#define IGA1_FETCH_COUNT_ALIGN_BYTE     16\n \n#define IGA1_FETCH_COUNT_PATCH_VALUE    4\n#define IGA1_FETCH_COUNT_FORMULA(x, y)   \\\n\t(((x*y)/IGA1_FETCH_COUNT_ALIGN_BYTE) + IGA1_FETCH_COUNT_PATCH_VALUE)\n\n \n#define IGA2_FETCH_COUNT_REG_NUM        2\n#define IGA2_FETCH_COUNT_ALIGN_BYTE     16\n#define IGA2_FETCH_COUNT_PATCH_VALUE    0\n#define IGA2_FETCH_COUNT_FORMULA(x, y)   \\\n\t(((x*y)/IGA2_FETCH_COUNT_ALIGN_BYTE) + IGA2_FETCH_COUNT_PATCH_VALUE)\n\n \n\n \n#define IGA1_STARTING_ADDR_REG_NUM      4\n \n#define IGA2_STARTING_ADDR_REG_NUM      3\n\n \n \n \n#define K800_IGA1_FIFO_MAX_DEPTH                384\n \n#define K800_IGA1_FIFO_THRESHOLD                328\n \n#define K800_IGA1_FIFO_HIGH_THRESHOLD           296\n \n\t\t\t\t \n#define K800_IGA1_DISPLAY_QUEUE_EXPIRE_NUM      0\n\n \n#define K800_IGA2_FIFO_MAX_DEPTH                384\n \n#define K800_IGA2_FIFO_THRESHOLD                328\n \n#define K800_IGA2_FIFO_HIGH_THRESHOLD           296\n \n#define K800_IGA2_DISPLAY_QUEUE_EXPIRE_NUM      128\n\n \n#define P880_IGA1_FIFO_MAX_DEPTH                192\n \n#define P880_IGA1_FIFO_THRESHOLD                128\n \n#define P880_IGA1_FIFO_HIGH_THRESHOLD           64\n \n\t\t\t\t \n#define P880_IGA1_DISPLAY_QUEUE_EXPIRE_NUM      0\n\n \n#define P880_IGA2_FIFO_MAX_DEPTH                96\n \n#define P880_IGA2_FIFO_THRESHOLD                64\n \n#define P880_IGA2_FIFO_HIGH_THRESHOLD           32\n \n#define P880_IGA2_DISPLAY_QUEUE_EXPIRE_NUM      128\n\n \n\n \n#define CN700_IGA1_FIFO_MAX_DEPTH               96\n \n#define CN700_IGA1_FIFO_THRESHOLD               80\n \n#define CN700_IGA1_FIFO_HIGH_THRESHOLD          64\n \n#define CN700_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     0\n \n#define CN700_IGA2_FIFO_MAX_DEPTH               96\n \n#define CN700_IGA2_FIFO_THRESHOLD               80\n \n#define CN700_IGA2_FIFO_HIGH_THRESHOLD          32\n \n#define CN700_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     128\n\n \n \n#define CX700_IGA1_FIFO_MAX_DEPTH               192\n \n#define CX700_IGA1_FIFO_THRESHOLD               128\n \n#define CX700_IGA1_FIFO_HIGH_THRESHOLD          128\n \n#define CX700_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     124\n\n \n#define CX700_IGA2_FIFO_MAX_DEPTH               96\n \n#define CX700_IGA2_FIFO_THRESHOLD               64\n \n#define CX700_IGA2_FIFO_HIGH_THRESHOLD          32\n \n#define CX700_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     128\n\n \n \n#define K8M890_IGA1_FIFO_MAX_DEPTH               360\n \n#define K8M890_IGA1_FIFO_THRESHOLD               328\n \n#define K8M890_IGA1_FIFO_HIGH_THRESHOLD          296\n \n#define K8M890_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     124\n\n \n#define K8M890_IGA2_FIFO_MAX_DEPTH               360\n \n#define K8M890_IGA2_FIFO_THRESHOLD               328\n \n#define K8M890_IGA2_FIFO_HIGH_THRESHOLD          296\n \n#define K8M890_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     124\n\n \n \n#define P4M890_IGA1_FIFO_MAX_DEPTH               96\n \n#define P4M890_IGA1_FIFO_THRESHOLD               76\n \n#define P4M890_IGA1_FIFO_HIGH_THRESHOLD          64\n \n#define P4M890_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     32\n \n#define P4M890_IGA2_FIFO_MAX_DEPTH               96\n \n#define P4M890_IGA2_FIFO_THRESHOLD               76\n \n#define P4M890_IGA2_FIFO_HIGH_THRESHOLD          64\n \n#define P4M890_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     32\n\n \n \n#define P4M900_IGA1_FIFO_MAX_DEPTH               96\n \n#define P4M900_IGA1_FIFO_THRESHOLD               76\n \n#define P4M900_IGA1_FIFO_HIGH_THRESHOLD          76\n \n#define P4M900_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     32\n \n#define P4M900_IGA2_FIFO_MAX_DEPTH               96\n \n#define P4M900_IGA2_FIFO_THRESHOLD               76\n \n#define P4M900_IGA2_FIFO_HIGH_THRESHOLD          76\n \n#define P4M900_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     32\n\n \n \n#define VX800_IGA1_FIFO_MAX_DEPTH               192\n \n#define VX800_IGA1_FIFO_THRESHOLD               152\n \n#define VX800_IGA1_FIFO_HIGH_THRESHOLD          152\n \n#define VX800_IGA1_DISPLAY_QUEUE_EXPIRE_NUM      64\n \n#define VX800_IGA2_FIFO_MAX_DEPTH               96\n \n#define VX800_IGA2_FIFO_THRESHOLD               64\n \n#define VX800_IGA2_FIFO_HIGH_THRESHOLD          32\n \n#define VX800_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     128\n\n \n#define VX855_IGA1_FIFO_MAX_DEPTH               400\n#define VX855_IGA1_FIFO_THRESHOLD               320\n#define VX855_IGA1_FIFO_HIGH_THRESHOLD          320\n#define VX855_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     160\n\n#define VX855_IGA2_FIFO_MAX_DEPTH               200\n#define VX855_IGA2_FIFO_THRESHOLD               160\n#define VX855_IGA2_FIFO_HIGH_THRESHOLD          160\n#define VX855_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     320\n\n \n#define VX900_IGA1_FIFO_MAX_DEPTH               400\n#define VX900_IGA1_FIFO_THRESHOLD               320\n#define VX900_IGA1_FIFO_HIGH_THRESHOLD          320\n#define VX900_IGA1_DISPLAY_QUEUE_EXPIRE_NUM     160\n\n#define VX900_IGA2_FIFO_MAX_DEPTH               192\n#define VX900_IGA2_FIFO_THRESHOLD               160\n#define VX900_IGA2_FIFO_HIGH_THRESHOLD          160\n#define VX900_IGA2_DISPLAY_QUEUE_EXPIRE_NUM     320\n\n#define IGA1_FIFO_DEPTH_SELECT_REG_NUM          1\n#define IGA1_FIFO_THRESHOLD_REG_NUM             2\n#define IGA1_FIFO_HIGH_THRESHOLD_REG_NUM        2\n#define IGA1_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM   1\n\n#define IGA2_FIFO_DEPTH_SELECT_REG_NUM          3\n#define IGA2_FIFO_THRESHOLD_REG_NUM             2\n#define IGA2_FIFO_HIGH_THRESHOLD_REG_NUM        2\n#define IGA2_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM   1\n\n#define IGA1_FIFO_DEPTH_SELECT_FORMULA(x)                   ((x/2)-1)\n#define IGA1_FIFO_THRESHOLD_FORMULA(x)                      (x/4)\n#define IGA1_DISPLAY_QUEUE_EXPIRE_NUM_FORMULA(x)            (x/4)\n#define IGA1_FIFO_HIGH_THRESHOLD_FORMULA(x)                 (x/4)\n#define IGA2_FIFO_DEPTH_SELECT_FORMULA(x)                   (((x/2)/4)-1)\n#define IGA2_FIFO_THRESHOLD_FORMULA(x)                      (x/4)\n#define IGA2_DISPLAY_QUEUE_EXPIRE_NUM_FORMULA(x)            (x/4)\n#define IGA2_FIFO_HIGH_THRESHOLD_FORMULA(x)                 (x/4)\n\n \n \n \n\n \n#define LCD_POWER_SEQ_TD0               500000\n \n#define LCD_POWER_SEQ_TD1               50000\n \n#define LCD_POWER_SEQ_TD2               0\n \n#define LCD_POWER_SEQ_TD3               210000\n \n#define CLE266_POWER_SEQ_UNIT           71\n \n#define K800_POWER_SEQ_UNIT             142\n \n#define P880_POWER_SEQ_UNIT             572\n\n#define CLE266_POWER_SEQ_FORMULA(x)     ((x)/CLE266_POWER_SEQ_UNIT)\n#define K800_POWER_SEQ_FORMULA(x)       ((x)/K800_POWER_SEQ_UNIT)\n#define P880_POWER_SEQ_FORMULA(x)       ((x)/P880_POWER_SEQ_UNIT)\n\n \n#define LCD_POWER_SEQ_TD0_REG_NUM       2\n \n#define LCD_POWER_SEQ_TD1_REG_NUM       2\n \n#define LCD_POWER_SEQ_TD2_REG_NUM       2\n \n#define LCD_POWER_SEQ_TD3_REG_NUM       2\n\n \n \n \n\n \n#define CLE266_LCD_HOR_SCF_FORMULA(x, y)   (((x-1)*1024)/(y-1))\n \n#define CLE266_LCD_VER_SCF_FORMULA(x, y)   (((x-1)*1024)/(y-1))\n \n#define K800_LCD_HOR_SCF_FORMULA(x, y)     (((x-1)*4096)/(y-1))\n \n#define K800_LCD_VER_SCF_FORMULA(x, y)     (((x-1)*2048)/(y-1))\n\n \n#define LCD_HOR_SCALING_FACTOR_REG_NUM  3\n \n#define LCD_VER_SCALING_FACTOR_REG_NUM  3\n \n#define LCD_HOR_SCALING_FACTOR_REG_NUM_CLE  2\n \n#define LCD_VER_SCALING_FACTOR_REG_NUM_CLE  2\n\nstruct io_register {\n\tu8 io_addr;\n\tu8 start_bit;\n\tu8 end_bit;\n};\n\n \n\n \nstruct iga2_shadow_hor_total {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_HOR_TOTAL_REG_NUM];\n};\n\n \nstruct iga2_shadow_hor_blank_end {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_HOR_BLANK_END_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_total {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_TOTAL_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_addr {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_ADDR_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_blank_start {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_BLANK_START_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_blank_end {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_BLANK_END_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_sync_start {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_SYNC_START_REG_NUM];\n};\n\n \nstruct iga2_shadow_ver_sync_end {\n\tint reg_num;\n\tstruct io_register reg[IGA2_SHADOW_VER_SYNC_END_REG_NUM];\n};\n\n \nstruct iga1_fetch_count {\n\tint reg_num;\n\tstruct io_register reg[IGA1_FETCH_COUNT_REG_NUM];\n};\n\n \nstruct iga2_fetch_count {\n\tint reg_num;\n\tstruct io_register reg[IGA2_FETCH_COUNT_REG_NUM];\n};\n\nstruct fetch_count {\n\tstruct iga1_fetch_count iga1_fetch_count_reg;\n\tstruct iga2_fetch_count iga2_fetch_count_reg;\n};\n\n \nstruct iga1_starting_addr {\n\tint reg_num;\n\tstruct io_register reg[IGA1_STARTING_ADDR_REG_NUM];\n};\n\nstruct iga2_starting_addr {\n\tint reg_num;\n\tstruct io_register reg[IGA2_STARTING_ADDR_REG_NUM];\n};\n\nstruct starting_addr {\n\tstruct iga1_starting_addr iga1_starting_addr_reg;\n\tstruct iga2_starting_addr iga2_starting_addr_reg;\n};\n\n \nstruct lcd_pwd_seq_td0 {\n\tint reg_num;\n\tstruct io_register reg[LCD_POWER_SEQ_TD0_REG_NUM];\n};\n\nstruct lcd_pwd_seq_td1 {\n\tint reg_num;\n\tstruct io_register reg[LCD_POWER_SEQ_TD1_REG_NUM];\n};\n\nstruct lcd_pwd_seq_td2 {\n\tint reg_num;\n\tstruct io_register reg[LCD_POWER_SEQ_TD2_REG_NUM];\n};\n\nstruct lcd_pwd_seq_td3 {\n\tint reg_num;\n\tstruct io_register reg[LCD_POWER_SEQ_TD3_REG_NUM];\n};\n\nstruct _lcd_pwd_seq_timer {\n\tstruct lcd_pwd_seq_td0 td0;\n\tstruct lcd_pwd_seq_td1 td1;\n\tstruct lcd_pwd_seq_td2 td2;\n\tstruct lcd_pwd_seq_td3 td3;\n};\n\n \nstruct _lcd_hor_scaling_factor {\n\tint reg_num;\n\tstruct io_register reg[LCD_HOR_SCALING_FACTOR_REG_NUM];\n};\n\nstruct _lcd_ver_scaling_factor {\n\tint reg_num;\n\tstruct io_register reg[LCD_VER_SCALING_FACTOR_REG_NUM];\n};\n\nstruct _lcd_scaling_factor {\n\tstruct _lcd_hor_scaling_factor lcd_hor_scaling_factor;\n\tstruct _lcd_ver_scaling_factor lcd_ver_scaling_factor;\n};\n\nstruct pll_limit {\n\tu16 multiplier_min;\n\tu16 multiplier_max;\n\tu8 divisor;\n\tu8 rshift;\n};\n\nstruct rgbLUT {\n\tu8 red;\n\tu8 green;\n\tu8 blue;\n};\n\nstruct lcd_pwd_seq_timer {\n\tu16 td0;\n\tu16 td1;\n\tu16 td2;\n\tu16 td3;\n};\n\n \nstruct iga1_fifo_depth_select {\n\tint reg_num;\n\tstruct io_register reg[IGA1_FIFO_DEPTH_SELECT_REG_NUM];\n};\n\nstruct iga1_fifo_threshold_select {\n\tint reg_num;\n\tstruct io_register reg[IGA1_FIFO_THRESHOLD_REG_NUM];\n};\n\nstruct iga1_fifo_high_threshold_select {\n\tint reg_num;\n\tstruct io_register reg[IGA1_FIFO_HIGH_THRESHOLD_REG_NUM];\n};\n\nstruct iga1_display_queue_expire_num {\n\tint reg_num;\n\tstruct io_register reg[IGA1_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM];\n};\n\nstruct iga2_fifo_depth_select {\n\tint reg_num;\n\tstruct io_register reg[IGA2_FIFO_DEPTH_SELECT_REG_NUM];\n};\n\nstruct iga2_fifo_threshold_select {\n\tint reg_num;\n\tstruct io_register reg[IGA2_FIFO_THRESHOLD_REG_NUM];\n};\n\nstruct iga2_fifo_high_threshold_select {\n\tint reg_num;\n\tstruct io_register reg[IGA2_FIFO_HIGH_THRESHOLD_REG_NUM];\n};\n\nstruct iga2_display_queue_expire_num {\n\tint reg_num;\n\tstruct io_register reg[IGA2_DISPLAY_QUEUE_EXPIRE_NUM_REG_NUM];\n};\n\nstruct fifo_depth_select {\n\tstruct iga1_fifo_depth_select iga1_fifo_depth_select_reg;\n\tstruct iga2_fifo_depth_select iga2_fifo_depth_select_reg;\n};\n\nstruct fifo_threshold_select {\n\tstruct iga1_fifo_threshold_select iga1_fifo_threshold_select_reg;\n\tstruct iga2_fifo_threshold_select iga2_fifo_threshold_select_reg;\n};\n\nstruct fifo_high_threshold_select {\n\tstruct iga1_fifo_high_threshold_select\n\t iga1_fifo_high_threshold_select_reg;\n\tstruct iga2_fifo_high_threshold_select\n\t iga2_fifo_high_threshold_select_reg;\n};\n\nstruct display_queue_expire_num {\n\tstruct iga1_display_queue_expire_num\n\t iga1_display_queue_expire_num_reg;\n\tstruct iga2_display_queue_expire_num\n\t iga2_display_queue_expire_num_reg;\n};\n\nstruct iga2_shadow_crtc_timing {\n\tstruct iga2_shadow_hor_total hor_total_shadow;\n\tstruct iga2_shadow_hor_blank_end hor_blank_end_shadow;\n\tstruct iga2_shadow_ver_total ver_total_shadow;\n\tstruct iga2_shadow_ver_addr ver_addr_shadow;\n\tstruct iga2_shadow_ver_blank_start ver_blank_start_shadow;\n\tstruct iga2_shadow_ver_blank_end ver_blank_end_shadow;\n\tstruct iga2_shadow_ver_sync_start ver_sync_start_shadow;\n\tstruct iga2_shadow_ver_sync_end ver_sync_end_shadow;\n};\n\n \n#define CLE266_FUNCTION3    0x3123\n#define KM400_FUNCTION3     0x3205\n#define CN400_FUNCTION2     0x2259\n#define CN400_FUNCTION3     0x3259\n \n#define CN700_FUNCTION2     0x2314\n#define CN700_FUNCTION3     0x3208\n \n#define CX700_FUNCTION2     0x2324\n#define CX700_FUNCTION3     0x3324\n \n#define KM800_FUNCTION3      0x3204\n \n#define KM890_FUNCTION3      0x3336\n \n#define P4M890_FUNCTION3     0x3327\n \n#define CN750_FUNCTION3     0x3208\n \n#define P4M900_FUNCTION3    0x3364\n \n#define VX800_FUNCTION3     0x3353\n \n#define VX855_FUNCTION3     0x3409\n \n#define VX900_FUNCTION3     0x3410\n\nstruct IODATA {\n\tu8 Index;\n\tu8 Mask;\n\tu8 Data;\n};\n\nstruct pci_device_id_info {\n\tu32 vendor;\n\tu32 device;\n\tu32 chip_index;\n};\n\nstruct via_device_mapping {\n\tu32 device;\n\tconst char *name;\n};\n\nextern int viafb_SAMM_ON;\nextern int viafb_dual_fb;\nextern int viafb_LCD2_ON;\nextern int viafb_LCD_ON;\nextern int viafb_DVI_ON;\nextern int viafb_hotplug;\n\nstruct via_display_timing var_to_timing(const struct fb_var_screeninfo *var,\n\tu16 cxres, u16 cyres);\nvoid viafb_fill_crtc_timing(const struct fb_var_screeninfo *var,\n\tu16 cxres, u16 cyres, int iga);\nvoid viafb_set_vclock(u32 CLK, int set_iga);\nvoid viafb_load_reg(int timing_value, int viafb_load_reg_num,\n\tstruct io_register *reg,\n\t      int io_type);\nvoid via_set_source(u32 devices, u8 iga);\nvoid via_set_state(u32 devices, u8 state);\nvoid via_set_sync_polarity(u32 devices, u8 polarity);\nu32 via_parse_odev(char *input, char **end);\nvoid via_odev_to_seq(struct seq_file *m, u32 odev);\nvoid init_ad9389(void);\n \nvoid viafb_lock_crt(void);\nvoid viafb_unlock_crt(void);\nvoid viafb_load_fetch_count_reg(int h_addr, int bpp_byte, int set_iga);\nvoid viafb_write_regx(struct io_reg RegTable[], int ItemNum);\nvoid viafb_load_FIFO_reg(int set_iga, int hor_active, int ver_active);\nvoid viafb_set_dpa_gfx(int output_interface, struct GFX_DPA_SETTING\\\n\t\t\t\t\t*p_gfx_dpa_setting);\n\nint viafb_setmode(void);\nvoid viafb_fill_var_timing_info(struct fb_var_screeninfo *var,\n\tconst struct fb_videomode *mode);\nvoid viafb_init_chip_info(int chip_type);\nvoid viafb_init_dac(int set_iga);\nint viafb_get_refresh(int hres, int vres, u32 float_refresh);\nvoid viafb_update_device_setting(int hres, int vres, int bpp, int flag);\n\nvoid viafb_set_iga_path(void);\nvoid viafb_set_primary_color_register(u8 index, u8 red, u8 green, u8 blue);\nvoid viafb_set_secondary_color_register(u8 index, u8 red, u8 green, u8 blue);\nvoid viafb_get_fb_info(unsigned int *fb_base, unsigned int *fb_len);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}