
Bai8_ESP_Wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030d0  08008ec0  08008ec0  00018ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf90  0800bf90  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf90  0800bf90  0001bf90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf98  0800bf98  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf98  0800bf98  0001bf98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf9c  0800bf9c  0001bf9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800bfa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          000004c4  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000550  20000550  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001987d  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000044b3  00000000  00000000  0003997c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017c0  00000000  00000000  0003de30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001278  00000000  00000000  0003f5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000272a6  00000000  00000000  00040868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000210f0  00000000  00000000  00067b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e1436  00000000  00000000  00088bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006ac0  00000000  00000000  0016a034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  00170af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ea8 	.word	0x08008ea8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08008ea8 	.word	0x08008ea8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000572:	463b      	mov	r3, r7
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800057e:	4b3d      	ldr	r3, [pc, #244]	; (8000674 <MX_ADC1_Init+0x108>)
 8000580:	4a3d      	ldr	r2, [pc, #244]	; (8000678 <MX_ADC1_Init+0x10c>)
 8000582:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000584:	4b3b      	ldr	r3, [pc, #236]	; (8000674 <MX_ADC1_Init+0x108>)
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800058a:	4b3a      	ldr	r3, [pc, #232]	; (8000674 <MX_ADC1_Init+0x108>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000590:	4b38      	ldr	r3, [pc, #224]	; (8000674 <MX_ADC1_Init+0x108>)
 8000592:	2201      	movs	r2, #1
 8000594:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000596:	4b37      	ldr	r3, [pc, #220]	; (8000674 <MX_ADC1_Init+0x108>)
 8000598:	2200      	movs	r2, #0
 800059a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800059c:	4b35      	ldr	r3, [pc, #212]	; (8000674 <MX_ADC1_Init+0x108>)
 800059e:	2200      	movs	r2, #0
 80005a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005a4:	4b33      	ldr	r3, [pc, #204]	; (8000674 <MX_ADC1_Init+0x108>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005aa:	4b32      	ldr	r3, [pc, #200]	; (8000674 <MX_ADC1_Init+0x108>)
 80005ac:	4a33      	ldr	r2, [pc, #204]	; (800067c <MX_ADC1_Init+0x110>)
 80005ae:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005b0:	4b30      	ldr	r3, [pc, #192]	; (8000674 <MX_ADC1_Init+0x108>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 80005b6:	4b2f      	ldr	r3, [pc, #188]	; (8000674 <MX_ADC1_Init+0x108>)
 80005b8:	2205      	movs	r2, #5
 80005ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005bc:	4b2d      	ldr	r3, [pc, #180]	; (8000674 <MX_ADC1_Init+0x108>)
 80005be:	2200      	movs	r2, #0
 80005c0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005c4:	4b2b      	ldr	r3, [pc, #172]	; (8000674 <MX_ADC1_Init+0x108>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ca:	482a      	ldr	r0, [pc, #168]	; (8000674 <MX_ADC1_Init+0x108>)
 80005cc:	f002 ff1e 	bl	800340c <HAL_ADC_Init>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005d6:	f001 fa8b 	bl	8001af0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80005da:	2308      	movs	r3, #8
 80005dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005de:	2301      	movs	r3, #1
 80005e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005e2:	2300      	movs	r3, #0
 80005e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e6:	463b      	mov	r3, r7
 80005e8:	4619      	mov	r1, r3
 80005ea:	4822      	ldr	r0, [pc, #136]	; (8000674 <MX_ADC1_Init+0x108>)
 80005ec:	f002 ff52 	bl	8003494 <HAL_ADC_ConfigChannel>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80005f6:	f001 fa7b 	bl	8001af0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80005fa:	2309      	movs	r3, #9
 80005fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80005fe:	2302      	movs	r3, #2
 8000600:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000602:	463b      	mov	r3, r7
 8000604:	4619      	mov	r1, r3
 8000606:	481b      	ldr	r0, [pc, #108]	; (8000674 <MX_ADC1_Init+0x108>)
 8000608:	f002 ff44 	bl	8003494 <HAL_ADC_ConfigChannel>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000612:	f001 fa6d 	bl	8001af0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000616:	230a      	movs	r3, #10
 8000618:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800061a:	2303      	movs	r3, #3
 800061c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061e:	463b      	mov	r3, r7
 8000620:	4619      	mov	r1, r3
 8000622:	4814      	ldr	r0, [pc, #80]	; (8000674 <MX_ADC1_Init+0x108>)
 8000624:	f002 ff36 	bl	8003494 <HAL_ADC_ConfigChannel>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800062e:	f001 fa5f 	bl	8001af0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000632:	230b      	movs	r3, #11
 8000634:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000636:	2304      	movs	r3, #4
 8000638:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	480d      	ldr	r0, [pc, #52]	; (8000674 <MX_ADC1_Init+0x108>)
 8000640:	f002 ff28 	bl	8003494 <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800064a:	f001 fa51 	bl	8001af0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800064e:	230c      	movs	r3, #12
 8000650:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000652:	2305      	movs	r3, #5
 8000654:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000656:	463b      	mov	r3, r7
 8000658:	4619      	mov	r1, r3
 800065a:	4806      	ldr	r0, [pc, #24]	; (8000674 <MX_ADC1_Init+0x108>)
 800065c:	f002 ff1a 	bl	8003494 <HAL_ADC_ConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000666:	f001 fa43 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	200000a8 	.word	0x200000a8
 8000678:	40012000 	.word	0x40012000
 800067c:	0f000001 	.word	0x0f000001

08000680 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a3c      	ldr	r2, [pc, #240]	; (8000790 <HAL_ADC_MspInit+0x110>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d171      	bne.n	8000786 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b3b      	ldr	r3, [pc, #236]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006aa:	4a3a      	ldr	r2, [pc, #232]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006b0:	6453      	str	r3, [r2, #68]	; 0x44
 80006b2:	4b38      	ldr	r3, [pc, #224]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	4b34      	ldr	r3, [pc, #208]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006c8:	f043 0304 	orr.w	r3, r3, #4
 80006cc:	6313      	str	r3, [r2, #48]	; 0x30
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	f003 0304 	and.w	r3, r3, #4
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	4b2d      	ldr	r3, [pc, #180]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a2c      	ldr	r2, [pc, #176]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006e4:	f043 0302 	orr.w	r3, r3, #2
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ea:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <HAL_ADC_MspInit+0x114>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	f003 0302 	and.w	r3, r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80006f6:	2307      	movs	r3, #7
 80006f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fa:	2303      	movs	r3, #3
 80006fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	4619      	mov	r1, r3
 8000708:	4823      	ldr	r0, [pc, #140]	; (8000798 <HAL_ADC_MspInit+0x118>)
 800070a:	f003 fd6f 	bl	80041ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800070e:	2303      	movs	r3, #3
 8000710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000712:	2303      	movs	r3, #3
 8000714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	481e      	ldr	r0, [pc, #120]	; (800079c <HAL_ADC_MspInit+0x11c>)
 8000722:	f003 fd63 	bl	80041ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000726:	4b1e      	ldr	r3, [pc, #120]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000728:	4a1e      	ldr	r2, [pc, #120]	; (80007a4 <HAL_ADC_MspInit+0x124>)
 800072a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800072c:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800072e:	2200      	movs	r2, #0
 8000730:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000732:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000738:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800073e:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000740:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000744:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800074c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000750:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000754:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800075c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000764:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000766:	2200      	movs	r2, #0
 8000768:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800076a:	480d      	ldr	r0, [pc, #52]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800076c:	f003 f9c2 	bl	8003af4 <HAL_DMA_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000776:	f001 f9bb 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 800077e:	639a      	str	r2, [r3, #56]	; 0x38
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_ADC_MspInit+0x120>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000786:	bf00      	nop
 8000788:	3728      	adds	r7, #40	; 0x28
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40012000 	.word	0x40012000
 8000794:	40023800 	.word	0x40023800
 8000798:	40020800 	.word	0x40020800
 800079c:	40020400 	.word	0x40020400
 80007a0:	200000f0 	.word	0x200000f0
 80007a4:	40026410 	.word	0x40026410

080007a8 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007ac:	2201      	movs	r2, #1
 80007ae:	2108      	movs	r1, #8
 80007b0:	4802      	ldr	r0, [pc, #8]	; (80007bc <button_init+0x14>)
 80007b2:	f003 feb7 	bl	8004524 <HAL_GPIO_WritePin>
}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40020c00 	.word	0x40020c00

080007c0 <button_Scan>:

void button_Scan(){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2108      	movs	r1, #8
 80007ca:	482f      	ldr	r0, [pc, #188]	; (8000888 <button_Scan+0xc8>)
 80007cc:	f003 feaa 	bl	8004524 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007d0:	2201      	movs	r2, #1
 80007d2:	2108      	movs	r1, #8
 80007d4:	482c      	ldr	r0, [pc, #176]	; (8000888 <button_Scan+0xc8>)
 80007d6:	f003 fea5 	bl	8004524 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80007da:	230a      	movs	r3, #10
 80007dc:	2202      	movs	r2, #2
 80007de:	492b      	ldr	r1, [pc, #172]	; (800088c <button_Scan+0xcc>)
 80007e0:	482b      	ldr	r0, [pc, #172]	; (8000890 <button_Scan+0xd0>)
 80007e2:	f004 fe5a 	bl	800549a <HAL_SPI_Receive>
	  int button_index = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80007ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007ee:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80007f0:	2300      	movs	r3, #0
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	e03f      	b.n	8000876 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	db06      	blt.n	800080a <button_Scan+0x4a>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2b03      	cmp	r3, #3
 8000800:	dc03      	bgt.n	800080a <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	3304      	adds	r3, #4
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	e018      	b.n	800083c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b03      	cmp	r3, #3
 800080e:	dd07      	ble.n	8000820 <button_Scan+0x60>
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b07      	cmp	r3, #7
 8000814:	dc04      	bgt.n	8000820 <button_Scan+0x60>
			  button_index = 7 - i;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	f1c3 0307 	rsb	r3, r3, #7
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00d      	b.n	800083c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b07      	cmp	r3, #7
 8000824:	dd06      	ble.n	8000834 <button_Scan+0x74>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2b0b      	cmp	r3, #11
 800082a:	dc03      	bgt.n	8000834 <button_Scan+0x74>
			  button_index = i + 4;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	3304      	adds	r3, #4
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	e003      	b.n	800083c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f1c3 0317 	rsb	r3, r3, #23
 800083a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800083c:	4b13      	ldr	r3, [pc, #76]	; (800088c <button_Scan+0xcc>)
 800083e:	881a      	ldrh	r2, [r3, #0]
 8000840:	897b      	ldrh	r3, [r7, #10]
 8000842:	4013      	ands	r3, r2
 8000844:	b29b      	uxth	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d005      	beq.n	8000856 <button_Scan+0x96>
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <button_Scan+0xd4>)
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2100      	movs	r1, #0
 8000850:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000854:	e009      	b.n	800086a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000856:	4a0f      	ldr	r2, [pc, #60]	; (8000894 <button_Scan+0xd4>)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800085e:	3301      	adds	r3, #1
 8000860:	b299      	uxth	r1, r3
 8000862:	4a0c      	ldr	r2, [pc, #48]	; (8000894 <button_Scan+0xd4>)
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800086a:	897b      	ldrh	r3, [r7, #10]
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3301      	adds	r3, #1
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b0f      	cmp	r3, #15
 800087a:	ddbc      	ble.n	80007f6 <button_Scan+0x36>
	  }
}
 800087c:	bf00      	nop
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40020c00 	.word	0x40020c00
 800088c:	20000170 	.word	0x20000170
 8000890:	20000240 	.word	0x20000240
 8000894:	20000150 	.word	0x20000150

08000898 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_DMA_Init+0x3c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a0b      	ldr	r2, [pc, #44]	; (80008d4 <MX_DMA_Init+0x3c>)
 80008a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_DMA_Init+0x3c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	2038      	movs	r0, #56	; 0x38
 80008c0:	f003 f8e1 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008c4:	2038      	movs	r0, #56	; 0x38
 80008c6:	f003 f8fa 	bl	8003abe <HAL_NVIC_EnableIRQ>

}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08e      	sub	sp, #56	; 0x38
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
 80008ee:	615a      	str	r2, [r3, #20]
 80008f0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80008f2:	463b      	mov	r3, r7
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
 8000900:	615a      	str	r2, [r3, #20]
 8000902:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000904:	4b2f      	ldr	r3, [pc, #188]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000906:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800090a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800090c:	4b2d      	ldr	r3, [pc, #180]	; (80009c4 <MX_FSMC_Init+0xec>)
 800090e:	4a2e      	ldr	r2, [pc, #184]	; (80009c8 <MX_FSMC_Init+0xf0>)
 8000910:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000912:	4b2c      	ldr	r3, [pc, #176]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000918:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <MX_FSMC_Init+0xec>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800091e:	4b29      	ldr	r3, [pc, #164]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000924:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000926:	2210      	movs	r2, #16
 8000928:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800092a:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <MX_FSMC_Init+0xec>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000930:	4b24      	ldr	r3, [pc, #144]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000936:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800093c:	4b21      	ldr	r3, [pc, #132]	; (80009c4 <MX_FSMC_Init+0xec>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000942:	4b20      	ldr	r3, [pc, #128]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000944:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000948:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800094a:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <MX_FSMC_Init+0xec>)
 800094c:	2200      	movs	r2, #0
 800094e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000950:	4b1c      	ldr	r3, [pc, #112]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000952:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000956:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000958:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <MX_FSMC_Init+0xec>)
 800095a:	2200      	movs	r2, #0
 800095c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800095e:	4b19      	ldr	r3, [pc, #100]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000960:	2200      	movs	r2, #0
 8000962:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000964:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <MX_FSMC_Init+0xec>)
 8000966:	2200      	movs	r2, #0
 8000968:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800096a:	230f      	movs	r3, #15
 800096c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800096e:	230f      	movs	r3, #15
 8000970:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000972:	233c      	movs	r3, #60	; 0x3c
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800097a:	2310      	movs	r3, #16
 800097c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800097e:	2311      	movs	r3, #17
 8000980:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000982:	2300      	movs	r3, #0
 8000984:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000986:	2308      	movs	r3, #8
 8000988:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800098a:	230f      	movs	r3, #15
 800098c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800098e:	2309      	movs	r3, #9
 8000990:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000996:	2310      	movs	r3, #16
 8000998:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800099a:	2311      	movs	r3, #17
 800099c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80009a2:	463a      	mov	r2, r7
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	4619      	mov	r1, r3
 80009aa:	4806      	ldr	r0, [pc, #24]	; (80009c4 <MX_FSMC_Init+0xec>)
 80009ac:	f005 f958 	bl	8005c60 <HAL_SRAM_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80009b6:	f001 f89b 	bl	8001af0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80009ba:	bf00      	nop
 80009bc:	3738      	adds	r7, #56	; 0x38
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000174 	.word	0x20000174
 80009c8:	a0000104 	.word	0xa0000104

080009cc <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80009e0:	4b1c      	ldr	r3, [pc, #112]	; (8000a54 <HAL_FSMC_MspInit+0x88>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d131      	bne.n	8000a4c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80009e8:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <HAL_FSMC_MspInit+0x88>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	603b      	str	r3, [r7, #0]
 80009f2:	4b19      	ldr	r3, [pc, #100]	; (8000a58 <HAL_FSMC_MspInit+0x8c>)
 80009f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009f6:	4a18      	ldr	r2, [pc, #96]	; (8000a58 <HAL_FSMC_MspInit+0x8c>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6393      	str	r3, [r2, #56]	; 0x38
 80009fe:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <HAL_FSMC_MspInit+0x8c>)
 8000a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	603b      	str	r3, [r7, #0]
 8000a08:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000a0a:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000a0e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	2302      	movs	r3, #2
 8000a12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a20:	1d3b      	adds	r3, r7, #4
 8000a22:	4619      	mov	r1, r3
 8000a24:	480d      	ldr	r0, [pc, #52]	; (8000a5c <HAL_FSMC_MspInit+0x90>)
 8000a26:	f003 fbe1 	bl	80041ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000a2a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000a2e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a30:	2302      	movs	r3, #2
 8000a32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	4619      	mov	r1, r3
 8000a44:	4806      	ldr	r0, [pc, #24]	; (8000a60 <HAL_FSMC_MspInit+0x94>)
 8000a46:	f003 fbd1 	bl	80041ec <HAL_GPIO_Init>
 8000a4a:	e000      	b.n	8000a4e <HAL_FSMC_MspInit+0x82>
    return;
 8000a4c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200001c4 	.word	0x200001c4
 8000a58:	40023800 	.word	0x40023800
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	40020c00 	.word	0x40020c00

08000a64 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a6c:	f7ff ffae 	bl	80009cc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a70:	bf00      	nop
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08e      	sub	sp, #56	; 0x38
 8000a7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
 8000a92:	4b8f      	ldr	r3, [pc, #572]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a8e      	ldr	r2, [pc, #568]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000a98:	f043 0310 	orr.w	r3, r3, #16
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b8c      	ldr	r3, [pc, #560]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0310 	and.w	r3, r3, #16
 8000aa6:	623b      	str	r3, [r7, #32]
 8000aa8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
 8000aae:	4b88      	ldr	r3, [pc, #544]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a87      	ldr	r2, [pc, #540]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000ab4:	f043 0304 	orr.w	r3, r3, #4
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b85      	ldr	r3, [pc, #532]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	61fb      	str	r3, [r7, #28]
 8000ac4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
 8000aca:	4b81      	ldr	r3, [pc, #516]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	4a80      	ldr	r2, [pc, #512]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000ad0:	f043 0320 	orr.w	r3, r3, #32
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	4b7e      	ldr	r3, [pc, #504]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	f003 0320 	and.w	r3, r3, #32
 8000ade:	61bb      	str	r3, [r7, #24]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
 8000ae6:	4b7a      	ldr	r3, [pc, #488]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a79      	ldr	r2, [pc, #484]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b77      	ldr	r3, [pc, #476]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	4b73      	ldr	r3, [pc, #460]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a72      	ldr	r2, [pc, #456]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0e:	4b70      	ldr	r3, [pc, #448]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	4b6c      	ldr	r3, [pc, #432]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	4a6b      	ldr	r2, [pc, #428]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b24:	f043 0302 	orr.w	r3, r3, #2
 8000b28:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2a:	4b69      	ldr	r3, [pc, #420]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	4b65      	ldr	r3, [pc, #404]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a64      	ldr	r2, [pc, #400]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b40:	f043 0308 	orr.w	r3, r3, #8
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b62      	ldr	r3, [pc, #392]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0308 	and.w	r3, r3, #8
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	4b5e      	ldr	r3, [pc, #376]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	4a5d      	ldr	r2, [pc, #372]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b60:	6313      	str	r3, [r2, #48]	; 0x30
 8000b62:	4b5b      	ldr	r3, [pc, #364]	; (8000cd0 <MX_GPIO_Init+0x258>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2170      	movs	r1, #112	; 0x70
 8000b72:	4858      	ldr	r0, [pc, #352]	; (8000cd4 <MX_GPIO_Init+0x25c>)
 8000b74:	f003 fcd6 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 8000b7e:	4856      	ldr	r0, [pc, #344]	; (8000cd8 <MX_GPIO_Init+0x260>)
 8000b80:	f003 fcd0 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b8a:	4854      	ldr	r0, [pc, #336]	; (8000cdc <MX_GPIO_Init+0x264>)
 8000b8c:	f003 fcca 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000b96:	4852      	ldr	r0, [pc, #328]	; (8000ce0 <MX_GPIO_Init+0x268>)
 8000b98:	f003 fcc4 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	4850      	ldr	r0, [pc, #320]	; (8000ce4 <MX_GPIO_Init+0x26c>)
 8000ba4:	f003 fcbe 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2108      	movs	r1, #8
 8000bac:	484e      	ldr	r0, [pc, #312]	; (8000ce8 <MX_GPIO_Init+0x270>)
 8000bae:	f003 fcb9 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000bb2:	2370      	movs	r3, #112	; 0x70
 8000bb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4842      	ldr	r0, [pc, #264]	; (8000cd4 <MX_GPIO_Init+0x25c>)
 8000bca:	f003 fb0f 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8000bce:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	483c      	ldr	r0, [pc, #240]	; (8000cd8 <MX_GPIO_Init+0x260>)
 8000be8:	f003 fb00 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 8000bec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4836      	ldr	r0, [pc, #216]	; (8000cdc <MX_GPIO_Init+0x264>)
 8000c02:	f003 faf3 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8000c06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2300      	movs	r3, #0
 8000c16:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	482f      	ldr	r0, [pc, #188]	; (8000cdc <MX_GPIO_Init+0x264>)
 8000c20:	f003 fae4 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000c24:	23c0      	movs	r3, #192	; 0xc0
 8000c26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c34:	4619      	mov	r1, r3
 8000c36:	482b      	ldr	r0, [pc, #172]	; (8000ce4 <MX_GPIO_Init+0x26c>)
 8000c38:	f003 fad8 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000c3c:	2330      	movs	r3, #48	; 0x30
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4822      	ldr	r0, [pc, #136]	; (8000cd8 <MX_GPIO_Init+0x260>)
 8000c50:	f003 facc 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8000c54:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	2300      	movs	r3, #0
 8000c64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	481c      	ldr	r0, [pc, #112]	; (8000ce0 <MX_GPIO_Init+0x268>)
 8000c6e:	f003 fabd 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 8000c72:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c84:	4619      	mov	r1, r3
 8000c86:	4814      	ldr	r0, [pc, #80]	; (8000cd8 <MX_GPIO_Init+0x260>)
 8000c88:	f003 fab0 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000c8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c92:	2301      	movs	r3, #1
 8000c94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	480f      	ldr	r0, [pc, #60]	; (8000ce4 <MX_GPIO_Init+0x26c>)
 8000ca6:	f003 faa1 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000caa:	2308      	movs	r3, #8
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4809      	ldr	r0, [pc, #36]	; (8000ce8 <MX_GPIO_Init+0x270>)
 8000cc2:	f003 fa93 	bl	80041ec <HAL_GPIO_Init>

}
 8000cc6:	bf00      	nop
 8000cc8:	3738      	adds	r7, #56	; 0x38
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40020800 	.word	0x40020800
 8000cdc:	40021400 	.word	0x40021400
 8000ce0:	40021800 	.word	0x40021800
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	40020c00 	.word	0x40020c00

08000cec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000cf2:	4a13      	ldr	r2, [pc, #76]	; (8000d40 <MX_I2C1_Init+0x54>)
 8000cf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000cf8:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <MX_I2C1_Init+0x58>)
 8000cfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d28:	4804      	ldr	r0, [pc, #16]	; (8000d3c <MX_I2C1_Init+0x50>)
 8000d2a:	f003 fc15 	bl	8004558 <HAL_I2C_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d34:	f000 fedc 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200001c8 	.word	0x200001c8
 8000d40:	40005400 	.word	0x40005400
 8000d44:	000186a0 	.word	0x000186a0

08000d48 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a19      	ldr	r2, [pc, #100]	; (8000dcc <HAL_I2C_MspInit+0x84>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d12b      	bne.n	8000dc2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	4a17      	ldr	r2, [pc, #92]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000d74:	f043 0302 	orr.w	r3, r3, #2
 8000d78:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d86:	23c0      	movs	r3, #192	; 0xc0
 8000d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d8a:	2312      	movs	r3, #18
 8000d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d92:	2303      	movs	r3, #3
 8000d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d96:	2304      	movs	r3, #4
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480c      	ldr	r0, [pc, #48]	; (8000dd4 <HAL_I2C_MspInit+0x8c>)
 8000da2:	f003 fa23 	bl	80041ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dae:	4a08      	ldr	r2, [pc, #32]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000db0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000db4:	6413      	str	r3, [r2, #64]	; 0x40
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <HAL_I2C_MspInit+0x88>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	; 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40005400 	.word	0x40005400
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	40020400 	.word	0x40020400

08000dd8 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000de2:	4a04      	ldr	r2, [pc, #16]	; (8000df4 <LCD_WR_REG+0x1c>)
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	8013      	strh	r3, [r2, #0]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	600ffffe 	.word	0x600ffffe

08000df8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000e02:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <LCD_WR_DATA+0x1c>)
 8000e04:	88fb      	ldrh	r3, [r7, #6]
 8000e06:	8053      	strh	r3, [r2, #2]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	600ffffe 	.word	0x600ffffe

08000e18 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000e1e:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <LCD_RD_DATA+0x20>)
 8000e20:	885b      	ldrh	r3, [r3, #2]
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	b29b      	uxth	r3, r3
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	600ffffe 	.word	0x600ffffe

08000e3c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4604      	mov	r4, r0
 8000e44:	4608      	mov	r0, r1
 8000e46:	4611      	mov	r1, r2
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4623      	mov	r3, r4
 8000e4c:	80fb      	strh	r3, [r7, #6]
 8000e4e:	4603      	mov	r3, r0
 8000e50:	80bb      	strh	r3, [r7, #4]
 8000e52:	460b      	mov	r3, r1
 8000e54:	807b      	strh	r3, [r7, #2]
 8000e56:	4613      	mov	r3, r2
 8000e58:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000e5a:	202a      	movs	r0, #42	; 0x2a
 8000e5c:	f7ff ffbc 	bl	8000dd8 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	0a1b      	lsrs	r3, r3, #8
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ffc6 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ffc0 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000e78:	887b      	ldrh	r3, [r7, #2]
 8000e7a:	0a1b      	lsrs	r3, r3, #8
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff ffba 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000e84:	887b      	ldrh	r3, [r7, #2]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ffb4 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000e90:	202b      	movs	r0, #43	; 0x2b
 8000e92:	f7ff ffa1 	bl	8000dd8 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000e96:	88bb      	ldrh	r3, [r7, #4]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ffab 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000ea2:	88bb      	ldrh	r3, [r7, #4]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ffa5 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000eae:	883b      	ldrh	r3, [r7, #0]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff9f 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000eba:	883b      	ldrh	r3, [r7, #0]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff99 	bl	8000df8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000ec6:	202c      	movs	r0, #44	; 0x2c
 8000ec8:	f7ff ff86 	bl	8000dd8 <LCD_WR_REG>
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd90      	pop	{r4, r7, pc}

08000ed4 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <lcd_Clear+0x60>)
 8000ee0:	881b      	ldrh	r3, [r3, #0]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <lcd_Clear+0x60>)
 8000ee8:	885b      	ldrh	r3, [r3, #2]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f7ff ffa3 	bl	8000e3c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	81fb      	strh	r3, [r7, #14]
 8000efa:	e011      	b.n	8000f20 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	81bb      	strh	r3, [r7, #12]
 8000f00:	e006      	b.n	8000f10 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff77 	bl	8000df8 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000f0a:	89bb      	ldrh	r3, [r7, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	81bb      	strh	r3, [r7, #12]
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <lcd_Clear+0x60>)
 8000f12:	885b      	ldrh	r3, [r3, #2]
 8000f14:	89ba      	ldrh	r2, [r7, #12]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d3f3      	bcc.n	8000f02 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000f1a:	89fb      	ldrh	r3, [r7, #14]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	81fb      	strh	r3, [r7, #14]
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <lcd_Clear+0x60>)
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	89fa      	ldrh	r2, [r7, #14]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d3e8      	bcc.n	8000efc <lcd_Clear+0x28>
		}
	}
}
 8000f2a:	bf00      	nop
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2000021c 	.word	0x2000021c

08000f38 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4604      	mov	r4, r0
 8000f40:	4608      	mov	r0, r1
 8000f42:	4611      	mov	r1, r2
 8000f44:	461a      	mov	r2, r3
 8000f46:	4623      	mov	r3, r4
 8000f48:	80fb      	strh	r3, [r7, #6]
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80bb      	strh	r3, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	807b      	strh	r3, [r7, #2]
 8000f52:	4613      	mov	r3, r2
 8000f54:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000f56:	887b      	ldrh	r3, [r7, #2]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	883b      	ldrh	r3, [r7, #0]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	88b9      	ldrh	r1, [r7, #4]
 8000f64:	88f8      	ldrh	r0, [r7, #6]
 8000f66:	f7ff ff69 	bl	8000e3c <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000f6a:	88bb      	ldrh	r3, [r7, #4]
 8000f6c:	81fb      	strh	r3, [r7, #14]
 8000f6e:	e010      	b.n	8000f92 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	81bb      	strh	r3, [r7, #12]
 8000f74:	e006      	b.n	8000f84 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000f76:	8c3b      	ldrh	r3, [r7, #32]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff3d 	bl	8000df8 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000f7e:	89bb      	ldrh	r3, [r7, #12]
 8000f80:	3301      	adds	r3, #1
 8000f82:	81bb      	strh	r3, [r7, #12]
 8000f84:	89ba      	ldrh	r2, [r7, #12]
 8000f86:	887b      	ldrh	r3, [r7, #2]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d3f4      	bcc.n	8000f76 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000f8c:	89fb      	ldrh	r3, [r7, #14]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	81fb      	strh	r3, [r7, #14]
 8000f92:	89fa      	ldrh	r2, [r7, #14]
 8000f94:	883b      	ldrh	r3, [r7, #0]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d3ea      	bcc.n	8000f70 <lcd_Fill+0x38>
		}
	}
}
 8000f9a:	bf00      	nop
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd90      	pop	{r4, r7, pc}

08000fa4 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	80fb      	strh	r3, [r7, #6]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	80bb      	strh	r3, [r7, #4]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000fb6:	88bb      	ldrh	r3, [r7, #4]
 8000fb8:	88fa      	ldrh	r2, [r7, #6]
 8000fba:	88b9      	ldrh	r1, [r7, #4]
 8000fbc:	88f8      	ldrh	r0, [r7, #6]
 8000fbe:	f7ff ff3d 	bl	8000e3c <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000fc2:	887b      	ldrh	r3, [r7, #2]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff17 	bl	8000df8 <LCD_WR_DATA>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8000fd2:	b590      	push	{r4, r7, lr}
 8000fd4:	b08d      	sub	sp, #52	; 0x34
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	4604      	mov	r4, r0
 8000fda:	4608      	mov	r0, r1
 8000fdc:	4611      	mov	r1, r2
 8000fde:	461a      	mov	r2, r3
 8000fe0:	4623      	mov	r3, r4
 8000fe2:	80fb      	strh	r3, [r7, #6]
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	80bb      	strh	r3, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
 8000fec:	4613      	mov	r3, r2
 8000fee:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8000ff8:	887a      	ldrh	r2, [r7, #2]
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001000:	883a      	ldrh	r2, [r7, #0]
 8001002:	88bb      	ldrh	r3, [r7, #4]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 800100c:	88bb      	ldrh	r3, [r7, #4]
 800100e:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001010:	6a3b      	ldr	r3, [r7, #32]
 8001012:	2b00      	cmp	r3, #0
 8001014:	dd02      	ble.n	800101c <lcd_DrawLine+0x4a>
 8001016:	2301      	movs	r3, #1
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e00b      	b.n	8001034 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <lcd_DrawLine+0x56>
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e005      	b.n	8001034 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001028:	f04f 33ff 	mov.w	r3, #4294967295
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	6a3b      	ldr	r3, [r7, #32]
 8001030:	425b      	negs	r3, r3
 8001032:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	2b00      	cmp	r3, #0
 8001038:	dd02      	ble.n	8001040 <lcd_DrawLine+0x6e>
 800103a:	2301      	movs	r3, #1
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	e00b      	b.n	8001058 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d102      	bne.n	800104c <lcd_DrawLine+0x7a>
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	e005      	b.n	8001058 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
 8001050:	613b      	str	r3, [r7, #16]
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	425b      	negs	r3, r3
 8001056:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001058:	6a3a      	ldr	r2, [r7, #32]
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	429a      	cmp	r2, r3
 800105e:	dd02      	ble.n	8001066 <lcd_DrawLine+0x94>
 8001060:	6a3b      	ldr	r3, [r7, #32]
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	e001      	b.n	800106a <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800106a:	2300      	movs	r3, #0
 800106c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800106e:	e02b      	b.n	80010c8 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	b29b      	uxth	r3, r3
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	b291      	uxth	r1, r2
 8001078:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff91 	bl	8000fa4 <lcd_DrawPoint>
		xerr+=delta_x;
 8001082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001084:	6a3b      	ldr	r3, [r7, #32]
 8001086:	4413      	add	r3, r2
 8001088:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 800108a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	4413      	add	r3, r2
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	429a      	cmp	r2, r3
 8001098:	dd07      	ble.n	80010aa <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 800109a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	4413      	add	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80010aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	dd07      	ble.n	80010c2 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 80010b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4413      	add	r3, r2
 80010c0:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 80010c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80010c4:	3301      	adds	r3, #1
 80010c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80010c8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	dacf      	bge.n	8001070 <lcd_DrawLine+0x9e>
		}
	}
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	3734      	adds	r7, #52	; 0x34
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd90      	pop	{r4, r7, pc}

080010da <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 80010da:	b590      	push	{r4, r7, lr}
 80010dc:	b085      	sub	sp, #20
 80010de:	af02      	add	r7, sp, #8
 80010e0:	4604      	mov	r4, r0
 80010e2:	4608      	mov	r0, r1
 80010e4:	4611      	mov	r1, r2
 80010e6:	461a      	mov	r2, r3
 80010e8:	4623      	mov	r3, r4
 80010ea:	80fb      	strh	r3, [r7, #6]
 80010ec:	4603      	mov	r3, r0
 80010ee:	80bb      	strh	r3, [r7, #4]
 80010f0:	460b      	mov	r3, r1
 80010f2:	807b      	strh	r3, [r7, #2]
 80010f4:	4613      	mov	r3, r2
 80010f6:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 80010f8:	88bc      	ldrh	r4, [r7, #4]
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	88b9      	ldrh	r1, [r7, #4]
 80010fe:	88f8      	ldrh	r0, [r7, #6]
 8001100:	8b3b      	ldrh	r3, [r7, #24]
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	4623      	mov	r3, r4
 8001106:	f7ff ff64 	bl	8000fd2 <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 800110a:	883c      	ldrh	r4, [r7, #0]
 800110c:	88fa      	ldrh	r2, [r7, #6]
 800110e:	88b9      	ldrh	r1, [r7, #4]
 8001110:	88f8      	ldrh	r0, [r7, #6]
 8001112:	8b3b      	ldrh	r3, [r7, #24]
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	4623      	mov	r3, r4
 8001118:	f7ff ff5b 	bl	8000fd2 <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 800111c:	883c      	ldrh	r4, [r7, #0]
 800111e:	887a      	ldrh	r2, [r7, #2]
 8001120:	8839      	ldrh	r1, [r7, #0]
 8001122:	88f8      	ldrh	r0, [r7, #6]
 8001124:	8b3b      	ldrh	r3, [r7, #24]
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	4623      	mov	r3, r4
 800112a:	f7ff ff52 	bl	8000fd2 <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 800112e:	883c      	ldrh	r4, [r7, #0]
 8001130:	887a      	ldrh	r2, [r7, #2]
 8001132:	88b9      	ldrh	r1, [r7, #4]
 8001134:	8878      	ldrh	r0, [r7, #2]
 8001136:	8b3b      	ldrh	r3, [r7, #24]
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	4623      	mov	r3, r4
 800113c:	f7ff ff49 	bl	8000fd2 <lcd_DrawLine>
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}

08001148 <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b087      	sub	sp, #28
 800114c:	af00      	add	r7, sp, #0
 800114e:	4604      	mov	r4, r0
 8001150:	4608      	mov	r0, r1
 8001152:	4611      	mov	r1, r2
 8001154:	461a      	mov	r2, r3
 8001156:	4623      	mov	r3, r4
 8001158:	80fb      	strh	r3, [r7, #6]
 800115a:	4603      	mov	r3, r0
 800115c:	80bb      	strh	r3, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	70fb      	strb	r3, [r7, #3]
 8001162:	4613      	mov	r3, r2
 8001164:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001166:	2300      	movs	r3, #0
 8001168:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800116a:	88fb      	ldrh	r3, [r7, #6]
 800116c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800116e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001172:	085b      	lsrs	r3, r3, #1
 8001174:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	461a      	mov	r2, r3
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	bf14      	ite	ne
 800118a:	2301      	movne	r3, #1
 800118c:	2300      	moveq	r3, #0
 800118e:	b2db      	uxtb	r3, r3
 8001190:	4413      	add	r3, r2
 8001192:	b29a      	uxth	r2, r3
 8001194:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001198:	b29b      	uxth	r3, r3
 800119a:	fb12 f303 	smulbb	r3, r2, r3
 800119e:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80011a0:	78fb      	ldrb	r3, [r7, #3]
 80011a2:	3b20      	subs	r3, #32
 80011a4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	4413      	add	r3, r2
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	3b01      	subs	r3, #1
 80011b2:	b29c      	uxth	r4, r3
 80011b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	88bb      	ldrh	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	b29b      	uxth	r3, r3
 80011c0:	3b01      	subs	r3, #1
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	88b9      	ldrh	r1, [r7, #4]
 80011c6:	88f8      	ldrh	r0, [r7, #6]
 80011c8:	4622      	mov	r2, r4
 80011ca:	f7ff fe37 	bl	8000e3c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80011ce:	2300      	movs	r3, #0
 80011d0:	827b      	strh	r3, [r7, #18]
 80011d2:	e07a      	b.n	80012ca <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80011d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011d8:	2b0c      	cmp	r3, #12
 80011da:	d028      	beq.n	800122e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80011dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011e0:	2b10      	cmp	r3, #16
 80011e2:	d108      	bne.n	80011f6 <lcd_ShowChar+0xae>
 80011e4:	78fa      	ldrb	r2, [r7, #3]
 80011e6:	8a7b      	ldrh	r3, [r7, #18]
 80011e8:	493c      	ldr	r1, [pc, #240]	; (80012dc <lcd_ShowChar+0x194>)
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	440a      	add	r2, r1
 80011ee:	4413      	add	r3, r2
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	75fb      	strb	r3, [r7, #23]
 80011f4:	e01b      	b.n	800122e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 80011f6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011fa:	2b18      	cmp	r3, #24
 80011fc:	d10b      	bne.n	8001216 <lcd_ShowChar+0xce>
 80011fe:	78fa      	ldrb	r2, [r7, #3]
 8001200:	8a79      	ldrh	r1, [r7, #18]
 8001202:	4837      	ldr	r0, [pc, #220]	; (80012e0 <lcd_ShowChar+0x198>)
 8001204:	4613      	mov	r3, r2
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	4413      	add	r3, r2
 800120a:	011b      	lsls	r3, r3, #4
 800120c:	4403      	add	r3, r0
 800120e:	440b      	add	r3, r1
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	75fb      	strb	r3, [r7, #23]
 8001214:	e00b      	b.n	800122e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001216:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800121a:	2b20      	cmp	r3, #32
 800121c:	d15a      	bne.n	80012d4 <lcd_ShowChar+0x18c>
 800121e:	78fa      	ldrb	r2, [r7, #3]
 8001220:	8a7b      	ldrh	r3, [r7, #18]
 8001222:	4930      	ldr	r1, [pc, #192]	; (80012e4 <lcd_ShowChar+0x19c>)
 8001224:	0192      	lsls	r2, r2, #6
 8001226:	440a      	add	r2, r1
 8001228:	4413      	add	r3, r2
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800122e:	2300      	movs	r3, #0
 8001230:	75bb      	strb	r3, [r7, #22]
 8001232:	e044      	b.n	80012be <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001234:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001238:	2b00      	cmp	r3, #0
 800123a:	d120      	bne.n	800127e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 800123c:	7dfa      	ldrb	r2, [r7, #23]
 800123e:	7dbb      	ldrb	r3, [r7, #22]
 8001240:	fa42 f303 	asr.w	r3, r2, r3
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	2b00      	cmp	r3, #0
 800124a:	d004      	beq.n	8001256 <lcd_ShowChar+0x10e>
 800124c:	883b      	ldrh	r3, [r7, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fdd2 	bl	8000df8 <LCD_WR_DATA>
 8001254:	e003      	b.n	800125e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001256:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fdcd 	bl	8000df8 <LCD_WR_DATA>
				m++;
 800125e:	7d7b      	ldrb	r3, [r7, #21]
 8001260:	3301      	adds	r3, #1
 8001262:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001264:	7d7b      	ldrb	r3, [r7, #21]
 8001266:	7bfa      	ldrb	r2, [r7, #15]
 8001268:	fbb3 f1f2 	udiv	r1, r3, r2
 800126c:	fb01 f202 	mul.w	r2, r1, r2
 8001270:	1a9b      	subs	r3, r3, r2
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b00      	cmp	r3, #0
 8001276:	d11f      	bne.n	80012b8 <lcd_ShowChar+0x170>
				{
					m=0;
 8001278:	2300      	movs	r3, #0
 800127a:	757b      	strb	r3, [r7, #21]
					break;
 800127c:	e022      	b.n	80012c4 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 800127e:	7dfa      	ldrb	r2, [r7, #23]
 8001280:	7dbb      	ldrb	r3, [r7, #22]
 8001282:	fa42 f303 	asr.w	r3, r2, r3
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	2b00      	cmp	r3, #0
 800128c:	d005      	beq.n	800129a <lcd_ShowChar+0x152>
 800128e:	883a      	ldrh	r2, [r7, #0]
 8001290:	88b9      	ldrh	r1, [r7, #4]
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fe85 	bl	8000fa4 <lcd_DrawPoint>
				x++;
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	3301      	adds	r3, #1
 800129e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 80012a0:	88fa      	ldrh	r2, [r7, #6]
 80012a2:	8a3b      	ldrh	r3, [r7, #16]
 80012a4:	1ad2      	subs	r2, r2, r3
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d105      	bne.n	80012b8 <lcd_ShowChar+0x170>
				{
					x=x0;
 80012ac:	8a3b      	ldrh	r3, [r7, #16]
 80012ae:	80fb      	strh	r3, [r7, #6]
					y++;
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	3301      	adds	r3, #1
 80012b4:	80bb      	strh	r3, [r7, #4]
					break;
 80012b6:	e005      	b.n	80012c4 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 80012b8:	7dbb      	ldrb	r3, [r7, #22]
 80012ba:	3301      	adds	r3, #1
 80012bc:	75bb      	strb	r3, [r7, #22]
 80012be:	7dbb      	ldrb	r3, [r7, #22]
 80012c0:	2b07      	cmp	r3, #7
 80012c2:	d9b7      	bls.n	8001234 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 80012c4:	8a7b      	ldrh	r3, [r7, #18]
 80012c6:	3301      	adds	r3, #1
 80012c8:	827b      	strh	r3, [r7, #18]
 80012ca:	8a7a      	ldrh	r2, [r7, #18]
 80012cc:	89bb      	ldrh	r3, [r7, #12]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d380      	bcc.n	80011d4 <lcd_ShowChar+0x8c>
 80012d2:	e000      	b.n	80012d6 <lcd_ShowChar+0x18e>
		else return;
 80012d4:	bf00      	nop
				}
			}
		}
	}
}
 80012d6:	371c      	adds	r7, #28
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd90      	pop	{r4, r7, pc}
 80012dc:	08008f10 	.word	0x08008f10
 80012e0:	08009500 	.word	0x08009500
 80012e4:	0800a6d0 	.word	0x0800a6d0

080012e8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	460a      	mov	r2, r1
 80012f2:	71fb      	strb	r3, [r7, #7]
 80012f4:	4613      	mov	r3, r2
 80012f6:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 80012f8:	2301      	movs	r3, #1
 80012fa:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 80012fc:	e004      	b.n	8001308 <mypow+0x20>
 80012fe:	79fa      	ldrb	r2, [r7, #7]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	79bb      	ldrb	r3, [r7, #6]
 800130a:	1e5a      	subs	r2, r3, #1
 800130c:	71ba      	strb	r2, [r7, #6]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1f5      	bne.n	80012fe <mypow+0x16>
	return result;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b089      	sub	sp, #36	; 0x24
 8001324:	af04      	add	r7, sp, #16
 8001326:	4604      	mov	r4, r0
 8001328:	4608      	mov	r0, r1
 800132a:	4611      	mov	r1, r2
 800132c:	461a      	mov	r2, r3
 800132e:	4623      	mov	r3, r4
 8001330:	80fb      	strh	r3, [r7, #6]
 8001332:	4603      	mov	r3, r0
 8001334:	80bb      	strh	r3, [r7, #4]
 8001336:	460b      	mov	r3, r1
 8001338:	807b      	strh	r3, [r7, #2]
 800133a:	4613      	mov	r3, r2
 800133c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 800133e:	2300      	movs	r3, #0
 8001340:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001342:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001346:	085b      	lsrs	r3, r3, #1
 8001348:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 800134a:	2300      	movs	r3, #0
 800134c:	73fb      	strb	r3, [r7, #15]
 800134e:	e059      	b.n	8001404 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001350:	887c      	ldrh	r4, [r7, #2]
 8001352:	787a      	ldrb	r2, [r7, #1]
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	3b01      	subs	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4619      	mov	r1, r3
 8001360:	200a      	movs	r0, #10
 8001362:	f7ff ffc1 	bl	80012e8 <mypow>
 8001366:	4603      	mov	r3, r0
 8001368:	fbb4 f1f3 	udiv	r1, r4, r3
 800136c:	4b2a      	ldr	r3, [pc, #168]	; (8001418 <lcd_ShowIntNum+0xf8>)
 800136e:	fba3 2301 	umull	r2, r3, r3, r1
 8001372:	08da      	lsrs	r2, r3, #3
 8001374:	4613      	mov	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	4413      	add	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	1aca      	subs	r2, r1, r3
 800137e:	4613      	mov	r3, r2
 8001380:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001382:	7bbb      	ldrb	r3, [r7, #14]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d121      	bne.n	80013cc <lcd_ShowIntNum+0xac>
 8001388:	7bfa      	ldrb	r2, [r7, #15]
 800138a:	787b      	ldrb	r3, [r7, #1]
 800138c:	3b01      	subs	r3, #1
 800138e:	429a      	cmp	r2, r3
 8001390:	da1c      	bge.n	80013cc <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001392:	7b3b      	ldrb	r3, [r7, #12]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d117      	bne.n	80013c8 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	b29a      	uxth	r2, r3
 800139c:	7b7b      	ldrb	r3, [r7, #13]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	fb12 f303 	smulbb	r3, r2, r3
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	4413      	add	r3, r2
 80013aa:	b298      	uxth	r0, r3
 80013ac:	8c3a      	ldrh	r2, [r7, #32]
 80013ae:	88b9      	ldrh	r1, [r7, #4]
 80013b0:	2300      	movs	r3, #0
 80013b2:	9302      	str	r3, [sp, #8]
 80013b4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4613      	mov	r3, r2
 80013c0:	2220      	movs	r2, #32
 80013c2:	f7ff fec1 	bl	8001148 <lcd_ShowChar>
				continue;
 80013c6:	e01a      	b.n	80013fe <lcd_ShowIntNum+0xde>
			}else enshow=1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	7b7b      	ldrb	r3, [r7, #13]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	fb12 f303 	smulbb	r3, r2, r3
 80013d8:	b29a      	uxth	r2, r3
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	4413      	add	r3, r2
 80013de:	b298      	uxth	r0, r3
 80013e0:	7b3b      	ldrb	r3, [r7, #12]
 80013e2:	3330      	adds	r3, #48	; 0x30
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	8c3c      	ldrh	r4, [r7, #32]
 80013e8:	88b9      	ldrh	r1, [r7, #4]
 80013ea:	2300      	movs	r3, #0
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	4623      	mov	r3, r4
 80013fa:	f7ff fea5 	bl	8001148 <lcd_ShowChar>
	for(t=0;t<len;t++)
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	3301      	adds	r3, #1
 8001402:	73fb      	strb	r3, [r7, #15]
 8001404:	7bfa      	ldrb	r2, [r7, #15]
 8001406:	787b      	ldrb	r3, [r7, #1]
 8001408:	429a      	cmp	r2, r3
 800140a:	d3a1      	bcc.n	8001350 <lcd_ShowIntNum+0x30>
	}
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	bd90      	pop	{r4, r7, pc}
 8001416:	bf00      	nop
 8001418:	cccccccd 	.word	0xcccccccd

0800141c <lcd_SetDir>:
}



void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	b2db      	uxtb	r3, r3
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <lcd_SetDir+0x44>)
 8001438:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800143c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <lcd_SetDir+0x44>)
 8001440:	22f0      	movs	r2, #240	; 0xf0
 8001442:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001444:	e006      	b.n	8001454 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <lcd_SetDir+0x44>)
 8001448:	22f0      	movs	r2, #240	; 0xf0
 800144a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <lcd_SetDir+0x44>)
 800144e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001452:	805a      	strh	r2, [r3, #2]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	2000021c 	.word	0x2000021c

08001464 <lcd_init>:


void lcd_init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800146e:	48aa      	ldr	r0, [pc, #680]	; (8001718 <lcd_init+0x2b4>)
 8001470:	f003 f858 	bl	8004524 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001474:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001478:	f001 ffa4 	bl	80033c4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800147c:	2201      	movs	r2, #1
 800147e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001482:	48a5      	ldr	r0, [pc, #660]	; (8001718 <lcd_init+0x2b4>)
 8001484:	f003 f84e 	bl	8004524 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001488:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800148c:	f001 ff9a 	bl	80033c4 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001490:	2000      	movs	r0, #0
 8001492:	f7ff ffc3 	bl	800141c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001496:	20d3      	movs	r0, #211	; 0xd3
 8001498:	f7ff fc9e 	bl	8000dd8 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800149c:	f7ff fcbc 	bl	8000e18 <LCD_RD_DATA>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b9d      	ldr	r3, [pc, #628]	; (800171c <lcd_init+0x2b8>)
 80014a6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80014a8:	f7ff fcb6 	bl	8000e18 <LCD_RD_DATA>
 80014ac:	4603      	mov	r3, r0
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b9a      	ldr	r3, [pc, #616]	; (800171c <lcd_init+0x2b8>)
 80014b2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80014b4:	f7ff fcb0 	bl	8000e18 <LCD_RD_DATA>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b97      	ldr	r3, [pc, #604]	; (800171c <lcd_init+0x2b8>)
 80014be:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80014c0:	4b96      	ldr	r3, [pc, #600]	; (800171c <lcd_init+0x2b8>)
 80014c2:	889b      	ldrh	r3, [r3, #4]
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	4b94      	ldr	r3, [pc, #592]	; (800171c <lcd_init+0x2b8>)
 80014ca:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80014cc:	f7ff fca4 	bl	8000e18 <LCD_RD_DATA>
 80014d0:	4603      	mov	r3, r0
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b91      	ldr	r3, [pc, #580]	; (800171c <lcd_init+0x2b8>)
 80014d6:	889b      	ldrh	r3, [r3, #4]
 80014d8:	4313      	orrs	r3, r2
 80014da:	b29a      	uxth	r2, r3
 80014dc:	4b8f      	ldr	r3, [pc, #572]	; (800171c <lcd_init+0x2b8>)
 80014de:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80014e0:	20cf      	movs	r0, #207	; 0xcf
 80014e2:	f7ff fc79 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80014e6:	2000      	movs	r0, #0
 80014e8:	f7ff fc86 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80014ec:	20c1      	movs	r0, #193	; 0xc1
 80014ee:	f7ff fc83 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80014f2:	2030      	movs	r0, #48	; 0x30
 80014f4:	f7ff fc80 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80014f8:	20ed      	movs	r0, #237	; 0xed
 80014fa:	f7ff fc6d 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80014fe:	2064      	movs	r0, #100	; 0x64
 8001500:	f7ff fc7a 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001504:	2003      	movs	r0, #3
 8001506:	f7ff fc77 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800150a:	2012      	movs	r0, #18
 800150c:	f7ff fc74 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001510:	2081      	movs	r0, #129	; 0x81
 8001512:	f7ff fc71 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001516:	20e8      	movs	r0, #232	; 0xe8
 8001518:	f7ff fc5e 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800151c:	2085      	movs	r0, #133	; 0x85
 800151e:	f7ff fc6b 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001522:	2010      	movs	r0, #16
 8001524:	f7ff fc68 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001528:	207a      	movs	r0, #122	; 0x7a
 800152a:	f7ff fc65 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800152e:	20cb      	movs	r0, #203	; 0xcb
 8001530:	f7ff fc52 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001534:	2039      	movs	r0, #57	; 0x39
 8001536:	f7ff fc5f 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800153a:	202c      	movs	r0, #44	; 0x2c
 800153c:	f7ff fc5c 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff fc59 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001546:	2034      	movs	r0, #52	; 0x34
 8001548:	f7ff fc56 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800154c:	2002      	movs	r0, #2
 800154e:	f7ff fc53 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001552:	20f7      	movs	r0, #247	; 0xf7
 8001554:	f7ff fc40 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001558:	2020      	movs	r0, #32
 800155a:	f7ff fc4d 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800155e:	20ea      	movs	r0, #234	; 0xea
 8001560:	f7ff fc3a 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff fc47 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fc44 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001570:	20c0      	movs	r0, #192	; 0xc0
 8001572:	f7ff fc31 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001576:	201b      	movs	r0, #27
 8001578:	f7ff fc3e 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800157c:	20c1      	movs	r0, #193	; 0xc1
 800157e:	f7ff fc2b 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001582:	2001      	movs	r0, #1
 8001584:	f7ff fc38 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001588:	20c5      	movs	r0, #197	; 0xc5
 800158a:	f7ff fc25 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800158e:	2030      	movs	r0, #48	; 0x30
 8001590:	f7ff fc32 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001594:	2030      	movs	r0, #48	; 0x30
 8001596:	f7ff fc2f 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800159a:	20c7      	movs	r0, #199	; 0xc7
 800159c:	f7ff fc1c 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80015a0:	20b7      	movs	r0, #183	; 0xb7
 80015a2:	f7ff fc29 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80015a6:	2036      	movs	r0, #54	; 0x36
 80015a8:	f7ff fc16 	bl	8000dd8 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 80015ac:	2008      	movs	r0, #8
 80015ae:	f7ff fc23 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80015b2:	203a      	movs	r0, #58	; 0x3a
 80015b4:	f7ff fc10 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80015b8:	2055      	movs	r0, #85	; 0x55
 80015ba:	f7ff fc1d 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80015be:	20b1      	movs	r0, #177	; 0xb1
 80015c0:	f7ff fc0a 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80015c4:	2000      	movs	r0, #0
 80015c6:	f7ff fc17 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80015ca:	201a      	movs	r0, #26
 80015cc:	f7ff fc14 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80015d0:	20b6      	movs	r0, #182	; 0xb6
 80015d2:	f7ff fc01 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80015d6:	200a      	movs	r0, #10
 80015d8:	f7ff fc0e 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80015dc:	20a2      	movs	r0, #162	; 0xa2
 80015de:	f7ff fc0b 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80015e2:	20f2      	movs	r0, #242	; 0xf2
 80015e4:	f7ff fbf8 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff fc05 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80015ee:	2026      	movs	r0, #38	; 0x26
 80015f0:	f7ff fbf2 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80015f4:	2001      	movs	r0, #1
 80015f6:	f7ff fbff 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80015fa:	20e0      	movs	r0, #224	; 0xe0
 80015fc:	f7ff fbec 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001600:	200f      	movs	r0, #15
 8001602:	f7ff fbf9 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001606:	202a      	movs	r0, #42	; 0x2a
 8001608:	f7ff fbf6 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800160c:	2028      	movs	r0, #40	; 0x28
 800160e:	f7ff fbf3 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001612:	2008      	movs	r0, #8
 8001614:	f7ff fbf0 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001618:	200e      	movs	r0, #14
 800161a:	f7ff fbed 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800161e:	2008      	movs	r0, #8
 8001620:	f7ff fbea 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001624:	2054      	movs	r0, #84	; 0x54
 8001626:	f7ff fbe7 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800162a:	20a9      	movs	r0, #169	; 0xa9
 800162c:	f7ff fbe4 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001630:	2043      	movs	r0, #67	; 0x43
 8001632:	f7ff fbe1 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001636:	200a      	movs	r0, #10
 8001638:	f7ff fbde 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800163c:	200f      	movs	r0, #15
 800163e:	f7ff fbdb 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff fbd8 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001648:	2000      	movs	r0, #0
 800164a:	f7ff fbd5 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800164e:	2000      	movs	r0, #0
 8001650:	f7ff fbd2 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff fbcf 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800165a:	20e1      	movs	r0, #225	; 0xe1
 800165c:	f7ff fbbc 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001660:	2000      	movs	r0, #0
 8001662:	f7ff fbc9 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001666:	2015      	movs	r0, #21
 8001668:	f7ff fbc6 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800166c:	2017      	movs	r0, #23
 800166e:	f7ff fbc3 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001672:	2007      	movs	r0, #7
 8001674:	f7ff fbc0 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001678:	2011      	movs	r0, #17
 800167a:	f7ff fbbd 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800167e:	2006      	movs	r0, #6
 8001680:	f7ff fbba 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001684:	202b      	movs	r0, #43	; 0x2b
 8001686:	f7ff fbb7 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800168a:	2056      	movs	r0, #86	; 0x56
 800168c:	f7ff fbb4 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001690:	203c      	movs	r0, #60	; 0x3c
 8001692:	f7ff fbb1 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001696:	2005      	movs	r0, #5
 8001698:	f7ff fbae 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800169c:	2010      	movs	r0, #16
 800169e:	f7ff fbab 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80016a2:	200f      	movs	r0, #15
 80016a4:	f7ff fba8 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80016a8:	203f      	movs	r0, #63	; 0x3f
 80016aa:	f7ff fba5 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80016ae:	203f      	movs	r0, #63	; 0x3f
 80016b0:	f7ff fba2 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80016b4:	200f      	movs	r0, #15
 80016b6:	f7ff fb9f 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80016ba:	202b      	movs	r0, #43	; 0x2b
 80016bc:	f7ff fb8c 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff fb99 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f7ff fb96 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80016cc:	2001      	movs	r0, #1
 80016ce:	f7ff fb93 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80016d2:	203f      	movs	r0, #63	; 0x3f
 80016d4:	f7ff fb90 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80016d8:	202a      	movs	r0, #42	; 0x2a
 80016da:	f7ff fb7d 	bl	8000dd8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016de:	2000      	movs	r0, #0
 80016e0:	f7ff fb8a 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff fb87 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016ea:	2000      	movs	r0, #0
 80016ec:	f7ff fb84 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80016f0:	20ef      	movs	r0, #239	; 0xef
 80016f2:	f7ff fb81 	bl	8000df8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80016f6:	2011      	movs	r0, #17
 80016f8:	f7ff fb6e 	bl	8000dd8 <LCD_WR_REG>
	HAL_Delay(120);
 80016fc:	2078      	movs	r0, #120	; 0x78
 80016fe:	f001 fe61 	bl	80033c4 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001702:	2029      	movs	r0, #41	; 0x29
 8001704:	f7ff fb68 	bl	8000dd8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001708:	2201      	movs	r2, #1
 800170a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800170e:	4804      	ldr	r0, [pc, #16]	; (8001720 <lcd_init+0x2bc>)
 8001710:	f002 ff08 	bl	8004524 <HAL_GPIO_WritePin>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40020800 	.word	0x40020800
 800171c:	2000021c 	.word	0x2000021c
 8001720:	40020000 	.word	0x40020000

08001724 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b08b      	sub	sp, #44	; 0x2c
 8001728:	af04      	add	r7, sp, #16
 800172a:	60ba      	str	r2, [r7, #8]
 800172c:	461a      	mov	r2, r3
 800172e:	4603      	mov	r3, r0
 8001730:	81fb      	strh	r3, [r7, #14]
 8001732:	460b      	mov	r3, r1
 8001734:	81bb      	strh	r3, [r7, #12]
 8001736:	4613      	mov	r3, r2
 8001738:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800173a:	89fb      	ldrh	r3, [r7, #14]
 800173c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001742:	e048      	b.n	80017d6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d145      	bne.n	80017d6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800174a:	89fa      	ldrh	r2, [r7, #14]
 800174c:	4b26      	ldr	r3, [pc, #152]	; (80017e8 <lcd_ShowStr+0xc4>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001756:	085b      	lsrs	r3, r3, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	1acb      	subs	r3, r1, r3
 800175c:	429a      	cmp	r2, r3
 800175e:	dc3f      	bgt.n	80017e0 <lcd_ShowStr+0xbc>
 8001760:	89ba      	ldrh	r2, [r7, #12]
 8001762:	4b21      	ldr	r3, [pc, #132]	; (80017e8 <lcd_ShowStr+0xc4>)
 8001764:	885b      	ldrh	r3, [r3, #2]
 8001766:	4619      	mov	r1, r3
 8001768:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800176c:	1acb      	subs	r3, r1, r3
 800176e:	429a      	cmp	r2, r3
 8001770:	dc36      	bgt.n	80017e0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b80      	cmp	r3, #128	; 0x80
 8001778:	d902      	bls.n	8001780 <lcd_ShowStr+0x5c>
 800177a:	2301      	movs	r3, #1
 800177c:	75fb      	strb	r3, [r7, #23]
 800177e:	e02a      	b.n	80017d6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b0d      	cmp	r3, #13
 8001786:	d10b      	bne.n	80017a0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001788:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800178c:	b29a      	uxth	r2, r3
 800178e:	89bb      	ldrh	r3, [r7, #12]
 8001790:	4413      	add	r3, r2
 8001792:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001794:	8abb      	ldrh	r3, [r7, #20]
 8001796:	81fb      	strh	r3, [r7, #14]
					str++;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	3301      	adds	r3, #1
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	e017      	b.n	80017d0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	781a      	ldrb	r2, [r3, #0]
 80017a4:	88fc      	ldrh	r4, [r7, #6]
 80017a6:	89b9      	ldrh	r1, [r7, #12]
 80017a8:	89f8      	ldrh	r0, [r7, #14]
 80017aa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80017ae:	9302      	str	r3, [sp, #8]
 80017b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80017b4:	9301      	str	r3, [sp, #4]
 80017b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	4623      	mov	r3, r4
 80017bc:	f7ff fcc4 	bl	8001148 <lcd_ShowChar>
					x+=sizey/2;
 80017c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80017c4:	085b      	lsrs	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	89fb      	ldrh	r3, [r7, #14]
 80017cc:	4413      	add	r3, r2
 80017ce:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	3301      	adds	r3, #1
 80017d4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1b2      	bne.n	8001744 <lcd_ShowStr+0x20>
 80017de:	e000      	b.n	80017e2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80017e0:	bf00      	nop
			}
		}
	}
}
 80017e2:	371c      	adds	r7, #28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd90      	pop	{r4, r7, pc}
 80017e8:	2000021c 	.word	0x2000021c

080017ec <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80017f0:	2201      	movs	r2, #1
 80017f2:	2140      	movs	r1, #64	; 0x40
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <led7_init+0x14>)
 80017f6:	f002 fe95 	bl	8004524 <HAL_GPIO_WritePin>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40021800 	.word	0x40021800

08001804 <led7_Scan>:

void led7_Scan(){
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001808:	4b3f      	ldr	r3, [pc, #252]	; (8001908 <led7_Scan+0x104>)
 800180a:	881b      	ldrh	r3, [r3, #0]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	b29a      	uxth	r2, r3
 8001810:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <led7_Scan+0x104>)
 8001812:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001814:	4b3d      	ldr	r3, [pc, #244]	; (800190c <led7_Scan+0x108>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a3d      	ldr	r2, [pc, #244]	; (8001910 <led7_Scan+0x10c>)
 800181a:	5cd3      	ldrb	r3, [r2, r3]
 800181c:	021b      	lsls	r3, r3, #8
 800181e:	b21a      	sxth	r2, r3
 8001820:	4b39      	ldr	r3, [pc, #228]	; (8001908 <led7_Scan+0x104>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	b21b      	sxth	r3, r3
 8001826:	4313      	orrs	r3, r2
 8001828:	b21b      	sxth	r3, r3
 800182a:	b29a      	uxth	r2, r3
 800182c:	4b36      	ldr	r3, [pc, #216]	; (8001908 <led7_Scan+0x104>)
 800182e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001830:	4b36      	ldr	r3, [pc, #216]	; (800190c <led7_Scan+0x108>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b03      	cmp	r3, #3
 8001836:	d847      	bhi.n	80018c8 <led7_Scan+0xc4>
 8001838:	a201      	add	r2, pc, #4	; (adr r2, 8001840 <led7_Scan+0x3c>)
 800183a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183e:	bf00      	nop
 8001840:	08001851 	.word	0x08001851
 8001844:	0800186f 	.word	0x0800186f
 8001848:	0800188d 	.word	0x0800188d
 800184c:	080018ab 	.word	0x080018ab
	case 0:
		spi_buffer |= 0x00b0;
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <led7_Scan+0x104>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001858:	b29a      	uxth	r2, r3
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <led7_Scan+0x104>)
 800185c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800185e:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <led7_Scan+0x104>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001866:	b29a      	uxth	r2, r3
 8001868:	4b27      	ldr	r3, [pc, #156]	; (8001908 <led7_Scan+0x104>)
 800186a:	801a      	strh	r2, [r3, #0]
		break;
 800186c:	e02d      	b.n	80018ca <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800186e:	4b26      	ldr	r3, [pc, #152]	; (8001908 <led7_Scan+0x104>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b23      	ldr	r3, [pc, #140]	; (8001908 <led7_Scan+0x104>)
 800187a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <led7_Scan+0x104>)
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	f023 0320 	bic.w	r3, r3, #32
 8001884:	b29a      	uxth	r2, r3
 8001886:	4b20      	ldr	r3, [pc, #128]	; (8001908 <led7_Scan+0x104>)
 8001888:	801a      	strh	r2, [r3, #0]
		break;
 800188a:	e01e      	b.n	80018ca <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800188c:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <led7_Scan+0x104>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001894:	b29a      	uxth	r2, r3
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <led7_Scan+0x104>)
 8001898:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800189a:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <led7_Scan+0x104>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	f023 0310 	bic.w	r3, r3, #16
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	4b18      	ldr	r3, [pc, #96]	; (8001908 <led7_Scan+0x104>)
 80018a6:	801a      	strh	r2, [r3, #0]
		break;
 80018a8:	e00f      	b.n	80018ca <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80018aa:	4b17      	ldr	r3, [pc, #92]	; (8001908 <led7_Scan+0x104>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <led7_Scan+0x104>)
 80018b6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80018b8:	4b13      	ldr	r3, [pc, #76]	; (8001908 <led7_Scan+0x104>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <led7_Scan+0x104>)
 80018c4:	801a      	strh	r2, [r3, #0]
		break;
 80018c6:	e000      	b.n	80018ca <led7_Scan+0xc6>
	default:
		break;
 80018c8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <led7_Scan+0x108>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3301      	adds	r3, #1
 80018d0:	425a      	negs	r2, r3
 80018d2:	f003 0303 	and.w	r3, r3, #3
 80018d6:	f002 0203 	and.w	r2, r2, #3
 80018da:	bf58      	it	pl
 80018dc:	4253      	negpl	r3, r2
 80018de:	4a0b      	ldr	r2, [pc, #44]	; (800190c <led7_Scan+0x108>)
 80018e0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2140      	movs	r1, #64	; 0x40
 80018e6:	480b      	ldr	r0, [pc, #44]	; (8001914 <led7_Scan+0x110>)
 80018e8:	f002 fe1c 	bl	8004524 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80018ec:	2301      	movs	r3, #1
 80018ee:	2202      	movs	r2, #2
 80018f0:	4905      	ldr	r1, [pc, #20]	; (8001908 <led7_Scan+0x104>)
 80018f2:	4809      	ldr	r0, [pc, #36]	; (8001918 <led7_Scan+0x114>)
 80018f4:	f003 fc95 	bl	8005222 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80018f8:	2201      	movs	r2, #1
 80018fa:	2140      	movs	r1, #64	; 0x40
 80018fc:	4805      	ldr	r0, [pc, #20]	; (8001914 <led7_Scan+0x110>)
 80018fe:	f002 fe11 	bl	8004524 <HAL_GPIO_WritePin>
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	2000000e 	.word	0x2000000e
 800190c:	20000224 	.word	0x20000224
 8001910:	20000000 	.word	0x20000000
 8001914:	40021800 	.word	0x40021800
 8001918:	20000240 	.word	0x20000240

0800191c <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	4613      	mov	r3, r2
 8001928:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0e      	blt.n	800194e <led7_SetDigit+0x32>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2b09      	cmp	r3, #9
 8001934:	dc0b      	bgt.n	800194e <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 8001936:	4a09      	ldr	r2, [pc, #36]	; (800195c <led7_SetDigit+0x40>)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4413      	add	r3, r2
 800193c:	781a      	ldrb	r2, [r3, #0]
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	b2d9      	uxtb	r1, r3
 8001944:	4a06      	ldr	r2, [pc, #24]	; (8001960 <led7_SetDigit+0x44>)
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	4413      	add	r3, r2
 800194a:	460a      	mov	r2, r1
 800194c:	701a      	strb	r2, [r3, #0]
	}
}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	20000004 	.word	0x20000004
 8001960:	20000000 	.word	0x20000000

08001964 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001968:	f001 fcba 	bl	80032e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800196c:	f000 f82e 	bl	80019cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001970:	f7ff f882 	bl	8000a78 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001974:	f001 fa3a 	bl	8002dec <MX_TIM2_Init>
  MX_SPI1_Init();
 8001978:	f001 f818 	bl	80029ac <MX_SPI1_Init>
  MX_FSMC_Init();
 800197c:	f7fe ffac 	bl	80008d8 <MX_FSMC_Init>
  MX_I2C1_Init();
 8001980:	f7ff f9b4 	bl	8000cec <MX_I2C1_Init>
  MX_TIM13_Init();
 8001984:	f001 fa7e 	bl	8002e84 <MX_TIM13_Init>
  MX_DMA_Init();
 8001988:	f7fe ff86 	bl	8000898 <MX_DMA_Init>
  MX_ADC1_Init();
 800198c:	f7fe fdee 	bl	800056c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001990:	f001 f9dc 	bl	8002d4c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001994:	f001 fbc4 	bl	8003120 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001998:	f001 fb98 	bl	80030cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800199c:	f000 f880 	bl	8001aa0 <system_init>
  lcd_Clear(WHITE);
 80019a0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80019a4:	f7ff fa96 	bl	8000ed4 <lcd_Clear>
  snake_init();
 80019a8:	f000 f8ec 	bl	8001b84 <snake_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1)
    {
  	  while(!flag_timer2);
 80019ac:	bf00      	nop
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <main+0x64>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0fb      	beq.n	80019ae <main+0x4a>
	  flag_timer2 = 0;
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <main+0x64>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 80019bc:	f7fe ff00 	bl	80007c0 <button_Scan>
//	  test_button();
//	  test_7seg();
	  test_lcd();
 80019c0:	f000 f88e 	bl	8001ae0 <test_lcd>
  	  while(!flag_timer2);
 80019c4:	e7f2      	b.n	80019ac <main+0x48>
 80019c6:	bf00      	nop
 80019c8:	2000023a 	.word	0x2000023a

080019cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b094      	sub	sp, #80	; 0x50
 80019d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d2:	f107 0320 	add.w	r3, r7, #32
 80019d6:	2230      	movs	r2, #48	; 0x30
 80019d8:	2100      	movs	r1, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	f006 fbc1 	bl	8008162 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
 80019ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f0:	2300      	movs	r3, #0
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	4b28      	ldr	r3, [pc, #160]	; (8001a98 <SystemClock_Config+0xcc>)
 80019f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f8:	4a27      	ldr	r2, [pc, #156]	; (8001a98 <SystemClock_Config+0xcc>)
 80019fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001a00:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <SystemClock_Config+0xcc>)
 8001a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a08:	60bb      	str	r3, [r7, #8]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <SystemClock_Config+0xd0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a21      	ldr	r2, [pc, #132]	; (8001a9c <SystemClock_Config+0xd0>)
 8001a16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <SystemClock_Config+0xd0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a30:	2310      	movs	r3, #16
 8001a32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a34:	2302      	movs	r3, #2
 8001a36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a40:	23a8      	movs	r3, #168	; 0xa8
 8001a42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a48:	2304      	movs	r3, #4
 8001a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a4c:	f107 0320 	add.w	r3, r7, #32
 8001a50:	4618      	mov	r0, r3
 8001a52:	f002 fec5 	bl	80047e0 <HAL_RCC_OscConfig>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a5c:	f000 f848 	bl	8001af0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a60:	230f      	movs	r3, #15
 8001a62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a64:	2302      	movs	r3, #2
 8001a66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a6c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001a72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2105      	movs	r1, #5
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f003 f926 	bl	8004cd0 <HAL_RCC_ClockConfig>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a8a:	f000 f831 	bl	8001af0 <Error_Handler>
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3750      	adds	r7, #80	; 0x50
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2120      	movs	r1, #32
 8001aa8:	480c      	ldr	r0, [pc, #48]	; (8001adc <system_init+0x3c>)
 8001aaa:	f002 fd3b 	bl	8004524 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2140      	movs	r1, #64	; 0x40
 8001ab2:	480a      	ldr	r0, [pc, #40]	; (8001adc <system_init+0x3c>)
 8001ab4:	f002 fd36 	bl	8004524 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2110      	movs	r1, #16
 8001abc:	4807      	ldr	r0, [pc, #28]	; (8001adc <system_init+0x3c>)
 8001abe:	f002 fd31 	bl	8004524 <HAL_GPIO_WritePin>
	  timer_init();
 8001ac2:	f000 ff1f 	bl	8002904 <timer_init>
	  led7_init();
 8001ac6:	f7ff fe91 	bl	80017ec <led7_init>
	  button_init();
 8001aca:	f7fe fe6d 	bl	80007a8 <button_init>
	  lcd_init();
 8001ace:	f7ff fcc9 	bl	8001464 <lcd_init>
	  setTimer2(50);
 8001ad2:	2032      	movs	r0, #50	; 0x32
 8001ad4:	f000 ff24 	bl	8002920 <setTimer2>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40021000 	.word	0x40021000

08001ae0 <test_lcd>:
			lcd_ShowIntNum(140, 105, i, 2, BRED, WHITE, 32);
			//di chuyển
		}
	}
}
void test_lcd(){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
//	snake_init();
	wall();
 8001ae4:	f000 fef8 	bl	80028d8 <wall>
	move();
 8001ae8:	f000 fe04 	bl	80026f4 <move>
}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af4:	b672      	cpsid	i
}
 8001af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <Error_Handler+0x8>

08001afa <random_eat>:
uint16_t x1 = 120, y1 = 150, x2 = 130, y2 = 160;
uint16_t	headX1, headY1, headX2, headY2;
enum state { goUp, goDown, goLeft, goRight };
enum state firstState = goUp;
enum state prevState = goUp;
uint16_t random_eat(uint16_t minN, uint16_t maxN) {
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	4603      	mov	r3, r0
 8001b02:	460a      	mov	r2, r1
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	4613      	mov	r3, r2
 8001b08:	80bb      	strh	r3, [r7, #4]
	return minN + rand()%(maxN + 1 - minN);
 8001b0a:	f006 f9e7 	bl	8007edc <rand>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	1c59      	adds	r1, r3, #1
 8001b14:	88fb      	ldrh	r3, [r7, #6]
 8001b16:	1acb      	subs	r3, r1, r3
 8001b18:	fb92 f1f3 	sdiv	r1, r2, r3
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	4413      	add	r3, r2
 8001b28:	b29b      	uxth	r3, r3
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <setHead>:
uint16_t horizonLen = 10;
uint16_t speed = 1;
uint16_t count = 0;
//uint16_t pre_count = 0;
uint16_t CREATE_FOOD = 1;
void setHead(uint16_t X1, uint16_t X2, uint16_t Y1, uint16_t Y2) {
 8001b34:	b490      	push	{r4, r7}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4604      	mov	r4, r0
 8001b3c:	4608      	mov	r0, r1
 8001b3e:	4611      	mov	r1, r2
 8001b40:	461a      	mov	r2, r3
 8001b42:	4623      	mov	r3, r4
 8001b44:	80fb      	strh	r3, [r7, #6]
 8001b46:	4603      	mov	r3, r0
 8001b48:	80bb      	strh	r3, [r7, #4]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	807b      	strh	r3, [r7, #2]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	803b      	strh	r3, [r7, #0]
	headX1 = X1;
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <setHead+0x40>)
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	8013      	strh	r3, [r2, #0]
	headX2 = X2;
 8001b58:	4a07      	ldr	r2, [pc, #28]	; (8001b78 <setHead+0x44>)
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	8013      	strh	r3, [r2, #0]
	headY1 = Y1;
 8001b5e:	4a07      	ldr	r2, [pc, #28]	; (8001b7c <setHead+0x48>)
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	8013      	strh	r3, [r2, #0]
	headY2 = Y2;
 8001b64:	4a06      	ldr	r2, [pc, #24]	; (8001b80 <setHead+0x4c>)
 8001b66:	883b      	ldrh	r3, [r7, #0]
 8001b68:	8013      	strh	r3, [r2, #0]
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc90      	pop	{r4, r7}
 8001b72:	4770      	bx	lr
 8001b74:	2000022a 	.word	0x2000022a
 8001b78:	2000022e 	.word	0x2000022e
 8001b7c:	2000022c 	.word	0x2000022c
 8001b80:	20000230 	.word	0x20000230

08001b84 <snake_init>:
void snake_init() {
 8001b84:	b590      	push	{r4, r7, lr}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af02      	add	r7, sp, #8
	lcd_Fill(x1, y1, x2, y2, BLUE);
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <snake_init+0x3c>)
 8001b8c:	8818      	ldrh	r0, [r3, #0]
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <snake_init+0x40>)
 8001b90:	8819      	ldrh	r1, [r3, #0]
 8001b92:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <snake_init+0x44>)
 8001b94:	881a      	ldrh	r2, [r3, #0]
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <snake_init+0x48>)
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	241f      	movs	r4, #31
 8001b9c:	9400      	str	r4, [sp, #0]
 8001b9e:	f7ff f9cb 	bl	8000f38 <lcd_Fill>
	setHead(x1, x2, y1, y2);
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <snake_init+0x3c>)
 8001ba4:	8818      	ldrh	r0, [r3, #0]
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <snake_init+0x44>)
 8001ba8:	8819      	ldrh	r1, [r3, #0]
 8001baa:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <snake_init+0x40>)
 8001bac:	881a      	ldrh	r2, [r3, #0]
 8001bae:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <snake_init+0x48>)
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	f7ff ffbf 	bl	8001b34 <setHead>
}
 8001bb6:	bf00      	nop
 8001bb8:	3704      	adds	r7, #4
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd90      	pop	{r4, r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000014 	.word	0x20000014
 8001bc4:	20000016 	.word	0x20000016
 8001bc8:	20000018 	.word	0x20000018
 8001bcc:	2000001a 	.word	0x2000001a

08001bd0 <display>:
void display() {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af04      	add	r7, sp, #16
	lcd_ShowStr(50,30,"Game Over!!!",WHITE,BLACK,24,0);
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	9302      	str	r3, [sp, #8]
 8001bda:	2318      	movs	r3, #24
 8001bdc:	9301      	str	r3, [sp, #4]
 8001bde:	2300      	movs	r3, #0
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be6:	4a0e      	ldr	r2, [pc, #56]	; (8001c20 <display+0x50>)
 8001be8:	211e      	movs	r1, #30
 8001bea:	2032      	movs	r0, #50	; 0x32
 8001bec:	f7ff fd9a 	bl	8001724 <lcd_ShowStr>
	HAL_Delay(1000);
 8001bf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bf4:	f001 fbe6 	bl	80033c4 <HAL_Delay>
	lcd_ShowStr(50,30,"Game Over!!!",BLUE,YELLOW,24,0);
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	9302      	str	r3, [sp, #8]
 8001bfc:	2318      	movs	r3, #24
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	231f      	movs	r3, #31
 8001c08:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <display+0x50>)
 8001c0a:	211e      	movs	r1, #30
 8001c0c:	2032      	movs	r0, #50	; 0x32
 8001c0e:	f7ff fd89 	bl	8001724 <lcd_ShowStr>
	HAL_Delay(1000);
 8001c12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c16:	f001 fbd5 	bl	80033c4 <HAL_Delay>
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	08008ec0 	.word	0x08008ec0

08001c24 <game_over>:
void fill_white() {

}
void game_over(){
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af04      	add	r7, sp, #16
//	lcd_ShowStr(50,30,"Game Over!!!",WHITE,BLACK,24,0);
//	lcd_ShowStr(50,30,"Game Over!!!",WHITE,YELLOW,24,0);
	lcd_ShowStr(25,120,"May choi ngu vl!",WHITE,RED,24,0);
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	9302      	str	r3, [sp, #8]
 8001c2e:	2318      	movs	r3, #24
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3c:	4a2b      	ldr	r2, [pc, #172]	; (8001cec <game_over+0xc8>)
 8001c3e:	2178      	movs	r1, #120	; 0x78
 8001c40:	2019      	movs	r0, #25
 8001c42:	f7ff fd6f 	bl	8001724 <lcd_ShowStr>
	lcd_ShowStr(10,200,"Diem cua ban la: ",BLUE,WHITE,24,0);
 8001c46:	2300      	movs	r3, #0
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	2318      	movs	r3, #24
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	231f      	movs	r3, #31
 8001c56:	4a26      	ldr	r2, [pc, #152]	; (8001cf0 <game_over+0xcc>)
 8001c58:	21c8      	movs	r1, #200	; 0xc8
 8001c5a:	200a      	movs	r0, #10
 8001c5c:	f7ff fd62 	bl	8001724 <lcd_ShowStr>
	if(count < 10)
 8001c60:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <game_over+0xd0>)
 8001c62:	881b      	ldrh	r3, [r3, #0]
 8001c64:	2b09      	cmp	r3, #9
 8001c66:	d80e      	bhi.n	8001c86 <game_over+0x62>
		lcd_ShowIntNum(210,200,count,1,BLUE,WHITE,24);
 8001c68:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <game_over+0xd0>)
 8001c6a:	881a      	ldrh	r2, [r3, #0]
 8001c6c:	2318      	movs	r3, #24
 8001c6e:	9302      	str	r3, [sp, #8]
 8001c70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c74:	9301      	str	r3, [sp, #4]
 8001c76:	231f      	movs	r3, #31
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	21c8      	movs	r1, #200	; 0xc8
 8001c7e:	20d2      	movs	r0, #210	; 0xd2
 8001c80:	f7ff fb4e 	bl	8001320 <lcd_ShowIntNum>
 8001c84:	e00d      	b.n	8001ca2 <game_over+0x7e>
	else
		lcd_ShowIntNum(210,200,count,2,BLUE,WHITE,24);
 8001c86:	4b1b      	ldr	r3, [pc, #108]	; (8001cf4 <game_over+0xd0>)
 8001c88:	881a      	ldrh	r2, [r3, #0]
 8001c8a:	2318      	movs	r3, #24
 8001c8c:	9302      	str	r3, [sp, #8]
 8001c8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	231f      	movs	r3, #31
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	2302      	movs	r3, #2
 8001c9a:	21c8      	movs	r1, #200	; 0xc8
 8001c9c:	20d2      	movs	r0, #210	; 0xd2
 8001c9e:	f7ff fb3f 	bl	8001320 <lcd_ShowIntNum>
	lcd_Fill(x1, y1, x2, y2, WHITE);
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <game_over+0xd4>)
 8001ca4:	8818      	ldrh	r0, [r3, #0]
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <game_over+0xd8>)
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <game_over+0xdc>)
 8001cac:	881a      	ldrh	r2, [r3, #0]
 8001cae:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <game_over+0xe0>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001cb6:	9400      	str	r4, [sp, #0]
 8001cb8:	f7ff f93e 	bl	8000f38 <lcd_Fill>
	lcd_Fill(x_food, y_food, x_food+5, y_food+5, WHITE);
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <game_over+0xe4>)
 8001cbe:	8818      	ldrh	r0, [r3, #0]
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <game_over+0xe8>)
 8001cc2:	8819      	ldrh	r1, [r3, #0]
 8001cc4:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <game_over+0xe4>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	3305      	adds	r3, #5
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <game_over+0xe8>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	3305      	adds	r3, #5
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001cd8:	9400      	str	r4, [sp, #0]
 8001cda:	f7ff f92d 	bl	8000f38 <lcd_Fill>
	display();
 8001cde:	f7ff ff77 	bl	8001bd0 <display>
}
 8001ce2:	bf00      	nop
 8001ce4:	3704      	adds	r7, #4
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd90      	pop	{r4, r7, pc}
 8001cea:	bf00      	nop
 8001cec:	08008ed0 	.word	0x08008ed0
 8001cf0:	08008ee4 	.word	0x08008ee4
 8001cf4:	20000238 	.word	0x20000238
 8001cf8:	20000014 	.word	0x20000014
 8001cfc:	20000016 	.word	0x20000016
 8001d00:	20000018 	.word	0x20000018
 8001d04:	2000001a 	.word	0x2000001a
 8001d08:	20000234 	.word	0x20000234
 8001d0c:	20000236 	.word	0x20000236

08001d10 <turnRight>:


void turnRight(uint16_t X1, uint16_t X2, uint16_t Y1, uint16_t Y2) {
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af02      	add	r7, sp, #8
 8001d16:	4604      	mov	r4, r0
 8001d18:	4608      	mov	r0, r1
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4623      	mov	r3, r4
 8001d20:	80fb      	strh	r3, [r7, #6]
 8001d22:	4603      	mov	r3, r0
 8001d24:	80bb      	strh	r3, [r7, #4]
 8001d26:	460b      	mov	r3, r1
 8001d28:	807b      	strh	r3, [r7, #2]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	803b      	strh	r3, [r7, #0]
	if (prevState == goUp)
 8001d2e:	4b29      	ldr	r3, [pc, #164]	; (8001dd4 <turnRight+0xc4>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d103      	bne.n	8001d3e <turnRight+0x2e>
	Y2 = Y1 + 10;
 8001d36:	887b      	ldrh	r3, [r7, #2]
 8001d38:	330a      	adds	r3, #10
 8001d3a:	803b      	strh	r3, [r7, #0]
 8001d3c:	e00a      	b.n	8001d54 <turnRight+0x44>
	else if (prevState == goDown)
 8001d3e:	4b25      	ldr	r3, [pc, #148]	; (8001dd4 <turnRight+0xc4>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d103      	bne.n	8001d4e <turnRight+0x3e>
	Y1 = Y2 - 10;
 8001d46:	883b      	ldrh	r3, [r7, #0]
 8001d48:	3b0a      	subs	r3, #10
 8001d4a:	807b      	strh	r3, [r7, #2]
 8001d4c:	e002      	b.n	8001d54 <turnRight+0x44>
	else Y1 = Y2 - 10;
 8001d4e:	883b      	ldrh	r3, [r7, #0]
 8001d50:	3b0a      	subs	r3, #10
 8001d52:	807b      	strh	r3, [r7, #2]
	if (firstState != goRight) {
 8001d54:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <turnRight+0xc8>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d019      	beq.n	8001d90 <turnRight+0x80>
		horizonLen -= 2;
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	; (8001ddc <turnRight+0xcc>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	3b02      	subs	r3, #2
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <turnRight+0xcc>)
 8001d66:	801a      	strh	r2, [r3, #0]
		X1 -= horizonLen;
 8001d68:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <turnRight+0xcc>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	88fa      	ldrh	r2, [r7, #6]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	80fb      	strh	r3, [r7, #6]
		X2 -= horizonLen;
 8001d72:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <turnRight+0xcc>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	88ba      	ldrh	r2, [r7, #4]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	80bb      	strh	r3, [r7, #4]
		lcd_Fill(X1,Y1,X2,Y2, WHITE);
 8001d7c:	883b      	ldrh	r3, [r7, #0]
 8001d7e:	88ba      	ldrh	r2, [r7, #4]
 8001d80:	8879      	ldrh	r1, [r7, #2]
 8001d82:	88f8      	ldrh	r0, [r7, #6]
 8001d84:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001d88:	9400      	str	r4, [sp, #0]
 8001d8a:	f7ff f8d5 	bl	8000f38 <lcd_Fill>
			}
			X2 += 2;
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
	}

}
 8001d8e:	e01d      	b.n	8001dcc <turnRight+0xbc>
		if (X2 - X1 >= snakeTailLen){
 8001d90:	88ba      	ldrh	r2, [r7, #4]
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	4a12      	ldr	r2, [pc, #72]	; (8001de0 <turnRight+0xd0>)
 8001d98:	8812      	ldrh	r2, [r2, #0]
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	db0b      	blt.n	8001db6 <turnRight+0xa6>
				lcd_Fill(X1, Y1, X2, Y2, WHITE);
 8001d9e:	883b      	ldrh	r3, [r7, #0]
 8001da0:	88ba      	ldrh	r2, [r7, #4]
 8001da2:	8879      	ldrh	r1, [r7, #2]
 8001da4:	88f8      	ldrh	r0, [r7, #6]
 8001da6:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001daa:	9400      	str	r4, [sp, #0]
 8001dac:	f7ff f8c4 	bl	8000f38 <lcd_Fill>
				X1 +=2;
 8001db0:	88fb      	ldrh	r3, [r7, #6]
 8001db2:	3302      	adds	r3, #2
 8001db4:	80fb      	strh	r3, [r7, #6]
			X2 += 2;
 8001db6:	88bb      	ldrh	r3, [r7, #4]
 8001db8:	3302      	adds	r3, #2
 8001dba:	80bb      	strh	r3, [r7, #4]
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
 8001dbc:	883b      	ldrh	r3, [r7, #0]
 8001dbe:	88ba      	ldrh	r2, [r7, #4]
 8001dc0:	8879      	ldrh	r1, [r7, #2]
 8001dc2:	88f8      	ldrh	r0, [r7, #6]
 8001dc4:	241f      	movs	r4, #31
 8001dc6:	9400      	str	r4, [sp, #0]
 8001dc8:	f7ff f8b6 	bl	8000f38 <lcd_Fill>
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd90      	pop	{r4, r7, pc}
 8001dd4:	20000233 	.word	0x20000233
 8001dd8:	20000232 	.word	0x20000232
 8001ddc:	20000020 	.word	0x20000020
 8001de0:	2000001c 	.word	0x2000001c

08001de4 <turnLeft>:

void turnLeft(uint16_t X1, uint16_t X2, uint16_t Y1, uint16_t Y2) {
 8001de4:	b590      	push	{r4, r7, lr}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af02      	add	r7, sp, #8
 8001dea:	4604      	mov	r4, r0
 8001dec:	4608      	mov	r0, r1
 8001dee:	4611      	mov	r1, r2
 8001df0:	461a      	mov	r2, r3
 8001df2:	4623      	mov	r3, r4
 8001df4:	80fb      	strh	r3, [r7, #6]
 8001df6:	4603      	mov	r3, r0
 8001df8:	80bb      	strh	r3, [r7, #4]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	807b      	strh	r3, [r7, #2]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	803b      	strh	r3, [r7, #0]
	if (prevState == goUp)
 8001e02:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <turnLeft+0x88>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d103      	bne.n	8001e12 <turnLeft+0x2e>
	Y2 = Y1 + 10;
 8001e0a:	887b      	ldrh	r3, [r7, #2]
 8001e0c:	330a      	adds	r3, #10
 8001e0e:	803b      	strh	r3, [r7, #0]
 8001e10:	e00a      	b.n	8001e28 <turnLeft+0x44>
	else if (prevState == goDown)
 8001e12:	4b16      	ldr	r3, [pc, #88]	; (8001e6c <turnLeft+0x88>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d103      	bne.n	8001e22 <turnLeft+0x3e>
	Y1 = Y2 - 10;
 8001e1a:	883b      	ldrh	r3, [r7, #0]
 8001e1c:	3b0a      	subs	r3, #10
 8001e1e:	807b      	strh	r3, [r7, #2]
 8001e20:	e002      	b.n	8001e28 <turnLeft+0x44>
	else Y1 = Y2 - 10;
 8001e22:	883b      	ldrh	r3, [r7, #0]
 8001e24:	3b0a      	subs	r3, #10
 8001e26:	807b      	strh	r3, [r7, #2]
	//lcd_Fill(x1, y1, x2, y2, WHITE);
	if (X2 - X1 >= snakeTailLen){
 8001e28:	88ba      	ldrh	r2, [r7, #4]
 8001e2a:	88fb      	ldrh	r3, [r7, #6]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	4a10      	ldr	r2, [pc, #64]	; (8001e70 <turnLeft+0x8c>)
 8001e30:	8812      	ldrh	r2, [r2, #0]
 8001e32:	4293      	cmp	r3, r2
 8001e34:	db0b      	blt.n	8001e4e <turnLeft+0x6a>
		lcd_Fill(X1, Y1, X2, Y2, WHITE);
 8001e36:	883b      	ldrh	r3, [r7, #0]
 8001e38:	88ba      	ldrh	r2, [r7, #4]
 8001e3a:	8879      	ldrh	r1, [r7, #2]
 8001e3c:	88f8      	ldrh	r0, [r7, #6]
 8001e3e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001e42:	9400      	str	r4, [sp, #0]
 8001e44:	f7ff f878 	bl	8000f38 <lcd_Fill>
		X2 -=2;
 8001e48:	88bb      	ldrh	r3, [r7, #4]
 8001e4a:	3b02      	subs	r3, #2
 8001e4c:	80bb      	strh	r3, [r7, #4]
	}
	X1 -= 2;
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	3b02      	subs	r3, #2
 8001e52:	80fb      	strh	r3, [r7, #6]
	lcd_Fill(X1, Y1, X2, Y2, BLUE);
 8001e54:	883b      	ldrh	r3, [r7, #0]
 8001e56:	88ba      	ldrh	r2, [r7, #4]
 8001e58:	8879      	ldrh	r1, [r7, #2]
 8001e5a:	88f8      	ldrh	r0, [r7, #6]
 8001e5c:	241f      	movs	r4, #31
 8001e5e:	9400      	str	r4, [sp, #0]
 8001e60:	f7ff f86a 	bl	8000f38 <lcd_Fill>
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd90      	pop	{r4, r7, pc}
 8001e6c:	20000233 	.word	0x20000233
 8001e70:	2000001c 	.word	0x2000001c

08001e74 <turnDown>:

void turnDown(uint16_t X1, uint16_t X2, uint16_t Y1, uint16_t Y2) {
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	4604      	mov	r4, r0
 8001e7c:	4608      	mov	r0, r1
 8001e7e:	4611      	mov	r1, r2
 8001e80:	461a      	mov	r2, r3
 8001e82:	4623      	mov	r3, r4
 8001e84:	80fb      	strh	r3, [r7, #6]
 8001e86:	4603      	mov	r3, r0
 8001e88:	80bb      	strh	r3, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	807b      	strh	r3, [r7, #2]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	803b      	strh	r3, [r7, #0]

	X1 = X2 - 10;
 8001e92:	88bb      	ldrh	r3, [r7, #4]
 8001e94:	3b0a      	subs	r3, #10
 8001e96:	80fb      	strh	r3, [r7, #6]
	if (firstState != goDown) {
 8001e98:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <turnDown+0xa4>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d019      	beq.n	8001ed4 <turnDown+0x60>
		virticalLen -= 2;
 8001ea0:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <turnDown+0xa8>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	3b02      	subs	r3, #2
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <turnDown+0xa8>)
 8001eaa:	801a      	strh	r2, [r3, #0]
		Y1 -= virticalLen;
 8001eac:	4b1b      	ldr	r3, [pc, #108]	; (8001f1c <turnDown+0xa8>)
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	887a      	ldrh	r2, [r7, #2]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	807b      	strh	r3, [r7, #2]
		Y2 -= virticalLen;
 8001eb6:	4b19      	ldr	r3, [pc, #100]	; (8001f1c <turnDown+0xa8>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	883a      	ldrh	r2, [r7, #0]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	803b      	strh	r3, [r7, #0]
		lcd_Fill(X1,Y1,X2,Y2, WHITE);
 8001ec0:	883b      	ldrh	r3, [r7, #0]
 8001ec2:	88ba      	ldrh	r2, [r7, #4]
 8001ec4:	8879      	ldrh	r1, [r7, #2]
 8001ec6:	88f8      	ldrh	r0, [r7, #6]
 8001ec8:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001ecc:	9400      	str	r4, [sp, #0]
 8001ece:	f7ff f833 	bl	8000f38 <lcd_Fill>
				Y2 -=2;
			}
			Y1 -= 2;
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
	}
}
 8001ed2:	e01d      	b.n	8001f10 <turnDown+0x9c>
		if (Y2 - Y1 >= snakeTailLen){
 8001ed4:	883a      	ldrh	r2, [r7, #0]
 8001ed6:	887b      	ldrh	r3, [r7, #2]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	4a11      	ldr	r2, [pc, #68]	; (8001f20 <turnDown+0xac>)
 8001edc:	8812      	ldrh	r2, [r2, #0]
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	db0b      	blt.n	8001efa <turnDown+0x86>
				lcd_Fill(X1, Y1, X2, Y2, WHITE);
 8001ee2:	883b      	ldrh	r3, [r7, #0]
 8001ee4:	88ba      	ldrh	r2, [r7, #4]
 8001ee6:	8879      	ldrh	r1, [r7, #2]
 8001ee8:	88f8      	ldrh	r0, [r7, #6]
 8001eea:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001eee:	9400      	str	r4, [sp, #0]
 8001ef0:	f7ff f822 	bl	8000f38 <lcd_Fill>
				Y2 -=2;
 8001ef4:	883b      	ldrh	r3, [r7, #0]
 8001ef6:	3b02      	subs	r3, #2
 8001ef8:	803b      	strh	r3, [r7, #0]
			Y1 -= 2;
 8001efa:	887b      	ldrh	r3, [r7, #2]
 8001efc:	3b02      	subs	r3, #2
 8001efe:	807b      	strh	r3, [r7, #2]
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
 8001f00:	883b      	ldrh	r3, [r7, #0]
 8001f02:	88ba      	ldrh	r2, [r7, #4]
 8001f04:	8879      	ldrh	r1, [r7, #2]
 8001f06:	88f8      	ldrh	r0, [r7, #6]
 8001f08:	241f      	movs	r4, #31
 8001f0a:	9400      	str	r4, [sp, #0]
 8001f0c:	f7ff f814 	bl	8000f38 <lcd_Fill>
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd90      	pop	{r4, r7, pc}
 8001f18:	20000232 	.word	0x20000232
 8001f1c:	2000001e 	.word	0x2000001e
 8001f20:	2000001c 	.word	0x2000001c

08001f24 <turnUp>:
void turnUp(uint16_t X1, uint16_t X2, uint16_t Y1, uint16_t Y2) {
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	4608      	mov	r0, r1
 8001f2e:	4611      	mov	r1, r2
 8001f30:	461a      	mov	r2, r3
 8001f32:	4623      	mov	r3, r4
 8001f34:	80fb      	strh	r3, [r7, #6]
 8001f36:	4603      	mov	r3, r0
 8001f38:	80bb      	strh	r3, [r7, #4]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	807b      	strh	r3, [r7, #2]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	803b      	strh	r3, [r7, #0]
	if (prevState == goRight)
 8001f42:	4b29      	ldr	r3, [pc, #164]	; (8001fe8 <turnUp+0xc4>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d103      	bne.n	8001f52 <turnUp+0x2e>
		X1 = X2 - 10;
 8001f4a:	88bb      	ldrh	r3, [r7, #4]
 8001f4c:	3b0a      	subs	r3, #10
 8001f4e:	80fb      	strh	r3, [r7, #6]
 8001f50:	e00a      	b.n	8001f68 <turnUp+0x44>
		else if (prevState == goLeft)
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <turnUp+0xc4>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d103      	bne.n	8001f62 <turnUp+0x3e>
		X2 = X1 + 10;
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	330a      	adds	r3, #10
 8001f5e:	80bb      	strh	r3, [r7, #4]
 8001f60:	e002      	b.n	8001f68 <turnUp+0x44>
		else X1 = X2 - 10;
 8001f62:	88bb      	ldrh	r3, [r7, #4]
 8001f64:	3b0a      	subs	r3, #10
 8001f66:	80fb      	strh	r3, [r7, #6]
	if (firstState != goUp) {
 8001f68:	4b20      	ldr	r3, [pc, #128]	; (8001fec <turnUp+0xc8>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d019      	beq.n	8001fa4 <turnUp+0x80>
		virticalLen -= 2;
 8001f70:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <turnUp+0xcc>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	3b02      	subs	r3, #2
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	4b1d      	ldr	r3, [pc, #116]	; (8001ff0 <turnUp+0xcc>)
 8001f7a:	801a      	strh	r2, [r3, #0]
		Y1 += virticalLen;
 8001f7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <turnUp+0xcc>)
 8001f7e:	881a      	ldrh	r2, [r3, #0]
 8001f80:	887b      	ldrh	r3, [r7, #2]
 8001f82:	4413      	add	r3, r2
 8001f84:	807b      	strh	r3, [r7, #2]
		Y2 += virticalLen;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	; (8001ff0 <turnUp+0xcc>)
 8001f88:	881a      	ldrh	r2, [r3, #0]
 8001f8a:	883b      	ldrh	r3, [r7, #0]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	803b      	strh	r3, [r7, #0]
		lcd_Fill(X1,Y1,X2,Y2, WHITE);
 8001f90:	883b      	ldrh	r3, [r7, #0]
 8001f92:	88ba      	ldrh	r2, [r7, #4]
 8001f94:	8879      	ldrh	r1, [r7, #2]
 8001f96:	88f8      	ldrh	r0, [r7, #6]
 8001f98:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001f9c:	9400      	str	r4, [sp, #0]
 8001f9e:	f7fe ffcb 	bl	8000f38 <lcd_Fill>
				Y1 -=2;
			}
			Y2 -= 2;
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
	}
}
 8001fa2:	e01d      	b.n	8001fe0 <turnUp+0xbc>
		if (Y2 - Y1 >= snakeTailLen){
 8001fa4:	883a      	ldrh	r2, [r7, #0]
 8001fa6:	887b      	ldrh	r3, [r7, #2]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <turnUp+0xd0>)
 8001fac:	8812      	ldrh	r2, [r2, #0]
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	db0b      	blt.n	8001fca <turnUp+0xa6>
				lcd_Fill(X1, Y1, X2, Y2, WHITE);
 8001fb2:	883b      	ldrh	r3, [r7, #0]
 8001fb4:	88ba      	ldrh	r2, [r7, #4]
 8001fb6:	8879      	ldrh	r1, [r7, #2]
 8001fb8:	88f8      	ldrh	r0, [r7, #6]
 8001fba:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001fbe:	9400      	str	r4, [sp, #0]
 8001fc0:	f7fe ffba 	bl	8000f38 <lcd_Fill>
				Y1 -=2;
 8001fc4:	887b      	ldrh	r3, [r7, #2]
 8001fc6:	3b02      	subs	r3, #2
 8001fc8:	807b      	strh	r3, [r7, #2]
			Y2 -= 2;
 8001fca:	883b      	ldrh	r3, [r7, #0]
 8001fcc:	3b02      	subs	r3, #2
 8001fce:	803b      	strh	r3, [r7, #0]
			lcd_Fill(X1, Y1, X2, Y2, BLUE);
 8001fd0:	883b      	ldrh	r3, [r7, #0]
 8001fd2:	88ba      	ldrh	r2, [r7, #4]
 8001fd4:	8879      	ldrh	r1, [r7, #2]
 8001fd6:	88f8      	ldrh	r0, [r7, #6]
 8001fd8:	241f      	movs	r4, #31
 8001fda:	9400      	str	r4, [sp, #0]
 8001fdc:	f7fe ffac 	bl	8000f38 <lcd_Fill>
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}
 8001fe8:	20000233 	.word	0x20000233
 8001fec:	20000232 	.word	0x20000232
 8001ff0:	2000001e 	.word	0x2000001e
 8001ff4:	2000001c 	.word	0x2000001c

08001ff8 <right>:
void right() {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	switch (prevState) {
 8001ffc:	4b57      	ldr	r3, [pc, #348]	; (800215c <right+0x164>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b02      	cmp	r3, #2
 8002002:	d05e      	beq.n	80020c2 <right+0xca>
 8002004:	2b02      	cmp	r3, #2
 8002006:	dc7e      	bgt.n	8002106 <right+0x10e>
 8002008:	2b00      	cmp	r3, #0
 800200a:	d002      	beq.n	8002012 <right+0x1a>
 800200c:	2b01      	cmp	r3, #1
 800200e:	d02c      	beq.n	800206a <right+0x72>
 8002010:	e079      	b.n	8002106 <right+0x10e>
				case goUp:
					turnRight(x1,x2,headY1,headY2);
 8002012:	4b53      	ldr	r3, [pc, #332]	; (8002160 <right+0x168>)
 8002014:	8818      	ldrh	r0, [r3, #0]
 8002016:	4b53      	ldr	r3, [pc, #332]	; (8002164 <right+0x16c>)
 8002018:	8819      	ldrh	r1, [r3, #0]
 800201a:	4b53      	ldr	r3, [pc, #332]	; (8002168 <right+0x170>)
 800201c:	881a      	ldrh	r2, [r3, #0]
 800201e:	4b53      	ldr	r3, [pc, #332]	; (800216c <right+0x174>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	f7ff fe75 	bl	8001d10 <turnRight>
					if (virticalLen >= 0)
					turnUp(headX1,headX2,y1,y2);
 8002026:	4b52      	ldr	r3, [pc, #328]	; (8002170 <right+0x178>)
 8002028:	8818      	ldrh	r0, [r3, #0]
 800202a:	4b52      	ldr	r3, [pc, #328]	; (8002174 <right+0x17c>)
 800202c:	8819      	ldrh	r1, [r3, #0]
 800202e:	4b52      	ldr	r3, [pc, #328]	; (8002178 <right+0x180>)
 8002030:	881a      	ldrh	r2, [r3, #0]
 8002032:	4b52      	ldr	r3, [pc, #328]	; (800217c <right+0x184>)
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	f7ff ff75 	bl	8001f24 <turnUp>
					//deleteDown(headX1,headX2,headY1+snakeTailLen,headY2+snakeTailLen);
					x2 += 2;
 800203a:	4b4a      	ldr	r3, [pc, #296]	; (8002164 <right+0x16c>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	3302      	adds	r3, #2
 8002040:	b29a      	uxth	r2, r3
 8002042:	4b48      	ldr	r3, [pc, #288]	; (8002164 <right+0x16c>)
 8002044:	801a      	strh	r2, [r3, #0]
					if (x2 - x1 >= snakeTailLen+2)
 8002046:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <right+0x188>)
 8002048:	881b      	ldrh	r3, [r3, #0]
 800204a:	1c5a      	adds	r2, r3, #1
 800204c:	4b45      	ldr	r3, [pc, #276]	; (8002164 <right+0x16c>)
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	4619      	mov	r1, r3
 8002052:	4b43      	ldr	r3, [pc, #268]	; (8002160 <right+0x168>)
 8002054:	881b      	ldrh	r3, [r3, #0]
 8002056:	1acb      	subs	r3, r1, r3
 8002058:	429a      	cmp	r2, r3
 800205a:	da76      	bge.n	800214a <right+0x152>
						x1 += 2;
 800205c:	4b40      	ldr	r3, [pc, #256]	; (8002160 <right+0x168>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	3302      	adds	r3, #2
 8002062:	b29a      	uxth	r2, r3
 8002064:	4b3e      	ldr	r3, [pc, #248]	; (8002160 <right+0x168>)
 8002066:	801a      	strh	r2, [r3, #0]
					break;
 8002068:	e06f      	b.n	800214a <right+0x152>
				case goDown:
					turnRight(x1,x2,headY1,headY2);
 800206a:	4b3d      	ldr	r3, [pc, #244]	; (8002160 <right+0x168>)
 800206c:	8818      	ldrh	r0, [r3, #0]
 800206e:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <right+0x16c>)
 8002070:	8819      	ldrh	r1, [r3, #0]
 8002072:	4b3d      	ldr	r3, [pc, #244]	; (8002168 <right+0x170>)
 8002074:	881a      	ldrh	r2, [r3, #0]
 8002076:	4b3d      	ldr	r3, [pc, #244]	; (800216c <right+0x174>)
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	f7ff fe49 	bl	8001d10 <turnRight>
					if (virticalLen >= 0)
					turnDown(headX1,headX2,y1,y2);
 800207e:	4b3c      	ldr	r3, [pc, #240]	; (8002170 <right+0x178>)
 8002080:	8818      	ldrh	r0, [r3, #0]
 8002082:	4b3c      	ldr	r3, [pc, #240]	; (8002174 <right+0x17c>)
 8002084:	8819      	ldrh	r1, [r3, #0]
 8002086:	4b3c      	ldr	r3, [pc, #240]	; (8002178 <right+0x180>)
 8002088:	881a      	ldrh	r2, [r3, #0]
 800208a:	4b3c      	ldr	r3, [pc, #240]	; (800217c <right+0x184>)
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	f7ff fef1 	bl	8001e74 <turnDown>
					//deleteDown(headX1,headX2,headY1+snakeTailLen,headY2+snakeTailLen);
					x2 += 2;
 8002092:	4b34      	ldr	r3, [pc, #208]	; (8002164 <right+0x16c>)
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	3302      	adds	r3, #2
 8002098:	b29a      	uxth	r2, r3
 800209a:	4b32      	ldr	r3, [pc, #200]	; (8002164 <right+0x16c>)
 800209c:	801a      	strh	r2, [r3, #0]
					if (x2 - x1 >= snakeTailLen+2)
 800209e:	4b38      	ldr	r3, [pc, #224]	; (8002180 <right+0x188>)
 80020a0:	881b      	ldrh	r3, [r3, #0]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	4b2f      	ldr	r3, [pc, #188]	; (8002164 <right+0x16c>)
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <right+0x168>)
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	1acb      	subs	r3, r1, r3
 80020b0:	429a      	cmp	r2, r3
 80020b2:	da4c      	bge.n	800214e <right+0x156>
						x1 += 2;
 80020b4:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <right+0x168>)
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	3302      	adds	r3, #2
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	4b28      	ldr	r3, [pc, #160]	; (8002160 <right+0x168>)
 80020be:	801a      	strh	r2, [r3, #0]
					break;
 80020c0:	e045      	b.n	800214e <right+0x156>
				case goLeft:
					turnRight(x1,x2,headY1,headY2);
 80020c2:	4b27      	ldr	r3, [pc, #156]	; (8002160 <right+0x168>)
 80020c4:	8818      	ldrh	r0, [r3, #0]
 80020c6:	4b27      	ldr	r3, [pc, #156]	; (8002164 <right+0x16c>)
 80020c8:	8819      	ldrh	r1, [r3, #0]
 80020ca:	4b27      	ldr	r3, [pc, #156]	; (8002168 <right+0x170>)
 80020cc:	881a      	ldrh	r2, [r3, #0]
 80020ce:	4b27      	ldr	r3, [pc, #156]	; (800216c <right+0x174>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	f7ff fe1d 	bl	8001d10 <turnRight>
					x2 += 2;
 80020d6:	4b23      	ldr	r3, [pc, #140]	; (8002164 <right+0x16c>)
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	3302      	adds	r3, #2
 80020dc:	b29a      	uxth	r2, r3
 80020de:	4b21      	ldr	r3, [pc, #132]	; (8002164 <right+0x16c>)
 80020e0:	801a      	strh	r2, [r3, #0]
					if (x2 - x1 >= snakeTailLen+2)
 80020e2:	4b27      	ldr	r3, [pc, #156]	; (8002180 <right+0x188>)
 80020e4:	881b      	ldrh	r3, [r3, #0]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	4b1e      	ldr	r3, [pc, #120]	; (8002164 <right+0x16c>)
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <right+0x168>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	1acb      	subs	r3, r1, r3
 80020f4:	429a      	cmp	r2, r3
 80020f6:	da2c      	bge.n	8002152 <right+0x15a>
						x1 += 2;
 80020f8:	4b19      	ldr	r3, [pc, #100]	; (8002160 <right+0x168>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	3302      	adds	r3, #2
 80020fe:	b29a      	uxth	r2, r3
 8002100:	4b17      	ldr	r3, [pc, #92]	; (8002160 <right+0x168>)
 8002102:	801a      	strh	r2, [r3, #0]
					break;
 8002104:	e025      	b.n	8002152 <right+0x15a>
				default:
					turnRight(x1,x2,headY1,headY2);
 8002106:	4b16      	ldr	r3, [pc, #88]	; (8002160 <right+0x168>)
 8002108:	8818      	ldrh	r0, [r3, #0]
 800210a:	4b16      	ldr	r3, [pc, #88]	; (8002164 <right+0x16c>)
 800210c:	8819      	ldrh	r1, [r3, #0]
 800210e:	4b16      	ldr	r3, [pc, #88]	; (8002168 <right+0x170>)
 8002110:	881a      	ldrh	r2, [r3, #0]
 8002112:	4b16      	ldr	r3, [pc, #88]	; (800216c <right+0x174>)
 8002114:	881b      	ldrh	r3, [r3, #0]
 8002116:	f7ff fdfb 	bl	8001d10 <turnRight>
					x2 += 2;
 800211a:	4b12      	ldr	r3, [pc, #72]	; (8002164 <right+0x16c>)
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	3302      	adds	r3, #2
 8002120:	b29a      	uxth	r2, r3
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <right+0x16c>)
 8002124:	801a      	strh	r2, [r3, #0]
					if (x2 - x1 >= snakeTailLen +2)
 8002126:	4b16      	ldr	r3, [pc, #88]	; (8002180 <right+0x188>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <right+0x16c>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	4619      	mov	r1, r3
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <right+0x168>)
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	1acb      	subs	r3, r1, r3
 8002138:	429a      	cmp	r2, r3
 800213a:	da0c      	bge.n	8002156 <right+0x15e>
						x1 += 2;
 800213c:	4b08      	ldr	r3, [pc, #32]	; (8002160 <right+0x168>)
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	3302      	adds	r3, #2
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <right+0x168>)
 8002146:	801a      	strh	r2, [r3, #0]
					break;
 8002148:	e005      	b.n	8002156 <right+0x15e>
					break;
 800214a:	bf00      	nop
 800214c:	e004      	b.n	8002158 <right+0x160>
					break;
 800214e:	bf00      	nop
 8002150:	e002      	b.n	8002158 <right+0x160>
					break;
 8002152:	bf00      	nop
 8002154:	e000      	b.n	8002158 <right+0x160>
					break;
 8002156:	bf00      	nop
			}

}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000233 	.word	0x20000233
 8002160:	20000014 	.word	0x20000014
 8002164:	20000018 	.word	0x20000018
 8002168:	2000022c 	.word	0x2000022c
 800216c:	20000230 	.word	0x20000230
 8002170:	2000022a 	.word	0x2000022a
 8002174:	2000022e 	.word	0x2000022e
 8002178:	20000016 	.word	0x20000016
 800217c:	2000001a 	.word	0x2000001a
 8002180:	2000001c 	.word	0x2000001c

08002184 <left>:
void left() {
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	switch (prevState) {
 8002188:	4b57      	ldr	r3, [pc, #348]	; (80022e8 <left+0x164>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b03      	cmp	r3, #3
 800218e:	d05e      	beq.n	800224e <left+0xca>
 8002190:	2b03      	cmp	r3, #3
 8002192:	dc7e      	bgt.n	8002292 <left+0x10e>
 8002194:	2b00      	cmp	r3, #0
 8002196:	d002      	beq.n	800219e <left+0x1a>
 8002198:	2b01      	cmp	r3, #1
 800219a:	d02c      	beq.n	80021f6 <left+0x72>
 800219c:	e079      	b.n	8002292 <left+0x10e>
			case goUp:
				turnLeft(x1,x2,headY1,headY2);
 800219e:	4b53      	ldr	r3, [pc, #332]	; (80022ec <left+0x168>)
 80021a0:	8818      	ldrh	r0, [r3, #0]
 80021a2:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <left+0x16c>)
 80021a4:	8819      	ldrh	r1, [r3, #0]
 80021a6:	4b53      	ldr	r3, [pc, #332]	; (80022f4 <left+0x170>)
 80021a8:	881a      	ldrh	r2, [r3, #0]
 80021aa:	4b53      	ldr	r3, [pc, #332]	; (80022f8 <left+0x174>)
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	f7ff fe19 	bl	8001de4 <turnLeft>
				if (virticalLen >= 0)
				turnUp(headX1,headX2,y1,y2);
 80021b2:	4b52      	ldr	r3, [pc, #328]	; (80022fc <left+0x178>)
 80021b4:	8818      	ldrh	r0, [r3, #0]
 80021b6:	4b52      	ldr	r3, [pc, #328]	; (8002300 <left+0x17c>)
 80021b8:	8819      	ldrh	r1, [r3, #0]
 80021ba:	4b52      	ldr	r3, [pc, #328]	; (8002304 <left+0x180>)
 80021bc:	881a      	ldrh	r2, [r3, #0]
 80021be:	4b52      	ldr	r3, [pc, #328]	; (8002308 <left+0x184>)
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	f7ff feaf 	bl	8001f24 <turnUp>
				//deleteDown(headX1,headX2,headY1+snakeTailLen,headY2+snakeTailLen);
				x1 -= 2;
 80021c6:	4b49      	ldr	r3, [pc, #292]	; (80022ec <left+0x168>)
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	3b02      	subs	r3, #2
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	4b47      	ldr	r3, [pc, #284]	; (80022ec <left+0x168>)
 80021d0:	801a      	strh	r2, [r3, #0]
				if (x2 - x1 >= snakeTailLen + 2)
 80021d2:	4b4e      	ldr	r3, [pc, #312]	; (800230c <left+0x188>)
 80021d4:	881b      	ldrh	r3, [r3, #0]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	4b45      	ldr	r3, [pc, #276]	; (80022f0 <left+0x16c>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	4b43      	ldr	r3, [pc, #268]	; (80022ec <left+0x168>)
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	1acb      	subs	r3, r1, r3
 80021e4:	429a      	cmp	r2, r3
 80021e6:	da76      	bge.n	80022d6 <left+0x152>
					x2 -= 2;
 80021e8:	4b41      	ldr	r3, [pc, #260]	; (80022f0 <left+0x16c>)
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	3b02      	subs	r3, #2
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <left+0x16c>)
 80021f2:	801a      	strh	r2, [r3, #0]
				break;
 80021f4:	e06f      	b.n	80022d6 <left+0x152>
			case goDown:
				turnLeft(x1,x2,headY1,headY2);
 80021f6:	4b3d      	ldr	r3, [pc, #244]	; (80022ec <left+0x168>)
 80021f8:	8818      	ldrh	r0, [r3, #0]
 80021fa:	4b3d      	ldr	r3, [pc, #244]	; (80022f0 <left+0x16c>)
 80021fc:	8819      	ldrh	r1, [r3, #0]
 80021fe:	4b3d      	ldr	r3, [pc, #244]	; (80022f4 <left+0x170>)
 8002200:	881a      	ldrh	r2, [r3, #0]
 8002202:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <left+0x174>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	f7ff fded 	bl	8001de4 <turnLeft>
				if (virticalLen >= 0)
				turnDown(headX1,headX2,y1,y2);
 800220a:	4b3c      	ldr	r3, [pc, #240]	; (80022fc <left+0x178>)
 800220c:	8818      	ldrh	r0, [r3, #0]
 800220e:	4b3c      	ldr	r3, [pc, #240]	; (8002300 <left+0x17c>)
 8002210:	8819      	ldrh	r1, [r3, #0]
 8002212:	4b3c      	ldr	r3, [pc, #240]	; (8002304 <left+0x180>)
 8002214:	881a      	ldrh	r2, [r3, #0]
 8002216:	4b3c      	ldr	r3, [pc, #240]	; (8002308 <left+0x184>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	f7ff fe2b 	bl	8001e74 <turnDown>
				//deleteDown(headX1,headX2,headY1+snakeTailLen,headY2+snakeTailLen);
				x1 -= 2;
 800221e:	4b33      	ldr	r3, [pc, #204]	; (80022ec <left+0x168>)
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	3b02      	subs	r3, #2
 8002224:	b29a      	uxth	r2, r3
 8002226:	4b31      	ldr	r3, [pc, #196]	; (80022ec <left+0x168>)
 8002228:	801a      	strh	r2, [r3, #0]
				if (x2 - x1 >= snakeTailLen +2)
 800222a:	4b38      	ldr	r3, [pc, #224]	; (800230c <left+0x188>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <left+0x16c>)
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	4619      	mov	r1, r3
 8002236:	4b2d      	ldr	r3, [pc, #180]	; (80022ec <left+0x168>)
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	1acb      	subs	r3, r1, r3
 800223c:	429a      	cmp	r2, r3
 800223e:	da4c      	bge.n	80022da <left+0x156>
					x2 -= 2;
 8002240:	4b2b      	ldr	r3, [pc, #172]	; (80022f0 <left+0x16c>)
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	3b02      	subs	r3, #2
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b29      	ldr	r3, [pc, #164]	; (80022f0 <left+0x16c>)
 800224a:	801a      	strh	r2, [r3, #0]
				break;
 800224c:	e045      	b.n	80022da <left+0x156>
			case goRight:
				turnLeft(x1,x2,headY1,headY2);
 800224e:	4b27      	ldr	r3, [pc, #156]	; (80022ec <left+0x168>)
 8002250:	8818      	ldrh	r0, [r3, #0]
 8002252:	4b27      	ldr	r3, [pc, #156]	; (80022f0 <left+0x16c>)
 8002254:	8819      	ldrh	r1, [r3, #0]
 8002256:	4b27      	ldr	r3, [pc, #156]	; (80022f4 <left+0x170>)
 8002258:	881a      	ldrh	r2, [r3, #0]
 800225a:	4b27      	ldr	r3, [pc, #156]	; (80022f8 <left+0x174>)
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	f7ff fdc1 	bl	8001de4 <turnLeft>
				x1 -= 2;
 8002262:	4b22      	ldr	r3, [pc, #136]	; (80022ec <left+0x168>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	3b02      	subs	r3, #2
 8002268:	b29a      	uxth	r2, r3
 800226a:	4b20      	ldr	r3, [pc, #128]	; (80022ec <left+0x168>)
 800226c:	801a      	strh	r2, [r3, #0]
				if (x2 - x1 >= snakeTailLen + 2)
 800226e:	4b27      	ldr	r3, [pc, #156]	; (800230c <left+0x188>)
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	4b1e      	ldr	r3, [pc, #120]	; (80022f0 <left+0x16c>)
 8002276:	881b      	ldrh	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	4b1c      	ldr	r3, [pc, #112]	; (80022ec <left+0x168>)
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	1acb      	subs	r3, r1, r3
 8002280:	429a      	cmp	r2, r3
 8002282:	da2c      	bge.n	80022de <left+0x15a>
					x2 -= 2;
 8002284:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <left+0x16c>)
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	3b02      	subs	r3, #2
 800228a:	b29a      	uxth	r2, r3
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <left+0x16c>)
 800228e:	801a      	strh	r2, [r3, #0]
				break;
 8002290:	e025      	b.n	80022de <left+0x15a>
			default:
				turnLeft(x1,x2,headY1,headY2);
 8002292:	4b16      	ldr	r3, [pc, #88]	; (80022ec <left+0x168>)
 8002294:	8818      	ldrh	r0, [r3, #0]
 8002296:	4b16      	ldr	r3, [pc, #88]	; (80022f0 <left+0x16c>)
 8002298:	8819      	ldrh	r1, [r3, #0]
 800229a:	4b16      	ldr	r3, [pc, #88]	; (80022f4 <left+0x170>)
 800229c:	881a      	ldrh	r2, [r3, #0]
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <left+0x174>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	f7ff fd9f 	bl	8001de4 <turnLeft>
				x1 -= 2;
 80022a6:	4b11      	ldr	r3, [pc, #68]	; (80022ec <left+0x168>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	3b02      	subs	r3, #2
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <left+0x168>)
 80022b0:	801a      	strh	r2, [r3, #0]
				if (x2 - x1 >= snakeTailLen + 2)
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <left+0x188>)
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <left+0x16c>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	4619      	mov	r1, r3
 80022be:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <left+0x168>)
 80022c0:	881b      	ldrh	r3, [r3, #0]
 80022c2:	1acb      	subs	r3, r1, r3
 80022c4:	429a      	cmp	r2, r3
 80022c6:	da0c      	bge.n	80022e2 <left+0x15e>
					x2 -= 2;
 80022c8:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <left+0x16c>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	3b02      	subs	r3, #2
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <left+0x16c>)
 80022d2:	801a      	strh	r2, [r3, #0]
				break;
 80022d4:	e005      	b.n	80022e2 <left+0x15e>
				break;
 80022d6:	bf00      	nop
 80022d8:	e004      	b.n	80022e4 <left+0x160>
				break;
 80022da:	bf00      	nop
 80022dc:	e002      	b.n	80022e4 <left+0x160>
				break;
 80022de:	bf00      	nop
 80022e0:	e000      	b.n	80022e4 <left+0x160>
				break;
 80022e2:	bf00      	nop
		}

}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000233 	.word	0x20000233
 80022ec:	20000014 	.word	0x20000014
 80022f0:	20000018 	.word	0x20000018
 80022f4:	2000022c 	.word	0x2000022c
 80022f8:	20000230 	.word	0x20000230
 80022fc:	2000022a 	.word	0x2000022a
 8002300:	2000022e 	.word	0x2000022e
 8002304:	20000016 	.word	0x20000016
 8002308:	2000001a 	.word	0x2000001a
 800230c:	2000001c 	.word	0x2000001c

08002310 <up>:

void up() {
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
	switch (prevState) {
 8002314:	4b1f      	ldr	r3, [pc, #124]	; (8002394 <up+0x84>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b03      	cmp	r3, #3
 800231a:	d006      	beq.n	800232a <up+0x1a>
 800231c:	2b03      	cmp	r3, #3
 800231e:	dc30      	bgt.n	8002382 <up+0x72>
 8002320:	2b00      	cmp	r3, #0
 8002322:	d030      	beq.n	8002386 <up+0x76>
 8002324:	2b01      	cmp	r3, #1
 8002326:	d030      	beq.n	800238a <up+0x7a>
					y1 -= 2;
					if (y2 - y1 >= snakeTailLen +2)
						y2 -= 2;
					break;
				default:
					break;
 8002328:	e02b      	b.n	8002382 <up+0x72>
					turnUp(headX1, headX2, y1, y2);
 800232a:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <up+0x88>)
 800232c:	8818      	ldrh	r0, [r3, #0]
 800232e:	4b1b      	ldr	r3, [pc, #108]	; (800239c <up+0x8c>)
 8002330:	8819      	ldrh	r1, [r3, #0]
 8002332:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <up+0x90>)
 8002334:	881a      	ldrh	r2, [r3, #0]
 8002336:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <up+0x94>)
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	f7ff fdf3 	bl	8001f24 <turnUp>
						turnRight(x1, x2, headY1, headY2);
 800233e:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <up+0x98>)
 8002340:	8818      	ldrh	r0, [r3, #0]
 8002342:	4b1a      	ldr	r3, [pc, #104]	; (80023ac <up+0x9c>)
 8002344:	8819      	ldrh	r1, [r3, #0]
 8002346:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <up+0xa0>)
 8002348:	881a      	ldrh	r2, [r3, #0]
 800234a:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <up+0xa4>)
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	f7ff fcdf 	bl	8001d10 <turnRight>
					y1 -= 2;
 8002352:	4b13      	ldr	r3, [pc, #76]	; (80023a0 <up+0x90>)
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	3b02      	subs	r3, #2
 8002358:	b29a      	uxth	r2, r3
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <up+0x90>)
 800235c:	801a      	strh	r2, [r3, #0]
					if (y2 - y1 >= snakeTailLen +2)
 800235e:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <up+0xa8>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <up+0x94>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <up+0x90>)
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	1acb      	subs	r3, r1, r3
 8002370:	429a      	cmp	r2, r3
 8002372:	da0c      	bge.n	800238e <up+0x7e>
						y2 -= 2;
 8002374:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <up+0x94>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	3b02      	subs	r3, #2
 800237a:	b29a      	uxth	r2, r3
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <up+0x94>)
 800237e:	801a      	strh	r2, [r3, #0]
					break;
 8002380:	e005      	b.n	800238e <up+0x7e>
					break;
 8002382:	bf00      	nop
 8002384:	e004      	b.n	8002390 <up+0x80>
					break;
 8002386:	bf00      	nop
 8002388:	e002      	b.n	8002390 <up+0x80>
					break;
 800238a:	bf00      	nop
 800238c:	e000      	b.n	8002390 <up+0x80>
					break;
 800238e:	bf00      	nop
			}

}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000233 	.word	0x20000233
 8002398:	2000022a 	.word	0x2000022a
 800239c:	2000022e 	.word	0x2000022e
 80023a0:	20000016 	.word	0x20000016
 80023a4:	2000001a 	.word	0x2000001a
 80023a8:	20000014 	.word	0x20000014
 80023ac:	20000018 	.word	0x20000018
 80023b0:	2000022c 	.word	0x2000022c
 80023b4:	20000230 	.word	0x20000230
 80023b8:	2000001c 	.word	0x2000001c

080023bc <down>:

void down() {
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b083      	sub	sp, #12
 80023c0:	af02      	add	r7, sp, #8
	switch (prevState) {
 80023c2:	4b24      	ldr	r3, [pc, #144]	; (8002454 <down+0x98>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b03      	cmp	r3, #3
 80023c8:	d006      	beq.n	80023d8 <down+0x1c>
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	dc06      	bgt.n	80023dc <down+0x20>
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d006      	beq.n	80023e0 <down+0x24>
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d006      	beq.n	80023e4 <down+0x28>
			case goRight:

				break;
			default:

				break;
 80023d6:	e001      	b.n	80023dc <down+0x20>
				break;
 80023d8:	bf00      	nop
 80023da:	e004      	b.n	80023e6 <down+0x2a>
				break;
 80023dc:	bf00      	nop
 80023de:	e002      	b.n	80023e6 <down+0x2a>
				break;
 80023e0:	bf00      	nop
 80023e2:	e000      	b.n	80023e6 <down+0x2a>
				break;
 80023e4:	bf00      	nop
		}
	x1 = x2 - 10;
 80023e6:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <down+0x9c>)
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	3b0a      	subs	r3, #10
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	4b1b      	ldr	r3, [pc, #108]	; (800245c <down+0xa0>)
 80023f0:	801a      	strh	r2, [r3, #0]
		y1 = y2 - snakeTailLen;
 80023f2:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <down+0xa4>)
 80023f4:	881a      	ldrh	r2, [r3, #0]
 80023f6:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <down+0xa8>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <down+0xac>)
 8002400:	801a      	strh	r2, [r3, #0]
		lcd_Fill(x1, y1, x2, y2, WHITE);
 8002402:	4b16      	ldr	r3, [pc, #88]	; (800245c <down+0xa0>)
 8002404:	8818      	ldrh	r0, [r3, #0]
 8002406:	4b18      	ldr	r3, [pc, #96]	; (8002468 <down+0xac>)
 8002408:	8819      	ldrh	r1, [r3, #0]
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <down+0x9c>)
 800240c:	881a      	ldrh	r2, [r3, #0]
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <down+0xa4>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002416:	9400      	str	r4, [sp, #0]
 8002418:	f7fe fd8e 	bl	8000f38 <lcd_Fill>
		y1 += 2;
 800241c:	4b12      	ldr	r3, [pc, #72]	; (8002468 <down+0xac>)
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	3302      	adds	r3, #2
 8002422:	b29a      	uxth	r2, r3
 8002424:	4b10      	ldr	r3, [pc, #64]	; (8002468 <down+0xac>)
 8002426:	801a      	strh	r2, [r3, #0]
		y2 += 2;
 8002428:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <down+0xa4>)
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	3302      	adds	r3, #2
 800242e:	b29a      	uxth	r2, r3
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <down+0xa4>)
 8002432:	801a      	strh	r2, [r3, #0]
		lcd_Fill(x1, y1, x2, y2, BLUE);
 8002434:	4b09      	ldr	r3, [pc, #36]	; (800245c <down+0xa0>)
 8002436:	8818      	ldrh	r0, [r3, #0]
 8002438:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <down+0xac>)
 800243a:	8819      	ldrh	r1, [r3, #0]
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <down+0x9c>)
 800243e:	881a      	ldrh	r2, [r3, #0]
 8002440:	4b07      	ldr	r3, [pc, #28]	; (8002460 <down+0xa4>)
 8002442:	881b      	ldrh	r3, [r3, #0]
 8002444:	241f      	movs	r4, #31
 8002446:	9400      	str	r4, [sp, #0]
 8002448:	f7fe fd76 	bl	8000f38 <lcd_Fill>
}
 800244c:	bf00      	nop
 800244e:	3704      	adds	r7, #4
 8002450:	46bd      	mov	sp, r7
 8002452:	bd90      	pop	{r4, r7, pc}
 8002454:	20000233 	.word	0x20000233
 8002458:	20000018 	.word	0x20000018
 800245c:	20000014 	.word	0x20000014
 8002460:	2000001a 	.word	0x2000001a
 8002464:	2000001c 	.word	0x2000001c
 8002468:	20000016 	.word	0x20000016

0800246c <eat_food_success>:

void eat_food_success() {
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b083      	sub	sp, #12
 8002470:	af02      	add	r7, sp, #8
	CREATE_FOOD = 1; //QUAY LAI HÀM TẠO FRUIT
 8002472:	4b12      	ldr	r3, [pc, #72]	; (80024bc <eat_food_success+0x50>)
 8002474:	2201      	movs	r2, #1
 8002476:	801a      	strh	r2, [r3, #0]
	count++; //tăng số điểm
 8002478:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <eat_food_success+0x54>)
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	3301      	adds	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <eat_food_success+0x54>)
 8002482:	801a      	strh	r2, [r3, #0]
	snakeTailLen += 10;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <eat_food_success+0x58>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	330a      	adds	r3, #10
 800248a:	b29a      	uxth	r2, r3
 800248c:	4b0d      	ldr	r3, [pc, #52]	; (80024c4 <eat_food_success+0x58>)
 800248e:	801a      	strh	r2, [r3, #0]

	lcd_Fill(x_food, y_food, x_food+5, y_food+5, WHITE);
 8002490:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <eat_food_success+0x5c>)
 8002492:	8818      	ldrh	r0, [r3, #0]
 8002494:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <eat_food_success+0x60>)
 8002496:	8819      	ldrh	r1, [r3, #0]
 8002498:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <eat_food_success+0x5c>)
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	3305      	adds	r3, #5
 800249e:	b29a      	uxth	r2, r3
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <eat_food_success+0x60>)
 80024a2:	881b      	ldrh	r3, [r3, #0]
 80024a4:	3305      	adds	r3, #5
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80024ac:	9400      	str	r4, [sp, #0]
 80024ae:	f7fe fd43 	bl	8000f38 <lcd_Fill>
}
 80024b2:	bf00      	nop
 80024b4:	3704      	adds	r7, #4
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd90      	pop	{r4, r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000022 	.word	0x20000022
 80024c0:	20000238 	.word	0x20000238
 80024c4:	2000001c 	.word	0x2000001c
 80024c8:	20000234 	.word	0x20000234
 80024cc:	20000236 	.word	0x20000236

080024d0 <food>:

void food() {
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af02      	add	r7, sp, #8
	if(CREATE_FOOD == 1) { // Tạo mồi nhậu lần đầu tiên
 80024d6:	4b7e      	ldr	r3, [pc, #504]	; (80026d0 <food+0x200>)
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d12c      	bne.n	8002538 <food+0x68>
		x_food = random_eat(0,x_max-5);
 80024de:	4b7d      	ldr	r3, [pc, #500]	; (80026d4 <food+0x204>)
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	3b05      	subs	r3, #5
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	4619      	mov	r1, r3
 80024e8:	2000      	movs	r0, #0
 80024ea:	f7ff fb06 	bl	8001afa <random_eat>
 80024ee:	4603      	mov	r3, r0
 80024f0:	461a      	mov	r2, r3
 80024f2:	4b79      	ldr	r3, [pc, #484]	; (80026d8 <food+0x208>)
 80024f4:	801a      	strh	r2, [r3, #0]
		y_food = random_eat(0,y_max-5);
 80024f6:	4b79      	ldr	r3, [pc, #484]	; (80026dc <food+0x20c>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	3b05      	subs	r3, #5
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	4619      	mov	r1, r3
 8002500:	2000      	movs	r0, #0
 8002502:	f7ff fafa 	bl	8001afa <random_eat>
 8002506:	4603      	mov	r3, r0
 8002508:	461a      	mov	r2, r3
 800250a:	4b75      	ldr	r3, [pc, #468]	; (80026e0 <food+0x210>)
 800250c:	801a      	strh	r2, [r3, #0]
		lcd_Fill(x_food, y_food, x_food+5, y_food+5, RED);
 800250e:	4b72      	ldr	r3, [pc, #456]	; (80026d8 <food+0x208>)
 8002510:	8818      	ldrh	r0, [r3, #0]
 8002512:	4b73      	ldr	r3, [pc, #460]	; (80026e0 <food+0x210>)
 8002514:	8819      	ldrh	r1, [r3, #0]
 8002516:	4b70      	ldr	r3, [pc, #448]	; (80026d8 <food+0x208>)
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	3305      	adds	r3, #5
 800251c:	b29a      	uxth	r2, r3
 800251e:	4b70      	ldr	r3, [pc, #448]	; (80026e0 <food+0x210>)
 8002520:	881b      	ldrh	r3, [r3, #0]
 8002522:	3305      	adds	r3, #5
 8002524:	b29b      	uxth	r3, r3
 8002526:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 800252a:	9400      	str	r4, [sp, #0]
 800252c:	f7fe fd04 	bl	8000f38 <lcd_Fill>
		CREATE_FOOD = 0; // tránh tạo liên tục mồi nhậu
 8002530:	4b67      	ldr	r3, [pc, #412]	; (80026d0 <food+0x200>)
 8002532:	2200      	movs	r2, #0
 8002534:	801a      	strh	r2, [r3, #0]
			)
			) {
			eat_food_success();
		}
	}
}
 8002536:	e0c7      	b.n	80026c8 <food+0x1f8>
		if((x2 == x_food) && (
 8002538:	4b6a      	ldr	r3, [pc, #424]	; (80026e4 <food+0x214>)
 800253a:	881a      	ldrh	r2, [r3, #0]
 800253c:	4b66      	ldr	r3, [pc, #408]	; (80026d8 <food+0x208>)
 800253e:	881b      	ldrh	r3, [r3, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d12a      	bne.n	800259a <food+0xca>
				(y1 >= y_food && y1 <= y_food+5)
 8002544:	4b68      	ldr	r3, [pc, #416]	; (80026e8 <food+0x218>)
 8002546:	881a      	ldrh	r2, [r3, #0]
 8002548:	4b65      	ldr	r3, [pc, #404]	; (80026e0 <food+0x210>)
 800254a:	881b      	ldrh	r3, [r3, #0]
		if((x2 == x_food) && (
 800254c:	429a      	cmp	r2, r3
 800254e:	d307      	bcc.n	8002560 <food+0x90>
				(y1 >= y_food && y1 <= y_food+5)
 8002550:	4b65      	ldr	r3, [pc, #404]	; (80026e8 <food+0x218>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	461a      	mov	r2, r3
 8002556:	4b62      	ldr	r3, [pc, #392]	; (80026e0 <food+0x210>)
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	3305      	adds	r3, #5
 800255c:	429a      	cmp	r2, r3
 800255e:	dd1a      	ble.n	8002596 <food+0xc6>
			||	(y2 >= y_food && y2 <= y_food+5)
 8002560:	4b62      	ldr	r3, [pc, #392]	; (80026ec <food+0x21c>)
 8002562:	881a      	ldrh	r2, [r3, #0]
 8002564:	4b5e      	ldr	r3, [pc, #376]	; (80026e0 <food+0x210>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d307      	bcc.n	800257c <food+0xac>
 800256c:	4b5f      	ldr	r3, [pc, #380]	; (80026ec <food+0x21c>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b5b      	ldr	r3, [pc, #364]	; (80026e0 <food+0x210>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	3305      	adds	r3, #5
 8002578:	429a      	cmp	r2, r3
 800257a:	dd0c      	ble.n	8002596 <food+0xc6>
			||  (y1 <= y_food && y2 >= y_food+5)
 800257c:	4b5a      	ldr	r3, [pc, #360]	; (80026e8 <food+0x218>)
 800257e:	881a      	ldrh	r2, [r3, #0]
 8002580:	4b57      	ldr	r3, [pc, #348]	; (80026e0 <food+0x210>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d808      	bhi.n	800259a <food+0xca>
 8002588:	4b55      	ldr	r3, [pc, #340]	; (80026e0 <food+0x210>)
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	3304      	adds	r3, #4
 800258e:	4a57      	ldr	r2, [pc, #348]	; (80026ec <food+0x21c>)
 8002590:	8812      	ldrh	r2, [r2, #0]
 8002592:	4293      	cmp	r3, r2
 8002594:	da01      	bge.n	800259a <food+0xca>
			eat_food_success();
 8002596:	f7ff ff69 	bl	800246c <eat_food_success>
		if((x1 == x_food+5) && (
 800259a:	4b55      	ldr	r3, [pc, #340]	; (80026f0 <food+0x220>)
 800259c:	881b      	ldrh	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	4b4d      	ldr	r3, [pc, #308]	; (80026d8 <food+0x208>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	3305      	adds	r3, #5
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d12a      	bne.n	8002600 <food+0x130>
				(y1 >= y_food && y1 <= y_food+5)
 80025aa:	4b4f      	ldr	r3, [pc, #316]	; (80026e8 <food+0x218>)
 80025ac:	881a      	ldrh	r2, [r3, #0]
 80025ae:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <food+0x210>)
 80025b0:	881b      	ldrh	r3, [r3, #0]
		if((x1 == x_food+5) && (
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d307      	bcc.n	80025c6 <food+0xf6>
				(y1 >= y_food && y1 <= y_food+5)
 80025b6:	4b4c      	ldr	r3, [pc, #304]	; (80026e8 <food+0x218>)
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	4b48      	ldr	r3, [pc, #288]	; (80026e0 <food+0x210>)
 80025be:	881b      	ldrh	r3, [r3, #0]
 80025c0:	3305      	adds	r3, #5
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dd1a      	ble.n	80025fc <food+0x12c>
			||	(y2 >= y_food && y2 <= y_food+5)
 80025c6:	4b49      	ldr	r3, [pc, #292]	; (80026ec <food+0x21c>)
 80025c8:	881a      	ldrh	r2, [r3, #0]
 80025ca:	4b45      	ldr	r3, [pc, #276]	; (80026e0 <food+0x210>)
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d307      	bcc.n	80025e2 <food+0x112>
 80025d2:	4b46      	ldr	r3, [pc, #280]	; (80026ec <food+0x21c>)
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	4b41      	ldr	r3, [pc, #260]	; (80026e0 <food+0x210>)
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	3305      	adds	r3, #5
 80025de:	429a      	cmp	r2, r3
 80025e0:	dd0c      	ble.n	80025fc <food+0x12c>
			||  (y1 <= y_food && y2 >= y_food+5)
 80025e2:	4b41      	ldr	r3, [pc, #260]	; (80026e8 <food+0x218>)
 80025e4:	881a      	ldrh	r2, [r3, #0]
 80025e6:	4b3e      	ldr	r3, [pc, #248]	; (80026e0 <food+0x210>)
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d808      	bhi.n	8002600 <food+0x130>
 80025ee:	4b3c      	ldr	r3, [pc, #240]	; (80026e0 <food+0x210>)
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	3304      	adds	r3, #4
 80025f4:	4a3d      	ldr	r2, [pc, #244]	; (80026ec <food+0x21c>)
 80025f6:	8812      	ldrh	r2, [r2, #0]
 80025f8:	4293      	cmp	r3, r2
 80025fa:	da01      	bge.n	8002600 <food+0x130>
			eat_food_success();
 80025fc:	f7ff ff36 	bl	800246c <eat_food_success>
		if((y2 == y_food) && (
 8002600:	4b3a      	ldr	r3, [pc, #232]	; (80026ec <food+0x21c>)
 8002602:	881a      	ldrh	r2, [r3, #0]
 8002604:	4b36      	ldr	r3, [pc, #216]	; (80026e0 <food+0x210>)
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d12a      	bne.n	8002662 <food+0x192>
				(x1 >= x_food && x1 <= x_food+5)
 800260c:	4b38      	ldr	r3, [pc, #224]	; (80026f0 <food+0x220>)
 800260e:	881a      	ldrh	r2, [r3, #0]
 8002610:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <food+0x208>)
 8002612:	881b      	ldrh	r3, [r3, #0]
		if((y2 == y_food) && (
 8002614:	429a      	cmp	r2, r3
 8002616:	d307      	bcc.n	8002628 <food+0x158>
				(x1 >= x_food && x1 <= x_food+5)
 8002618:	4b35      	ldr	r3, [pc, #212]	; (80026f0 <food+0x220>)
 800261a:	881b      	ldrh	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	4b2e      	ldr	r3, [pc, #184]	; (80026d8 <food+0x208>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	3305      	adds	r3, #5
 8002624:	429a      	cmp	r2, r3
 8002626:	dd1a      	ble.n	800265e <food+0x18e>
			||	(x2 >= x_food && x2 <= x_food+5)
 8002628:	4b2e      	ldr	r3, [pc, #184]	; (80026e4 <food+0x214>)
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	4b2a      	ldr	r3, [pc, #168]	; (80026d8 <food+0x208>)
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d307      	bcc.n	8002644 <food+0x174>
 8002634:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <food+0x214>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <food+0x208>)
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	3305      	adds	r3, #5
 8002640:	429a      	cmp	r2, r3
 8002642:	dd0c      	ble.n	800265e <food+0x18e>
			||  (x1 <= x_food && x2 >= x_food+5)
 8002644:	4b2a      	ldr	r3, [pc, #168]	; (80026f0 <food+0x220>)
 8002646:	881a      	ldrh	r2, [r3, #0]
 8002648:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <food+0x208>)
 800264a:	881b      	ldrh	r3, [r3, #0]
 800264c:	429a      	cmp	r2, r3
 800264e:	d808      	bhi.n	8002662 <food+0x192>
 8002650:	4b21      	ldr	r3, [pc, #132]	; (80026d8 <food+0x208>)
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	3304      	adds	r3, #4
 8002656:	4a23      	ldr	r2, [pc, #140]	; (80026e4 <food+0x214>)
 8002658:	8812      	ldrh	r2, [r2, #0]
 800265a:	4293      	cmp	r3, r2
 800265c:	da01      	bge.n	8002662 <food+0x192>
			eat_food_success();
 800265e:	f7ff ff05 	bl	800246c <eat_food_success>
		if((y1 == y_food+5) && (
 8002662:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <food+0x218>)
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	4b1d      	ldr	r3, [pc, #116]	; (80026e0 <food+0x210>)
 800266a:	881b      	ldrh	r3, [r3, #0]
 800266c:	3305      	adds	r3, #5
 800266e:	429a      	cmp	r2, r3
 8002670:	d12a      	bne.n	80026c8 <food+0x1f8>
				(x1 >= x_food && x1 <= x_food+5)
 8002672:	4b1f      	ldr	r3, [pc, #124]	; (80026f0 <food+0x220>)
 8002674:	881a      	ldrh	r2, [r3, #0]
 8002676:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <food+0x208>)
 8002678:	881b      	ldrh	r3, [r3, #0]
		if((y1 == y_food+5) && (
 800267a:	429a      	cmp	r2, r3
 800267c:	d307      	bcc.n	800268e <food+0x1be>
				(x1 >= x_food && x1 <= x_food+5)
 800267e:	4b1c      	ldr	r3, [pc, #112]	; (80026f0 <food+0x220>)
 8002680:	881b      	ldrh	r3, [r3, #0]
 8002682:	461a      	mov	r2, r3
 8002684:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <food+0x208>)
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	3305      	adds	r3, #5
 800268a:	429a      	cmp	r2, r3
 800268c:	dd1a      	ble.n	80026c4 <food+0x1f4>
			||	(x2 >= x_food && x2 <= x_food+5)
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <food+0x214>)
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <food+0x208>)
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d307      	bcc.n	80026aa <food+0x1da>
 800269a:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <food+0x214>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	461a      	mov	r2, r3
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <food+0x208>)
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	3305      	adds	r3, #5
 80026a6:	429a      	cmp	r2, r3
 80026a8:	dd0c      	ble.n	80026c4 <food+0x1f4>
			||  (x1 <= x_food && x2 >= x_food+5)
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <food+0x220>)
 80026ac:	881a      	ldrh	r2, [r3, #0]
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <food+0x208>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d808      	bhi.n	80026c8 <food+0x1f8>
 80026b6:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <food+0x208>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	3304      	adds	r3, #4
 80026bc:	4a09      	ldr	r2, [pc, #36]	; (80026e4 <food+0x214>)
 80026be:	8812      	ldrh	r2, [r2, #0]
 80026c0:	4293      	cmp	r3, r2
 80026c2:	da01      	bge.n	80026c8 <food+0x1f8>
			eat_food_success();
 80026c4:	f7ff fed2 	bl	800246c <eat_food_success>
}
 80026c8:	bf00      	nop
 80026ca:	3704      	adds	r7, #4
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}
 80026d0:	20000022 	.word	0x20000022
 80026d4:	20000010 	.word	0x20000010
 80026d8:	20000234 	.word	0x20000234
 80026dc:	20000012 	.word	0x20000012
 80026e0:	20000236 	.word	0x20000236
 80026e4:	20000018 	.word	0x20000018
 80026e8:	20000016 	.word	0x20000016
 80026ec:	2000001a 	.word	0x2000001a
 80026f0:	20000014 	.word	0x20000014

080026f4 <move>:



void move() {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
	if(x1 == 0 || x1 == x_max || x2 == 0 || x2 == x_max
 80026f8:	4b69      	ldr	r3, [pc, #420]	; (80028a0 <move+0x1ac>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d023      	beq.n	8002748 <move+0x54>
 8002700:	4b67      	ldr	r3, [pc, #412]	; (80028a0 <move+0x1ac>)
 8002702:	881a      	ldrh	r2, [r3, #0]
 8002704:	4b67      	ldr	r3, [pc, #412]	; (80028a4 <move+0x1b0>)
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	429a      	cmp	r2, r3
 800270a:	d01d      	beq.n	8002748 <move+0x54>
 800270c:	4b66      	ldr	r3, [pc, #408]	; (80028a8 <move+0x1b4>)
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d019      	beq.n	8002748 <move+0x54>
 8002714:	4b64      	ldr	r3, [pc, #400]	; (80028a8 <move+0x1b4>)
 8002716:	881a      	ldrh	r2, [r3, #0]
 8002718:	4b62      	ldr	r3, [pc, #392]	; (80028a4 <move+0x1b0>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	429a      	cmp	r2, r3
 800271e:	d013      	beq.n	8002748 <move+0x54>
	|| y1 == 0 || y1 == y_max || y2 == 0 || y2 == y_max) { //đụng tường
 8002720:	4b62      	ldr	r3, [pc, #392]	; (80028ac <move+0x1b8>)
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00f      	beq.n	8002748 <move+0x54>
 8002728:	4b60      	ldr	r3, [pc, #384]	; (80028ac <move+0x1b8>)
 800272a:	881a      	ldrh	r2, [r3, #0]
 800272c:	4b60      	ldr	r3, [pc, #384]	; (80028b0 <move+0x1bc>)
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d009      	beq.n	8002748 <move+0x54>
 8002734:	4b5f      	ldr	r3, [pc, #380]	; (80028b4 <move+0x1c0>)
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <move+0x54>
 800273c:	4b5d      	ldr	r3, [pc, #372]	; (80028b4 <move+0x1c0>)
 800273e:	881a      	ldrh	r2, [r3, #0]
 8002740:	4b5b      	ldr	r3, [pc, #364]	; (80028b0 <move+0x1bc>)
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d102      	bne.n	800274e <move+0x5a>
			game_over();
 8002748:	f7ff fa6c 	bl	8001c24 <game_over>
			return;
 800274c:	e0a6      	b.n	800289c <move+0x1a8>
	}
	led7_SetDigit(0, 0, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	2000      	movs	r0, #0
 8002754:	f7ff f8e2 	bl	800191c <led7_SetDigit>
	led7_SetDigit(0, 1, 0);
 8002758:	2200      	movs	r2, #0
 800275a:	2101      	movs	r1, #1
 800275c:	2000      	movs	r0, #0
 800275e:	f7ff f8dd 	bl	800191c <led7_SetDigit>
	led7_SetDigit(count/10, 2, 0);
 8002762:	4b55      	ldr	r3, [pc, #340]	; (80028b8 <move+0x1c4>)
 8002764:	881b      	ldrh	r3, [r3, #0]
 8002766:	4a55      	ldr	r2, [pc, #340]	; (80028bc <move+0x1c8>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	08db      	lsrs	r3, r3, #3
 800276e:	b29b      	uxth	r3, r3
 8002770:	2200      	movs	r2, #0
 8002772:	2102      	movs	r1, #2
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff f8d1 	bl	800191c <led7_SetDigit>
	led7_SetDigit(count%10, 3, 0); //hiển thị điểm số
 800277a:	4b4f      	ldr	r3, [pc, #316]	; (80028b8 <move+0x1c4>)
 800277c:	881a      	ldrh	r2, [r3, #0]
 800277e:	4b4f      	ldr	r3, [pc, #316]	; (80028bc <move+0x1c8>)
 8002780:	fba3 1302 	umull	r1, r3, r3, r2
 8002784:	08d9      	lsrs	r1, r3, #3
 8002786:	460b      	mov	r3, r1
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	440b      	add	r3, r1
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	b29b      	uxth	r3, r3
 8002792:	2200      	movs	r2, #0
 8002794:	2103      	movs	r1, #3
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff f8c0 	bl	800191c <led7_SetDigit>
//	count++;

	food();
 800279c:	f7ff fe98 	bl	80024d0 <food>
	//snake move with button
	if (button_count[6] == 1) {
 80027a0:	4b47      	ldr	r3, [pc, #284]	; (80028c0 <move+0x1cc>)
 80027a2:	899b      	ldrh	r3, [r3, #12]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d115      	bne.n	80027d4 <move+0xe0>
		prevState = firstState;
 80027a8:	4b46      	ldr	r3, [pc, #280]	; (80028c4 <move+0x1d0>)
 80027aa:	781a      	ldrb	r2, [r3, #0]
 80027ac:	4b46      	ldr	r3, [pc, #280]	; (80028c8 <move+0x1d4>)
 80027ae:	701a      	strb	r2, [r3, #0]
		setHead(x1, x2, y1, y2);
 80027b0:	4b3b      	ldr	r3, [pc, #236]	; (80028a0 <move+0x1ac>)
 80027b2:	8818      	ldrh	r0, [r3, #0]
 80027b4:	4b3c      	ldr	r3, [pc, #240]	; (80028a8 <move+0x1b4>)
 80027b6:	8819      	ldrh	r1, [r3, #0]
 80027b8:	4b3c      	ldr	r3, [pc, #240]	; (80028ac <move+0x1b8>)
 80027ba:	881a      	ldrh	r2, [r3, #0]
 80027bc:	4b3d      	ldr	r3, [pc, #244]	; (80028b4 <move+0x1c0>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	f7ff f9b8 	bl	8001b34 <setHead>
		firstState = goUp;
 80027c4:	4b3f      	ldr	r3, [pc, #252]	; (80028c4 <move+0x1d0>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
		virticalLen = snakeTailLen;
 80027ca:	4b40      	ldr	r3, [pc, #256]	; (80028cc <move+0x1d8>)
 80027cc:	881a      	ldrh	r2, [r3, #0]
 80027ce:	4b40      	ldr	r3, [pc, #256]	; (80028d0 <move+0x1dc>)
 80027d0:	801a      	strh	r2, [r3, #0]
 80027d2:	e04c      	b.n	800286e <move+0x17a>
	}
	else if (button_count[14] == 1) {
 80027d4:	4b3a      	ldr	r3, [pc, #232]	; (80028c0 <move+0x1cc>)
 80027d6:	8b9b      	ldrh	r3, [r3, #28]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d115      	bne.n	8002808 <move+0x114>
		prevState = firstState;
 80027dc:	4b39      	ldr	r3, [pc, #228]	; (80028c4 <move+0x1d0>)
 80027de:	781a      	ldrb	r2, [r3, #0]
 80027e0:	4b39      	ldr	r3, [pc, #228]	; (80028c8 <move+0x1d4>)
 80027e2:	701a      	strb	r2, [r3, #0]
		setHead(x1, x2, y1, y2);
 80027e4:	4b2e      	ldr	r3, [pc, #184]	; (80028a0 <move+0x1ac>)
 80027e6:	8818      	ldrh	r0, [r3, #0]
 80027e8:	4b2f      	ldr	r3, [pc, #188]	; (80028a8 <move+0x1b4>)
 80027ea:	8819      	ldrh	r1, [r3, #0]
 80027ec:	4b2f      	ldr	r3, [pc, #188]	; (80028ac <move+0x1b8>)
 80027ee:	881a      	ldrh	r2, [r3, #0]
 80027f0:	4b30      	ldr	r3, [pc, #192]	; (80028b4 <move+0x1c0>)
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	f7ff f99e 	bl	8001b34 <setHead>
		firstState = goDown;
 80027f8:	4b32      	ldr	r3, [pc, #200]	; (80028c4 <move+0x1d0>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	701a      	strb	r2, [r3, #0]
		virticalLen = snakeTailLen;
 80027fe:	4b33      	ldr	r3, [pc, #204]	; (80028cc <move+0x1d8>)
 8002800:	881a      	ldrh	r2, [r3, #0]
 8002802:	4b33      	ldr	r3, [pc, #204]	; (80028d0 <move+0x1dc>)
 8002804:	801a      	strh	r2, [r3, #0]
 8002806:	e032      	b.n	800286e <move+0x17a>
	}
	else if (button_count[11] == 1) {
 8002808:	4b2d      	ldr	r3, [pc, #180]	; (80028c0 <move+0x1cc>)
 800280a:	8adb      	ldrh	r3, [r3, #22]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d115      	bne.n	800283c <move+0x148>
		prevState = firstState;
 8002810:	4b2c      	ldr	r3, [pc, #176]	; (80028c4 <move+0x1d0>)
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	4b2c      	ldr	r3, [pc, #176]	; (80028c8 <move+0x1d4>)
 8002816:	701a      	strb	r2, [r3, #0]
		setHead(x1, x2, y1, y2);
 8002818:	4b21      	ldr	r3, [pc, #132]	; (80028a0 <move+0x1ac>)
 800281a:	8818      	ldrh	r0, [r3, #0]
 800281c:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <move+0x1b4>)
 800281e:	8819      	ldrh	r1, [r3, #0]
 8002820:	4b22      	ldr	r3, [pc, #136]	; (80028ac <move+0x1b8>)
 8002822:	881a      	ldrh	r2, [r3, #0]
 8002824:	4b23      	ldr	r3, [pc, #140]	; (80028b4 <move+0x1c0>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	f7ff f984 	bl	8001b34 <setHead>
		firstState = goRight;
 800282c:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <move+0x1d0>)
 800282e:	2203      	movs	r2, #3
 8002830:	701a      	strb	r2, [r3, #0]
		horizonLen = snakeTailLen;
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <move+0x1d8>)
 8002834:	881a      	ldrh	r2, [r3, #0]
 8002836:	4b27      	ldr	r3, [pc, #156]	; (80028d4 <move+0x1e0>)
 8002838:	801a      	strh	r2, [r3, #0]
 800283a:	e018      	b.n	800286e <move+0x17a>
	}
	else if (button_count[9] == 1) {
 800283c:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <move+0x1cc>)
 800283e:	8a5b      	ldrh	r3, [r3, #18]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d114      	bne.n	800286e <move+0x17a>
		prevState = firstState;
 8002844:	4b1f      	ldr	r3, [pc, #124]	; (80028c4 <move+0x1d0>)
 8002846:	781a      	ldrb	r2, [r3, #0]
 8002848:	4b1f      	ldr	r3, [pc, #124]	; (80028c8 <move+0x1d4>)
 800284a:	701a      	strb	r2, [r3, #0]
		setHead(x1, x2, y1, y2);
 800284c:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <move+0x1ac>)
 800284e:	8818      	ldrh	r0, [r3, #0]
 8002850:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <move+0x1b4>)
 8002852:	8819      	ldrh	r1, [r3, #0]
 8002854:	4b15      	ldr	r3, [pc, #84]	; (80028ac <move+0x1b8>)
 8002856:	881a      	ldrh	r2, [r3, #0]
 8002858:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <move+0x1c0>)
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	f7ff f96a 	bl	8001b34 <setHead>
		firstState = goLeft;
 8002860:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <move+0x1d0>)
 8002862:	2202      	movs	r2, #2
 8002864:	701a      	strb	r2, [r3, #0]
		horizonLen = snakeTailLen;
 8002866:	4b19      	ldr	r3, [pc, #100]	; (80028cc <move+0x1d8>)
 8002868:	881a      	ldrh	r2, [r3, #0]
 800286a:	4b1a      	ldr	r3, [pc, #104]	; (80028d4 <move+0x1e0>)
 800286c:	801a      	strh	r2, [r3, #0]
	}
	switch (firstState) {
 800286e:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <move+0x1d0>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b03      	cmp	r3, #3
 8002874:	d00c      	beq.n	8002890 <move+0x19c>
 8002876:	2b03      	cmp	r3, #3
 8002878:	dc0d      	bgt.n	8002896 <move+0x1a2>
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <move+0x190>
 800287e:	2b01      	cmp	r3, #1
 8002880:	d003      	beq.n	800288a <move+0x196>
 8002882:	e008      	b.n	8002896 <move+0x1a2>
		case goUp:
			up();
 8002884:	f7ff fd44 	bl	8002310 <up>
			break;
 8002888:	e008      	b.n	800289c <move+0x1a8>
		case goDown:
			down();
 800288a:	f7ff fd97 	bl	80023bc <down>
			break;
 800288e:	e005      	b.n	800289c <move+0x1a8>
		case goRight:
			right();
 8002890:	f7ff fbb2 	bl	8001ff8 <right>
			break;
 8002894:	e002      	b.n	800289c <move+0x1a8>
		default:
			left();
 8002896:	f7ff fc75 	bl	8002184 <left>
			break;
 800289a:	bf00      	nop
	}

}
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	20000014 	.word	0x20000014
 80028a4:	20000010 	.word	0x20000010
 80028a8:	20000018 	.word	0x20000018
 80028ac:	20000016 	.word	0x20000016
 80028b0:	20000012 	.word	0x20000012
 80028b4:	2000001a 	.word	0x2000001a
 80028b8:	20000238 	.word	0x20000238
 80028bc:	cccccccd 	.word	0xcccccccd
 80028c0:	20000150 	.word	0x20000150
 80028c4:	20000232 	.word	0x20000232
 80028c8:	20000233 	.word	0x20000233
 80028cc:	2000001c 	.word	0x2000001c
 80028d0:	2000001e 	.word	0x2000001e
 80028d4:	20000020 	.word	0x20000020

080028d8 <wall>:

void wall() {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af02      	add	r7, sp, #8
	lcd_DrawRectangle(0, 0, x_max, y_max, RED); //TẠO TƯỜNG
 80028de:	4b07      	ldr	r3, [pc, #28]	; (80028fc <wall+0x24>)
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	4b07      	ldr	r3, [pc, #28]	; (8002900 <wall+0x28>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80028ea:	9100      	str	r1, [sp, #0]
 80028ec:	2100      	movs	r1, #0
 80028ee:	2000      	movs	r0, #0
 80028f0:	f7fe fbf3 	bl	80010da <lcd_DrawRectangle>
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000010 	.word	0x20000010
 8002900:	20000012 	.word	0x20000012

08002904 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002908:	4803      	ldr	r0, [pc, #12]	; (8002918 <timer_init+0x14>)
 800290a:	f003 faa5 	bl	8005e58 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 800290e:	4803      	ldr	r0, [pc, #12]	; (800291c <timer_init+0x18>)
 8002910:	f003 fa3a 	bl	8005d88 <HAL_TIM_Base_Start>
}
 8002914:	bf00      	nop
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200002e4 	.word	0x200002e4
 800291c:	2000029c 	.word	0x2000029c

08002920 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800292a:	4a08      	ldr	r2, [pc, #32]	; (800294c <setTimer2+0x2c>)
 800292c:	88fb      	ldrh	r3, [r7, #6]
 800292e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002930:	4b06      	ldr	r3, [pc, #24]	; (800294c <setTimer2+0x2c>)
 8002932:	881a      	ldrh	r2, [r3, #0]
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <setTimer2+0x30>)
 8002936:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002938:	4b06      	ldr	r3, [pc, #24]	; (8002954 <setTimer2+0x34>)
 800293a:	2200      	movs	r2, #0
 800293c:	801a      	strh	r2, [r3, #0]
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	2000023e 	.word	0x2000023e
 8002950:	2000023c 	.word	0x2000023c
 8002954:	2000023a 	.word	0x2000023a

08002958 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002968:	d116      	bne.n	8002998 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 800296a:	4b0d      	ldr	r3, [pc, #52]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d010      	beq.n	8002994 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	3b01      	subs	r3, #1
 8002978:	b29a      	uxth	r2, r3
 800297a:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800297c:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800297e:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002980:	881b      	ldrh	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002986:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002988:	2201      	movs	r2, #1
 800298a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800298c:	4b06      	ldr	r3, [pc, #24]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800298e:	881a      	ldrh	r2, [r3, #0]
 8002990:	4b03      	ldr	r3, [pc, #12]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002992:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002994:	f7fe ff36 	bl	8001804 <led7_Scan>
	}
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	2000023c 	.word	0x2000023c
 80029a4:	2000023a 	.word	0x2000023a
 80029a8:	2000023e 	.word	0x2000023e

080029ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80029b0:	4b17      	ldr	r3, [pc, #92]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029b2:	4a18      	ldr	r2, [pc, #96]	; (8002a14 <MX_SPI1_Init+0x68>)
 80029b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80029b6:	4b16      	ldr	r3, [pc, #88]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80029be:	4b14      	ldr	r3, [pc, #80]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029ca:	4b11      	ldr	r3, [pc, #68]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029d0:	4b0f      	ldr	r3, [pc, #60]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029d6:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029de:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029e4:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029f0:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80029f6:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029f8:	220a      	movs	r2, #10
 80029fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029fc:	4804      	ldr	r0, [pc, #16]	; (8002a10 <MX_SPI1_Init+0x64>)
 80029fe:	f002 fb87 	bl	8005110 <HAL_SPI_Init>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a08:	f7ff f872 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a0c:	bf00      	nop
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000240 	.word	0x20000240
 8002a14:	40013000 	.word	0x40013000

08002a18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08a      	sub	sp, #40	; 0x28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a19      	ldr	r2, [pc, #100]	; (8002a9c <HAL_SPI_MspInit+0x84>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d12b      	bne.n	8002a92 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a42:	4a17      	ldr	r2, [pc, #92]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a48:	6453      	str	r3, [r2, #68]	; 0x44
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	4a10      	ldr	r2, [pc, #64]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a60:	f043 0302 	orr.w	r3, r3, #2
 8002a64:	6313      	str	r3, [r2, #48]	; 0x30
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <HAL_SPI_MspInit+0x88>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002a72:	2338      	movs	r3, #56	; 0x38
 8002a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a82:	2305      	movs	r3, #5
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a86:	f107 0314 	add.w	r3, r7, #20
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4805      	ldr	r0, [pc, #20]	; (8002aa4 <HAL_SPI_MspInit+0x8c>)
 8002a8e:	f001 fbad 	bl	80041ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a92:	bf00      	nop
 8002a94:	3728      	adds	r7, #40	; 0x28
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40013000 	.word	0x40013000
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40020400 	.word	0x40020400

08002aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <HAL_MspInit+0x4c>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	4a0f      	ldr	r2, [pc, #60]	; (8002af4 <HAL_MspInit+0x4c>)
 8002ab8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002abc:	6453      	str	r3, [r2, #68]	; 0x44
 8002abe:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <HAL_MspInit+0x4c>)
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	603b      	str	r3, [r7, #0]
 8002ace:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <HAL_MspInit+0x4c>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	4a08      	ldr	r2, [pc, #32]	; (8002af4 <HAL_MspInit+0x4c>)
 8002ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8002ada:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <HAL_MspInit+0x4c>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800

08002af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002afc:	e7fe      	b.n	8002afc <NMI_Handler+0x4>

08002afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002afe:	b480      	push	{r7}
 8002b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b02:	e7fe      	b.n	8002b02 <HardFault_Handler+0x4>

08002b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b08:	e7fe      	b.n	8002b08 <MemManage_Handler+0x4>

08002b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b0e:	e7fe      	b.n	8002b0e <BusFault_Handler+0x4>

08002b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b14:	e7fe      	b.n	8002b14 <UsageFault_Handler+0x4>

08002b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b16:	b480      	push	{r7}
 8002b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b36:	bf00      	nop
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b44:	f000 fc1e 	bl	8003384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <TIM2_IRQHandler+0x10>)
 8002b52:	f003 fa4a 	bl	8005fea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200002e4 	.word	0x200002e4

08002b60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b64:	4802      	ldr	r0, [pc, #8]	; (8002b70 <USART1_IRQHandler+0x10>)
 8002b66:	f004 f985 	bl	8006e74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000378 	.word	0x20000378

08002b74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <USART2_IRQHandler+0x10>)
 8002b7a:	f004 f97b 	bl	8006e74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	200003bc 	.word	0x200003bc

08002b88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b8c:	4802      	ldr	r0, [pc, #8]	; (8002b98 <DMA2_Stream0_IRQHandler+0x10>)
 8002b8e:	f001 f8f1 	bl	8003d74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200000f0 	.word	0x200000f0

08002b9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
	return 1;
 8002ba0:	2301      	movs	r3, #1
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <_kill>:

int _kill(int pid, int sig)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bb6:	f005 fb23 	bl	8008200 <__errno>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2216      	movs	r2, #22
 8002bbe:	601a      	str	r2, [r3, #0]
	return -1;
 8002bc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <_exit>:

void _exit (int status)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ffe7 	bl	8002bac <_kill>
	while (1) {}		/* Make sure we hang here */
 8002bde:	e7fe      	b.n	8002bde <_exit+0x12>

08002be0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	e00a      	b.n	8002c08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bf2:	f3af 8000 	nop.w
 8002bf6:	4601      	mov	r1, r0
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	60ba      	str	r2, [r7, #8]
 8002bfe:	b2ca      	uxtb	r2, r1
 8002c00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	3301      	adds	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	dbf0      	blt.n	8002bf2 <_read+0x12>
	}

return len;
 8002c10:	687b      	ldr	r3, [r7, #4]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e009      	b.n	8002c40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	60ba      	str	r2, [r7, #8]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	dbf1      	blt.n	8002c2c <_write+0x12>
	}
	return len;
 8002c48:	687b      	ldr	r3, [r7, #4]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <_close>:

int _close(int file)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
	return -1;
 8002c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c7a:	605a      	str	r2, [r3, #4]
	return 0;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <_isatty>:

int _isatty(int file)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
	return 1;
 8002c92:	2301      	movs	r3, #1
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
	return 0;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc4:	4a14      	ldr	r2, [pc, #80]	; (8002d18 <_sbrk+0x5c>)
 8002cc6:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <_sbrk+0x60>)
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <_sbrk+0x64>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <_sbrk+0x64>)
 8002cda:	4a12      	ldr	r2, [pc, #72]	; (8002d24 <_sbrk+0x68>)
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <_sbrk+0x64>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d207      	bcs.n	8002cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cec:	f005 fa88 	bl	8008200 <__errno>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	e009      	b.n	8002d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cfc:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <_sbrk+0x64>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d02:	4b07      	ldr	r3, [pc, #28]	; (8002d20 <_sbrk+0x64>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	4a05      	ldr	r2, [pc, #20]	; (8002d20 <_sbrk+0x64>)
 8002d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20020000 	.word	0x20020000
 8002d1c:	00000400 	.word	0x00000400
 8002d20:	20000298 	.word	0x20000298
 8002d24:	20000550 	.word	0x20000550

08002d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d2c:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <SystemInit+0x20>)
 8002d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d32:	4a05      	ldr	r2, [pc, #20]	; (8002d48 <SystemInit+0x20>)
 8002d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d52:	f107 0308 	add.w	r3, r7, #8
 8002d56:	2200      	movs	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	605a      	str	r2, [r3, #4]
 8002d5c:	609a      	str	r2, [r3, #8]
 8002d5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d60:	463b      	mov	r3, r7
 8002d62:	2200      	movs	r2, #0
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d68:	4b1e      	ldr	r3, [pc, #120]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d6a:	4a1f      	ldr	r2, [pc, #124]	; (8002de8 <MX_TIM1_Init+0x9c>)
 8002d6c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002d6e:	4b1d      	ldr	r3, [pc, #116]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d70:	2253      	movs	r2, #83	; 0x53
 8002d72:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d74:	4b1b      	ldr	r3, [pc, #108]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d7a:	4b1a      	ldr	r3, [pc, #104]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d80:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d82:	4b18      	ldr	r3, [pc, #96]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d88:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d8e:	4b15      	ldr	r3, [pc, #84]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d94:	4813      	ldr	r0, [pc, #76]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002d96:	f002 ffa7 	bl	8005ce8 <HAL_TIM_Base_Init>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002da0:	f7fe fea6 	bl	8001af0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002daa:	f107 0308 	add.w	r3, r7, #8
 8002dae:	4619      	mov	r1, r3
 8002db0:	480c      	ldr	r0, [pc, #48]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002db2:	f003 fae5 	bl	8006380 <HAL_TIM_ConfigClockSource>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002dbc:	f7fe fe98 	bl	8001af0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002dc8:	463b      	mov	r3, r7
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4805      	ldr	r0, [pc, #20]	; (8002de4 <MX_TIM1_Init+0x98>)
 8002dce:	f003 feb1 	bl	8006b34 <HAL_TIMEx_MasterConfigSynchronization>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002dd8:	f7fe fe8a 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002ddc:	bf00      	nop
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	2000029c 	.word	0x2000029c
 8002de8:	40010000 	.word	0x40010000

08002dec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002df2:	f107 0308 	add.w	r3, r7, #8
 8002df6:	2200      	movs	r2, #0
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	609a      	str	r2, [r3, #8]
 8002dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e00:	463b      	mov	r3, r7
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e08:	4b1d      	ldr	r3, [pc, #116]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002e10:	4b1b      	ldr	r3, [pc, #108]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e12:	f240 3247 	movw	r2, #839	; 0x347
 8002e16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002e1e:	4b18      	ldr	r3, [pc, #96]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e20:	2263      	movs	r2, #99	; 0x63
 8002e22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e24:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2a:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e30:	4813      	ldr	r0, [pc, #76]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e32:	f002 ff59 	bl	8005ce8 <HAL_TIM_Base_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e3c:	f7fe fe58 	bl	8001af0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e46:	f107 0308 	add.w	r3, r7, #8
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	480c      	ldr	r0, [pc, #48]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e4e:	f003 fa97 	bl	8006380 <HAL_TIM_ConfigClockSource>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e58:	f7fe fe4a 	bl	8001af0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e60:	2300      	movs	r3, #0
 8002e62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e64:	463b      	mov	r3, r7
 8002e66:	4619      	mov	r1, r3
 8002e68:	4805      	ldr	r0, [pc, #20]	; (8002e80 <MX_TIM2_Init+0x94>)
 8002e6a:	f003 fe63 	bl	8006b34 <HAL_TIMEx_MasterConfigSynchronization>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002e74:	f7fe fe3c 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e78:	bf00      	nop
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200002e4 	.word	0x200002e4

08002e84 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	611a      	str	r2, [r3, #16]
 8002e98:	615a      	str	r2, [r3, #20]
 8002e9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002e9c:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002e9e:	4a1f      	ldr	r2, [pc, #124]	; (8002f1c <MX_TIM13_Init+0x98>)
 8002ea0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002ea2:	4b1d      	ldr	r3, [pc, #116]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002ea4:	f240 3247 	movw	r2, #839	; 0x347
 8002ea8:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eaa:	4b1b      	ldr	r3, [pc, #108]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002eb0:	4b19      	ldr	r3, [pc, #100]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002eb2:	2263      	movs	r2, #99	; 0x63
 8002eb4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eb6:	4b18      	ldr	r3, [pc, #96]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ebc:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002ec2:	4815      	ldr	r0, [pc, #84]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002ec4:	f002 ff10 	bl	8005ce8 <HAL_TIM_Base_Init>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002ece:	f7fe fe0f 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002ed2:	4811      	ldr	r0, [pc, #68]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002ed4:	f003 f830 	bl	8005f38 <HAL_TIM_PWM_Init>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002ede:	f7fe fe07 	bl	8001af0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ee2:	2360      	movs	r3, #96	; 0x60
 8002ee4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eea:	2300      	movs	r3, #0
 8002eec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ef2:	1d3b      	adds	r3, r7, #4
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4807      	ldr	r0, [pc, #28]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002efa:	f003 f97f 	bl	80061fc <HAL_TIM_PWM_ConfigChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002f04:	f7fe fdf4 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002f08:	4803      	ldr	r0, [pc, #12]	; (8002f18 <MX_TIM13_Init+0x94>)
 8002f0a:	f000 f85b 	bl	8002fc4 <HAL_TIM_MspPostInit>

}
 8002f0e:	bf00      	nop
 8002f10:	3720      	adds	r7, #32
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	2000032c 	.word	0x2000032c
 8002f1c:	40001c00 	.word	0x40001c00

08002f20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a22      	ldr	r2, [pc, #136]	; (8002fb8 <HAL_TIM_Base_MspInit+0x98>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d10e      	bne.n	8002f50 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	4b21      	ldr	r3, [pc, #132]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3a:	4a20      	ldr	r2, [pc, #128]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6453      	str	r3, [r2, #68]	; 0x44
 8002f42:	4b1e      	ldr	r3, [pc, #120]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002f4e:	e02e      	b.n	8002fae <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f58:	d116      	bne.n	8002f88 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	4a16      	ldr	r2, [pc, #88]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6a:	4b14      	ldr	r3, [pc, #80]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f76:	2200      	movs	r2, #0
 8002f78:	2100      	movs	r1, #0
 8002f7a:	201c      	movs	r0, #28
 8002f7c:	f000 fd83 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f80:	201c      	movs	r0, #28
 8002f82:	f000 fd9c 	bl	8003abe <HAL_NVIC_EnableIRQ>
}
 8002f86:	e012      	b.n	8002fae <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	; (8002fc0 <HAL_TIM_Base_MspInit+0xa0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d10d      	bne.n	8002fae <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	4a08      	ldr	r2, [pc, #32]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fa2:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_TIM_Base_MspInit+0x9c>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	68fb      	ldr	r3, [r7, #12]
}
 8002fae:	bf00      	nop
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40010000 	.word	0x40010000
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	40001c00 	.word	0x40001c00

08002fc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a12      	ldr	r2, [pc, #72]	; (800302c <HAL_TIM_MspPostInit+0x68>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d11e      	bne.n	8003024 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <HAL_TIM_MspPostInit+0x6c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a10      	ldr	r2, [pc, #64]	; (8003030 <HAL_TIM_MspPostInit+0x6c>)
 8002ff0:	f043 0320 	orr.w	r3, r3, #32
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <HAL_TIM_MspPostInit+0x6c>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	60bb      	str	r3, [r7, #8]
 8003000:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003006:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003008:	2302      	movs	r3, #2
 800300a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003010:	2300      	movs	r3, #0
 8003012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003014:	2309      	movs	r3, #9
 8003016:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003018:	f107 030c 	add.w	r3, r7, #12
 800301c:	4619      	mov	r1, r3
 800301e:	4805      	ldr	r0, [pc, #20]	; (8003034 <HAL_TIM_MspPostInit+0x70>)
 8003020:	f001 f8e4 	bl	80041ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003024:	bf00      	nop
 8003026:	3720      	adds	r7, #32
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40001c00 	.word	0x40001c00
 8003030:	40023800 	.word	0x40023800
 8003034:	40021400 	.word	0x40021400

08003038 <HAL_UART_RxCpltCallback>:

void uart_EspSendBytes(uint8_t* bytes, uint16_t size){
	HAL_UART_Transmit(&huart2, bytes, size, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a19      	ldr	r2, [pc, #100]	; (80030ac <HAL_UART_RxCpltCallback+0x74>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d10a      	bne.n	8003060 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 800304a:	230a      	movs	r3, #10
 800304c:	2201      	movs	r2, #1
 800304e:	4918      	ldr	r1, [pc, #96]	; (80030b0 <HAL_UART_RxCpltCallback+0x78>)
 8003050:	4818      	ldr	r0, [pc, #96]	; (80030b4 <HAL_UART_RxCpltCallback+0x7c>)
 8003052:	f003 fe4c 	bl	8006cee <HAL_UART_Transmit>

		// turn on the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003056:	2201      	movs	r2, #1
 8003058:	4915      	ldr	r1, [pc, #84]	; (80030b0 <HAL_UART_RxCpltCallback+0x78>)
 800305a:	4816      	ldr	r0, [pc, #88]	; (80030b4 <HAL_UART_RxCpltCallback+0x7c>)
 800305c:	f003 fed9 	bl	8006e12 <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a14      	ldr	r2, [pc, #80]	; (80030b8 <HAL_UART_RxCpltCallback+0x80>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d11b      	bne.n	80030a2 <HAL_UART_RxCpltCallback+0x6a>
		if(receive_buffer2 == 'O') check_esp = 1;
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <HAL_UART_RxCpltCallback+0x84>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b4f      	cmp	r3, #79	; 0x4f
 8003070:	d103      	bne.n	800307a <HAL_UART_RxCpltCallback+0x42>
 8003072:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <HAL_UART_RxCpltCallback+0x88>)
 8003074:	2201      	movs	r2, #1
 8003076:	701a      	strb	r2, [r3, #0]
 8003078:	e00e      	b.n	8003098 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'a') light_status = 0;
 800307a:	4b10      	ldr	r3, [pc, #64]	; (80030bc <HAL_UART_RxCpltCallback+0x84>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b61      	cmp	r3, #97	; 0x61
 8003080:	d103      	bne.n	800308a <HAL_UART_RxCpltCallback+0x52>
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_UART_RxCpltCallback+0x8c>)
 8003084:	2200      	movs	r2, #0
 8003086:	701a      	strb	r2, [r3, #0]
 8003088:	e006      	b.n	8003098 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'A') light_status = 1;
 800308a:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <HAL_UART_RxCpltCallback+0x84>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b41      	cmp	r3, #65	; 0x41
 8003090:	d102      	bne.n	8003098 <HAL_UART_RxCpltCallback+0x60>
 8003092:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <HAL_UART_RxCpltCallback+0x8c>)
 8003094:	2201      	movs	r2, #1
 8003096:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8003098:	2201      	movs	r2, #1
 800309a:	4908      	ldr	r1, [pc, #32]	; (80030bc <HAL_UART_RxCpltCallback+0x84>)
 800309c:	480a      	ldr	r0, [pc, #40]	; (80030c8 <HAL_UART_RxCpltCallback+0x90>)
 800309e:	f003 feb8 	bl	8006e12 <HAL_UART_Receive_IT>
	}
}
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40011000 	.word	0x40011000
 80030b0:	20000374 	.word	0x20000374
 80030b4:	20000378 	.word	0x20000378
 80030b8:	40004400 	.word	0x40004400
 80030bc:	20000375 	.word	0x20000375
 80030c0:	20000376 	.word	0x20000376
 80030c4:	20000228 	.word	0x20000228
 80030c8:	200003bc 	.word	0x200003bc

080030cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <MX_USART1_UART_Init+0x50>)
 80030d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030de:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030f0:	4b09      	ldr	r3, [pc, #36]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030f2:	220c      	movs	r2, #12
 80030f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f6:	4b08      	ldr	r3, [pc, #32]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003102:	4805      	ldr	r0, [pc, #20]	; (8003118 <MX_USART1_UART_Init+0x4c>)
 8003104:	f003 fda6 	bl	8006c54 <HAL_UART_Init>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800310e:	f7fe fcef 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20000378 	.word	0x20000378
 800311c:	40011000 	.word	0x40011000

08003120 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003124:	4b11      	ldr	r3, [pc, #68]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003126:	4a12      	ldr	r2, [pc, #72]	; (8003170 <MX_USART2_UART_Init+0x50>)
 8003128:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800312a:	4b10      	ldr	r3, [pc, #64]	; (800316c <MX_USART2_UART_Init+0x4c>)
 800312c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003130:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003132:	4b0e      	ldr	r3, [pc, #56]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003134:	2200      	movs	r2, #0
 8003136:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003138:	4b0c      	ldr	r3, [pc, #48]	; (800316c <MX_USART2_UART_Init+0x4c>)
 800313a:	2200      	movs	r2, #0
 800313c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003140:	2200      	movs	r2, #0
 8003142:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003144:	4b09      	ldr	r3, [pc, #36]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003146:	220c      	movs	r2, #12
 8003148:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800314a:	4b08      	ldr	r3, [pc, #32]	; (800316c <MX_USART2_UART_Init+0x4c>)
 800314c:	2200      	movs	r2, #0
 800314e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003150:	4b06      	ldr	r3, [pc, #24]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003152:	2200      	movs	r2, #0
 8003154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003156:	4805      	ldr	r0, [pc, #20]	; (800316c <MX_USART2_UART_Init+0x4c>)
 8003158:	f003 fd7c 	bl	8006c54 <HAL_UART_Init>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003162:	f7fe fcc5 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200003bc 	.word	0x200003bc
 8003170:	40004400 	.word	0x40004400

08003174 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08c      	sub	sp, #48	; 0x30
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800317c:	f107 031c 	add.w	r3, r7, #28
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	60da      	str	r2, [r3, #12]
 800318a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a3a      	ldr	r2, [pc, #232]	; (800327c <HAL_UART_MspInit+0x108>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d135      	bne.n	8003202 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
 800319a:	4b39      	ldr	r3, [pc, #228]	; (8003280 <HAL_UART_MspInit+0x10c>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319e:	4a38      	ldr	r2, [pc, #224]	; (8003280 <HAL_UART_MspInit+0x10c>)
 80031a0:	f043 0310 	orr.w	r3, r3, #16
 80031a4:	6453      	str	r3, [r2, #68]	; 0x44
 80031a6:	4b36      	ldr	r3, [pc, #216]	; (8003280 <HAL_UART_MspInit+0x10c>)
 80031a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031aa:	f003 0310 	and.w	r3, r3, #16
 80031ae:	61bb      	str	r3, [r7, #24]
 80031b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	4b32      	ldr	r3, [pc, #200]	; (8003280 <HAL_UART_MspInit+0x10c>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ba:	4a31      	ldr	r2, [pc, #196]	; (8003280 <HAL_UART_MspInit+0x10c>)
 80031bc:	f043 0301 	orr.w	r3, r3, #1
 80031c0:	6313      	str	r3, [r2, #48]	; 0x30
 80031c2:	4b2f      	ldr	r3, [pc, #188]	; (8003280 <HAL_UART_MspInit+0x10c>)
 80031c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80031ce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80031d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d4:	2302      	movs	r3, #2
 80031d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d8:	2300      	movs	r3, #0
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031dc:	2303      	movs	r3, #3
 80031de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031e0:	2307      	movs	r3, #7
 80031e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e4:	f107 031c 	add.w	r3, r7, #28
 80031e8:	4619      	mov	r1, r3
 80031ea:	4826      	ldr	r0, [pc, #152]	; (8003284 <HAL_UART_MspInit+0x110>)
 80031ec:	f000 fffe 	bl	80041ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031f0:	2200      	movs	r2, #0
 80031f2:	2100      	movs	r1, #0
 80031f4:	2025      	movs	r0, #37	; 0x25
 80031f6:	f000 fc46 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031fa:	2025      	movs	r0, #37	; 0x25
 80031fc:	f000 fc5f 	bl	8003abe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003200:	e038      	b.n	8003274 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a20      	ldr	r2, [pc, #128]	; (8003288 <HAL_UART_MspInit+0x114>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d133      	bne.n	8003274 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800320c:	2300      	movs	r3, #0
 800320e:	613b      	str	r3, [r7, #16]
 8003210:	4b1b      	ldr	r3, [pc, #108]	; (8003280 <HAL_UART_MspInit+0x10c>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	4a1a      	ldr	r2, [pc, #104]	; (8003280 <HAL_UART_MspInit+0x10c>)
 8003216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800321a:	6413      	str	r3, [r2, #64]	; 0x40
 800321c:	4b18      	ldr	r3, [pc, #96]	; (8003280 <HAL_UART_MspInit+0x10c>)
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	4b14      	ldr	r3, [pc, #80]	; (8003280 <HAL_UART_MspInit+0x10c>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	4a13      	ldr	r2, [pc, #76]	; (8003280 <HAL_UART_MspInit+0x10c>)
 8003232:	f043 0301 	orr.w	r3, r3, #1
 8003236:	6313      	str	r3, [r2, #48]	; 0x30
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <HAL_UART_MspInit+0x10c>)
 800323a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003244:	230c      	movs	r3, #12
 8003246:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003248:	2302      	movs	r3, #2
 800324a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324c:	2300      	movs	r3, #0
 800324e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003250:	2303      	movs	r3, #3
 8003252:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003254:	2307      	movs	r3, #7
 8003256:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003258:	f107 031c 	add.w	r3, r7, #28
 800325c:	4619      	mov	r1, r3
 800325e:	4809      	ldr	r0, [pc, #36]	; (8003284 <HAL_UART_MspInit+0x110>)
 8003260:	f000 ffc4 	bl	80041ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003264:	2200      	movs	r2, #0
 8003266:	2100      	movs	r1, #0
 8003268:	2026      	movs	r0, #38	; 0x26
 800326a:	f000 fc0c 	bl	8003a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800326e:	2026      	movs	r0, #38	; 0x26
 8003270:	f000 fc25 	bl	8003abe <HAL_NVIC_EnableIRQ>
}
 8003274:	bf00      	nop
 8003276:	3730      	adds	r7, #48	; 0x30
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40011000 	.word	0x40011000
 8003280:	40023800 	.word	0x40023800
 8003284:	40020000 	.word	0x40020000
 8003288:	40004400 	.word	0x40004400

0800328c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800328c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003290:	480d      	ldr	r0, [pc, #52]	; (80032c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003292:	490e      	ldr	r1, [pc, #56]	; (80032cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003294:	4a0e      	ldr	r2, [pc, #56]	; (80032d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003298:	e002      	b.n	80032a0 <LoopCopyDataInit>

0800329a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800329a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800329c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329e:	3304      	adds	r3, #4

080032a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a4:	d3f9      	bcc.n	800329a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a6:	4a0b      	ldr	r2, [pc, #44]	; (80032d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032a8:	4c0b      	ldr	r4, [pc, #44]	; (80032d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032ac:	e001      	b.n	80032b2 <LoopFillZerobss>

080032ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032b0:	3204      	adds	r2, #4

080032b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b4:	d3fb      	bcc.n	80032ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80032b6:	f7ff fd37 	bl	8002d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032ba:	f004 ffa7 	bl	800820c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032be:	f7fe fb51 	bl	8001964 <main>
  bx  lr    
 80032c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032cc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80032d0:	0800bfa0 	.word	0x0800bfa0
  ldr r2, =_sbss
 80032d4:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80032d8:	20000550 	.word	0x20000550

080032dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032dc:	e7fe      	b.n	80032dc <ADC_IRQHandler>
	...

080032e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032e4:	4b0e      	ldr	r3, [pc, #56]	; (8003320 <HAL_Init+0x40>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0d      	ldr	r2, [pc, #52]	; (8003320 <HAL_Init+0x40>)
 80032ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_Init+0x40>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a0a      	ldr	r2, [pc, #40]	; (8003320 <HAL_Init+0x40>)
 80032f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032fc:	4b08      	ldr	r3, [pc, #32]	; (8003320 <HAL_Init+0x40>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a07      	ldr	r2, [pc, #28]	; (8003320 <HAL_Init+0x40>)
 8003302:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003306:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003308:	2003      	movs	r0, #3
 800330a:	f000 fbb1 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800330e:	200f      	movs	r0, #15
 8003310:	f000 f808 	bl	8003324 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003314:	f7ff fbc8 	bl	8002aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	40023c00 	.word	0x40023c00

08003324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800332c:	4b12      	ldr	r3, [pc, #72]	; (8003378 <HAL_InitTick+0x54>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	4b12      	ldr	r3, [pc, #72]	; (800337c <HAL_InitTick+0x58>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	4619      	mov	r1, r3
 8003336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800333a:	fbb3 f3f1 	udiv	r3, r3, r1
 800333e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fbc9 	bl	8003ada <HAL_SYSTICK_Config>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e00e      	b.n	8003370 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b0f      	cmp	r3, #15
 8003356:	d80a      	bhi.n	800336e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003358:	2200      	movs	r2, #0
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	f04f 30ff 	mov.w	r0, #4294967295
 8003360:	f000 fb91 	bl	8003a86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003364:	4a06      	ldr	r2, [pc, #24]	; (8003380 <HAL_InitTick+0x5c>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	e000      	b.n	8003370 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
}
 8003370:	4618      	mov	r0, r3
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	20000024 	.word	0x20000024
 800337c:	2000002c 	.word	0x2000002c
 8003380:	20000028 	.word	0x20000028

08003384 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003388:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <HAL_IncTick+0x20>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	461a      	mov	r2, r3
 800338e:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <HAL_IncTick+0x24>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4413      	add	r3, r2
 8003394:	4a04      	ldr	r2, [pc, #16]	; (80033a8 <HAL_IncTick+0x24>)
 8003396:	6013      	str	r3, [r2, #0]
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	2000002c 	.word	0x2000002c
 80033a8:	20000400 	.word	0x20000400

080033ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return uwTick;
 80033b0:	4b03      	ldr	r3, [pc, #12]	; (80033c0 <HAL_GetTick+0x14>)
 80033b2:	681b      	ldr	r3, [r3, #0]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	20000400 	.word	0x20000400

080033c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033cc:	f7ff ffee 	bl	80033ac <HAL_GetTick>
 80033d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033dc:	d005      	beq.n	80033ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033de:	4b0a      	ldr	r3, [pc, #40]	; (8003408 <HAL_Delay+0x44>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4413      	add	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033ea:	bf00      	nop
 80033ec:	f7ff ffde 	bl	80033ac <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d8f7      	bhi.n	80033ec <HAL_Delay+0x28>
  {
  }
}
 80033fc:	bf00      	nop
 80033fe:	bf00      	nop
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	2000002c 	.word	0x2000002c

0800340c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e033      	b.n	800348a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	2b00      	cmp	r3, #0
 8003428:	d109      	bne.n	800343e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fd f928 	bl	8000680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f003 0310 	and.w	r3, r3, #16
 8003446:	2b00      	cmp	r3, #0
 8003448:	d118      	bne.n	800347c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003452:	f023 0302 	bic.w	r3, r3, #2
 8003456:	f043 0202 	orr.w	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f93a 	bl	80036d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346e:	f023 0303 	bic.w	r3, r3, #3
 8003472:	f043 0201 	orr.w	r2, r3, #1
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	641a      	str	r2, [r3, #64]	; 0x40
 800347a:	e001      	b.n	8003480 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003488:	7bfb      	ldrb	r3, [r7, #15]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
	...

08003494 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x1c>
 80034ac:	2302      	movs	r3, #2
 80034ae:	e105      	b.n	80036bc <HAL_ADC_ConfigChannel+0x228>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b09      	cmp	r3, #9
 80034be:	d925      	bls.n	800350c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68d9      	ldr	r1, [r3, #12]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	461a      	mov	r2, r3
 80034ce:	4613      	mov	r3, r2
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	4413      	add	r3, r2
 80034d4:	3b1e      	subs	r3, #30
 80034d6:	2207      	movs	r2, #7
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43da      	mvns	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	400a      	ands	r2, r1
 80034e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68d9      	ldr	r1, [r3, #12]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	4618      	mov	r0, r3
 80034f8:	4603      	mov	r3, r0
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	4403      	add	r3, r0
 80034fe:	3b1e      	subs	r3, #30
 8003500:	409a      	lsls	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	e022      	b.n	8003552 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6919      	ldr	r1, [r3, #16]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	b29b      	uxth	r3, r3
 8003518:	461a      	mov	r2, r3
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	2207      	movs	r2, #7
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43da      	mvns	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	400a      	ands	r2, r1
 800352e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6919      	ldr	r1, [r3, #16]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	689a      	ldr	r2, [r3, #8]
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	b29b      	uxth	r3, r3
 8003540:	4618      	mov	r0, r3
 8003542:	4603      	mov	r3, r0
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	4403      	add	r3, r0
 8003548:	409a      	lsls	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b06      	cmp	r3, #6
 8003558:	d824      	bhi.n	80035a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	3b05      	subs	r3, #5
 800356c:	221f      	movs	r2, #31
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43da      	mvns	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	400a      	ands	r2, r1
 800357a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	b29b      	uxth	r3, r3
 8003588:	4618      	mov	r0, r3
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	4413      	add	r3, r2
 8003594:	3b05      	subs	r3, #5
 8003596:	fa00 f203 	lsl.w	r2, r0, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	635a      	str	r2, [r3, #52]	; 0x34
 80035a2:	e04c      	b.n	800363e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	2b0c      	cmp	r3, #12
 80035aa:	d824      	bhi.n	80035f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	3b23      	subs	r3, #35	; 0x23
 80035be:	221f      	movs	r2, #31
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43da      	mvns	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	400a      	ands	r2, r1
 80035cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	4618      	mov	r0, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	3b23      	subs	r3, #35	; 0x23
 80035e8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	631a      	str	r2, [r3, #48]	; 0x30
 80035f4:	e023      	b.n	800363e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	4613      	mov	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	3b41      	subs	r3, #65	; 0x41
 8003608:	221f      	movs	r2, #31
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	43da      	mvns	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	400a      	ands	r2, r1
 8003616:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	b29b      	uxth	r3, r3
 8003624:	4618      	mov	r0, r3
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	4613      	mov	r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	4413      	add	r3, r2
 8003630:	3b41      	subs	r3, #65	; 0x41
 8003632:	fa00 f203 	lsl.w	r2, r0, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800363e:	4b22      	ldr	r3, [pc, #136]	; (80036c8 <HAL_ADC_ConfigChannel+0x234>)
 8003640:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	; (80036cc <HAL_ADC_ConfigChannel+0x238>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d109      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1cc>
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b12      	cmp	r3, #18
 8003652:	d105      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a19      	ldr	r2, [pc, #100]	; (80036cc <HAL_ADC_ConfigChannel+0x238>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d123      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x21e>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2b10      	cmp	r3, #16
 8003670:	d003      	beq.n	800367a <HAL_ADC_ConfigChannel+0x1e6>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2b11      	cmp	r3, #17
 8003678:	d11b      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b10      	cmp	r3, #16
 800368c:	d111      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800368e:	4b10      	ldr	r3, [pc, #64]	; (80036d0 <HAL_ADC_ConfigChannel+0x23c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a10      	ldr	r2, [pc, #64]	; (80036d4 <HAL_ADC_ConfigChannel+0x240>)
 8003694:	fba2 2303 	umull	r2, r3, r2, r3
 8003698:	0c9a      	lsrs	r2, r3, #18
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036a4:	e002      	b.n	80036ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	3b01      	subs	r3, #1
 80036aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f9      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	40012300 	.word	0x40012300
 80036cc:	40012000 	.word	0x40012000
 80036d0:	20000024 	.word	0x20000024
 80036d4:	431bde83 	.word	0x431bde83

080036d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036e0:	4b79      	ldr	r3, [pc, #484]	; (80038c8 <ADC_Init+0x1f0>)
 80036e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	431a      	orrs	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800370c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	021a      	lsls	r2, r3, #8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003730:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003752:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6899      	ldr	r1, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376a:	4a58      	ldr	r2, [pc, #352]	; (80038cc <ADC_Init+0x1f4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d022      	beq.n	80037b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800377e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6899      	ldr	r1, [r3, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6899      	ldr	r1, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	e00f      	b.n	80037d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0202 	bic.w	r2, r2, #2
 80037e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6899      	ldr	r1, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	7e1b      	ldrb	r3, [r3, #24]
 80037f0:	005a      	lsls	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01b      	beq.n	800383c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003812:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003822:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6859      	ldr	r1, [r3, #4]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	3b01      	subs	r3, #1
 8003830:	035a      	lsls	r2, r3, #13
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	e007      	b.n	800384c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800384a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800385a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	3b01      	subs	r3, #1
 8003868:	051a      	lsls	r2, r3, #20
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003880:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6899      	ldr	r1, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800388e:	025a      	lsls	r2, r3, #9
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6899      	ldr	r1, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	029a      	lsls	r2, r3, #10
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	609a      	str	r2, [r3, #8]
}
 80038bc:	bf00      	nop
 80038be:	3714      	adds	r7, #20
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	40012300 	.word	0x40012300
 80038cc:	0f000001 	.word	0x0f000001

080038d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e0:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038ec:	4013      	ands	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003902:	4a04      	ldr	r2, [pc, #16]	; (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	60d3      	str	r3, [r2, #12]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800391c:	4b04      	ldr	r3, [pc, #16]	; (8003930 <__NVIC_GetPriorityGrouping+0x18>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	f003 0307 	and.w	r3, r3, #7
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	2b00      	cmp	r3, #0
 8003944:	db0b      	blt.n	800395e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	4907      	ldr	r1, [pc, #28]	; (800396c <__NVIC_EnableIRQ+0x38>)
 800394e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2001      	movs	r0, #1
 8003956:	fa00 f202 	lsl.w	r2, r0, r2
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000e100 	.word	0xe000e100

08003970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	2b00      	cmp	r3, #0
 8003982:	db0a      	blt.n	800399a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	490c      	ldr	r1, [pc, #48]	; (80039bc <__NVIC_SetPriority+0x4c>)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	0112      	lsls	r2, r2, #4
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	440b      	add	r3, r1
 8003994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003998:	e00a      	b.n	80039b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4908      	ldr	r1, [pc, #32]	; (80039c0 <__NVIC_SetPriority+0x50>)
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	3b04      	subs	r3, #4
 80039a8:	0112      	lsls	r2, r2, #4
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	440b      	add	r3, r1
 80039ae:	761a      	strb	r2, [r3, #24]
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	e000e100 	.word	0xe000e100
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b089      	sub	sp, #36	; 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f1c3 0307 	rsb	r3, r3, #7
 80039de:	2b04      	cmp	r3, #4
 80039e0:	bf28      	it	cs
 80039e2:	2304      	movcs	r3, #4
 80039e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	3304      	adds	r3, #4
 80039ea:	2b06      	cmp	r3, #6
 80039ec:	d902      	bls.n	80039f4 <NVIC_EncodePriority+0x30>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3b03      	subs	r3, #3
 80039f2:	e000      	b.n	80039f6 <NVIC_EncodePriority+0x32>
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f8:	f04f 32ff 	mov.w	r2, #4294967295
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43da      	mvns	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	401a      	ands	r2, r3
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa01 f303 	lsl.w	r3, r1, r3
 8003a16:	43d9      	mvns	r1, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	4313      	orrs	r3, r2
         );
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3724      	adds	r7, #36	; 0x24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a3c:	d301      	bcc.n	8003a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00f      	b.n	8003a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a42:	4a0a      	ldr	r2, [pc, #40]	; (8003a6c <SysTick_Config+0x40>)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a4a:	210f      	movs	r1, #15
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f7ff ff8e 	bl	8003970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <SysTick_Config+0x40>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a5a:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <SysTick_Config+0x40>)
 8003a5c:	2207      	movs	r2, #7
 8003a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	e000e010 	.word	0xe000e010

08003a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff29 	bl	80038d0 <__NVIC_SetPriorityGrouping>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a98:	f7ff ff3e 	bl	8003918 <__NVIC_GetPriorityGrouping>
 8003a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff8e 	bl	80039c4 <NVIC_EncodePriority>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff ff5d 	bl	8003970 <__NVIC_SetPriority>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff31 	bl	8003934 <__NVIC_EnableIRQ>
}
 8003ad2:	bf00      	nop
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff ffa2 	bl	8003a2c <SysTick_Config>
 8003ae8:	4603      	mov	r3, r0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b00:	f7ff fc54 	bl	80033ac <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e099      	b.n	8003c44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 0201 	bic.w	r2, r2, #1
 8003b2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b30:	e00f      	b.n	8003b52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b32:	f7ff fc3b 	bl	80033ac <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b05      	cmp	r3, #5
 8003b3e:	d908      	bls.n	8003b52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2203      	movs	r2, #3
 8003b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e078      	b.n	8003c44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e8      	bne.n	8003b32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	4b38      	ldr	r3, [pc, #224]	; (8003c4c <HAL_DMA_Init+0x158>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d107      	bne.n	8003bbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f023 0307 	bic.w	r3, r3, #7
 8003bd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d117      	bne.n	8003c16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00e      	beq.n	8003c16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 fa7b 	bl	80040f4 <DMA_CheckFifoParam>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d008      	beq.n	8003c16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2240      	movs	r2, #64	; 0x40
 8003c08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c12:	2301      	movs	r3, #1
 8003c14:	e016      	b.n	8003c44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fa32 	bl	8004088 <DMA_CalcBaseAndBitshift>
 8003c24:	4603      	mov	r3, r0
 8003c26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2c:	223f      	movs	r2, #63	; 0x3f
 8003c2e:	409a      	lsls	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	f010803f 	.word	0xf010803f

08003c50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c5e:	f7ff fba5 	bl	80033ac <HAL_GetTick>
 8003c62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d008      	beq.n	8003c82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e052      	b.n	8003d28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0216 	bic.w	r2, r2, #22
 8003c90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ca0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d103      	bne.n	8003cb2 <HAL_DMA_Abort+0x62>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d007      	beq.n	8003cc2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0208 	bic.w	r2, r2, #8
 8003cc0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0201 	bic.w	r2, r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd2:	e013      	b.n	8003cfc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cd4:	f7ff fb6a 	bl	80033ac <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b05      	cmp	r3, #5
 8003ce0:	d90c      	bls.n	8003cfc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2203      	movs	r2, #3
 8003cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e015      	b.n	8003d28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1e4      	bne.n	8003cd4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0e:	223f      	movs	r2, #63	; 0x3f
 8003d10:	409a      	lsls	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d004      	beq.n	8003d4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2280      	movs	r2, #128	; 0x80
 8003d48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e00c      	b.n	8003d68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2205      	movs	r2, #5
 8003d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0201 	bic.w	r2, r2, #1
 8003d64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d80:	4b8e      	ldr	r3, [pc, #568]	; (8003fbc <HAL_DMA_IRQHandler+0x248>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a8e      	ldr	r2, [pc, #568]	; (8003fc0 <HAL_DMA_IRQHandler+0x24c>)
 8003d86:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8a:	0a9b      	lsrs	r3, r3, #10
 8003d8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9e:	2208      	movs	r2, #8
 8003da0:	409a      	lsls	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	4013      	ands	r3, r2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d01a      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d013      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0204 	bic.w	r2, r2, #4
 8003dc6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dcc:	2208      	movs	r2, #8
 8003dce:	409a      	lsls	r2, r3
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd8:	f043 0201 	orr.w	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de4:	2201      	movs	r2, #1
 8003de6:	409a      	lsls	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d012      	beq.n	8003e16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e02:	2201      	movs	r2, #1
 8003e04:	409a      	lsls	r2, r3
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0e:	f043 0202 	orr.w	r2, r3, #2
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1a:	2204      	movs	r2, #4
 8003e1c:	409a      	lsls	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	4013      	ands	r3, r2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d012      	beq.n	8003e4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00b      	beq.n	8003e4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e38:	2204      	movs	r2, #4
 8003e3a:	409a      	lsls	r2, r3
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e44:	f043 0204 	orr.w	r2, r3, #4
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e50:	2210      	movs	r2, #16
 8003e52:	409a      	lsls	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d043      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d03c      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e6e:	2210      	movs	r2, #16
 8003e70:	409a      	lsls	r2, r3
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d018      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d108      	bne.n	8003ea4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d024      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
 8003ea2:	e01f      	b.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d01b      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
 8003eb4:	e016      	b.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d107      	bne.n	8003ed4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0208 	bic.w	r2, r2, #8
 8003ed2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee8:	2220      	movs	r2, #32
 8003eea:	409a      	lsls	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 808f 	beq.w	8004014 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0310 	and.w	r3, r3, #16
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 8087 	beq.w	8004014 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	409a      	lsls	r2, r3
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b05      	cmp	r3, #5
 8003f1c:	d136      	bne.n	8003f8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0216 	bic.w	r2, r2, #22
 8003f2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d103      	bne.n	8003f4e <HAL_DMA_IRQHandler+0x1da>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d007      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0208 	bic.w	r2, r2, #8
 8003f5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f62:	223f      	movs	r2, #63	; 0x3f
 8003f64:	409a      	lsls	r2, r3
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d07e      	beq.n	8004080 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
        }
        return;
 8003f8a:	e079      	b.n	8004080 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d01d      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10d      	bne.n	8003fc4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d031      	beq.n	8004014 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	4798      	blx	r3
 8003fb8:	e02c      	b.n	8004014 <HAL_DMA_IRQHandler+0x2a0>
 8003fba:	bf00      	nop
 8003fbc:	20000024 	.word	0x20000024
 8003fc0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d023      	beq.n	8004014 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	4798      	blx	r3
 8003fd4:	e01e      	b.n	8004014 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10f      	bne.n	8004004 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0210 	bic.w	r2, r2, #16
 8003ff2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	2b00      	cmp	r3, #0
 800401a:	d032      	beq.n	8004082 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b00      	cmp	r3, #0
 8004026:	d022      	beq.n	800406e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2205      	movs	r2, #5
 800402c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0201 	bic.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	3301      	adds	r3, #1
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	429a      	cmp	r2, r3
 800404a:	d307      	bcc.n	800405c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f2      	bne.n	8004040 <HAL_DMA_IRQHandler+0x2cc>
 800405a:	e000      	b.n	800405e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800405c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	4798      	blx	r3
 800407e:	e000      	b.n	8004082 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004080:	bf00      	nop
    }
  }
}
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	3b10      	subs	r3, #16
 8004098:	4a14      	ldr	r2, [pc, #80]	; (80040ec <DMA_CalcBaseAndBitshift+0x64>)
 800409a:	fba2 2303 	umull	r2, r3, r2, r3
 800409e:	091b      	lsrs	r3, r3, #4
 80040a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040a2:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <DMA_CalcBaseAndBitshift+0x68>)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4413      	add	r3, r2
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	461a      	mov	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d909      	bls.n	80040ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040be:	f023 0303 	bic.w	r3, r3, #3
 80040c2:	1d1a      	adds	r2, r3, #4
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	659a      	str	r2, [r3, #88]	; 0x58
 80040c8:	e007      	b.n	80040da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040d2:	f023 0303 	bic.w	r3, r3, #3
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	aaaaaaab 	.word	0xaaaaaaab
 80040f0:	0800bea8 	.word	0x0800bea8

080040f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004104:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d11f      	bne.n	800414e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d856      	bhi.n	80041c2 <DMA_CheckFifoParam+0xce>
 8004114:	a201      	add	r2, pc, #4	; (adr r2, 800411c <DMA_CheckFifoParam+0x28>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	0800412d 	.word	0x0800412d
 8004120:	0800413f 	.word	0x0800413f
 8004124:	0800412d 	.word	0x0800412d
 8004128:	080041c3 	.word	0x080041c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d046      	beq.n	80041c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800413c:	e043      	b.n	80041c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004142:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004146:	d140      	bne.n	80041ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800414c:	e03d      	b.n	80041ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004156:	d121      	bne.n	800419c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	2b03      	cmp	r3, #3
 800415c:	d837      	bhi.n	80041ce <DMA_CheckFifoParam+0xda>
 800415e:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <DMA_CheckFifoParam+0x70>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004175 	.word	0x08004175
 8004168:	0800417b 	.word	0x0800417b
 800416c:	08004175 	.word	0x08004175
 8004170:	0800418d 	.word	0x0800418d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	73fb      	strb	r3, [r7, #15]
      break;
 8004178:	e030      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d025      	beq.n	80041d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800418a:	e022      	b.n	80041d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004190:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004194:	d11f      	bne.n	80041d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800419a:	e01c      	b.n	80041d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d903      	bls.n	80041aa <DMA_CheckFifoParam+0xb6>
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b03      	cmp	r3, #3
 80041a6:	d003      	beq.n	80041b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041a8:	e018      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
      break;
 80041ae:	e015      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00e      	beq.n	80041da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
      break;
 80041c0:	e00b      	b.n	80041da <DMA_CheckFifoParam+0xe6>
      break;
 80041c2:	bf00      	nop
 80041c4:	e00a      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041c6:	bf00      	nop
 80041c8:	e008      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041ca:	bf00      	nop
 80041cc:	e006      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041ce:	bf00      	nop
 80041d0:	e004      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041d2:	bf00      	nop
 80041d4:	e002      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;   
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <DMA_CheckFifoParam+0xe8>
      break;
 80041da:	bf00      	nop
    }
  } 
  
  return status; 
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop

080041ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b089      	sub	sp, #36	; 0x24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041fe:	2300      	movs	r3, #0
 8004200:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	e16b      	b.n	80044e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004208:	2201      	movs	r2, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	429a      	cmp	r2, r3
 8004222:	f040 815a 	bne.w	80044da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d005      	beq.n	800423e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800423a:	2b02      	cmp	r3, #2
 800423c:	d130      	bne.n	80042a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	2203      	movs	r2, #3
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4013      	ands	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004274:	2201      	movs	r2, #1
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f003 0201 	and.w	r2, r3, #1
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 0303 	and.w	r3, r3, #3
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d017      	beq.n	80042dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	2203      	movs	r2, #3
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d123      	bne.n	8004330 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	08da      	lsrs	r2, r3, #3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3208      	adds	r2, #8
 80042f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	220f      	movs	r2, #15
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	43db      	mvns	r3, r3
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	4013      	ands	r3, r2
 800430a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	4313      	orrs	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	08da      	lsrs	r2, r3, #3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3208      	adds	r2, #8
 800432a:	69b9      	ldr	r1, [r7, #24]
 800432c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	2203      	movs	r2, #3
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 0203 	and.w	r2, r3, #3
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	4313      	orrs	r3, r2
 800435c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80b4 	beq.w	80044da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	4b60      	ldr	r3, [pc, #384]	; (80044f8 <HAL_GPIO_Init+0x30c>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	4a5f      	ldr	r2, [pc, #380]	; (80044f8 <HAL_GPIO_Init+0x30c>)
 800437c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004380:	6453      	str	r3, [r2, #68]	; 0x44
 8004382:	4b5d      	ldr	r3, [pc, #372]	; (80044f8 <HAL_GPIO_Init+0x30c>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800438e:	4a5b      	ldr	r2, [pc, #364]	; (80044fc <HAL_GPIO_Init+0x310>)
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	089b      	lsrs	r3, r3, #2
 8004394:	3302      	adds	r3, #2
 8004396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	220f      	movs	r2, #15
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a52      	ldr	r2, [pc, #328]	; (8004500 <HAL_GPIO_Init+0x314>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d02b      	beq.n	8004412 <HAL_GPIO_Init+0x226>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a51      	ldr	r2, [pc, #324]	; (8004504 <HAL_GPIO_Init+0x318>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d025      	beq.n	800440e <HAL_GPIO_Init+0x222>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a50      	ldr	r2, [pc, #320]	; (8004508 <HAL_GPIO_Init+0x31c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d01f      	beq.n	800440a <HAL_GPIO_Init+0x21e>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a4f      	ldr	r2, [pc, #316]	; (800450c <HAL_GPIO_Init+0x320>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d019      	beq.n	8004406 <HAL_GPIO_Init+0x21a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a4e      	ldr	r2, [pc, #312]	; (8004510 <HAL_GPIO_Init+0x324>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d013      	beq.n	8004402 <HAL_GPIO_Init+0x216>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a4d      	ldr	r2, [pc, #308]	; (8004514 <HAL_GPIO_Init+0x328>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00d      	beq.n	80043fe <HAL_GPIO_Init+0x212>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a4c      	ldr	r2, [pc, #304]	; (8004518 <HAL_GPIO_Init+0x32c>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d007      	beq.n	80043fa <HAL_GPIO_Init+0x20e>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a4b      	ldr	r2, [pc, #300]	; (800451c <HAL_GPIO_Init+0x330>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d101      	bne.n	80043f6 <HAL_GPIO_Init+0x20a>
 80043f2:	2307      	movs	r3, #7
 80043f4:	e00e      	b.n	8004414 <HAL_GPIO_Init+0x228>
 80043f6:	2308      	movs	r3, #8
 80043f8:	e00c      	b.n	8004414 <HAL_GPIO_Init+0x228>
 80043fa:	2306      	movs	r3, #6
 80043fc:	e00a      	b.n	8004414 <HAL_GPIO_Init+0x228>
 80043fe:	2305      	movs	r3, #5
 8004400:	e008      	b.n	8004414 <HAL_GPIO_Init+0x228>
 8004402:	2304      	movs	r3, #4
 8004404:	e006      	b.n	8004414 <HAL_GPIO_Init+0x228>
 8004406:	2303      	movs	r3, #3
 8004408:	e004      	b.n	8004414 <HAL_GPIO_Init+0x228>
 800440a:	2302      	movs	r3, #2
 800440c:	e002      	b.n	8004414 <HAL_GPIO_Init+0x228>
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <HAL_GPIO_Init+0x228>
 8004412:	2300      	movs	r3, #0
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	f002 0203 	and.w	r2, r2, #3
 800441a:	0092      	lsls	r2, r2, #2
 800441c:	4093      	lsls	r3, r2
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4313      	orrs	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004424:	4935      	ldr	r1, [pc, #212]	; (80044fc <HAL_GPIO_Init+0x310>)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	089b      	lsrs	r3, r3, #2
 800442a:	3302      	adds	r3, #2
 800442c:	69ba      	ldr	r2, [r7, #24]
 800442e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004432:	4b3b      	ldr	r3, [pc, #236]	; (8004520 <HAL_GPIO_Init+0x334>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	43db      	mvns	r3, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4013      	ands	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	4313      	orrs	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004456:	4a32      	ldr	r2, [pc, #200]	; (8004520 <HAL_GPIO_Init+0x334>)
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800445c:	4b30      	ldr	r3, [pc, #192]	; (8004520 <HAL_GPIO_Init+0x334>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	43db      	mvns	r3, r3
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	4013      	ands	r3, r2
 800446a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	4313      	orrs	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004480:	4a27      	ldr	r2, [pc, #156]	; (8004520 <HAL_GPIO_Init+0x334>)
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004486:	4b26      	ldr	r3, [pc, #152]	; (8004520 <HAL_GPIO_Init+0x334>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	43db      	mvns	r3, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4013      	ands	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044aa:	4a1d      	ldr	r2, [pc, #116]	; (8004520 <HAL_GPIO_Init+0x334>)
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044b0:	4b1b      	ldr	r3, [pc, #108]	; (8004520 <HAL_GPIO_Init+0x334>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	43db      	mvns	r3, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4013      	ands	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044d4:	4a12      	ldr	r2, [pc, #72]	; (8004520 <HAL_GPIO_Init+0x334>)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	3301      	adds	r3, #1
 80044de:	61fb      	str	r3, [r7, #28]
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	2b0f      	cmp	r3, #15
 80044e4:	f67f ae90 	bls.w	8004208 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044e8:	bf00      	nop
 80044ea:	bf00      	nop
 80044ec:	3724      	adds	r7, #36	; 0x24
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	40023800 	.word	0x40023800
 80044fc:	40013800 	.word	0x40013800
 8004500:	40020000 	.word	0x40020000
 8004504:	40020400 	.word	0x40020400
 8004508:	40020800 	.word	0x40020800
 800450c:	40020c00 	.word	0x40020c00
 8004510:	40021000 	.word	0x40021000
 8004514:	40021400 	.word	0x40021400
 8004518:	40021800 	.word	0x40021800
 800451c:	40021c00 	.word	0x40021c00
 8004520:	40013c00 	.word	0x40013c00

08004524 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	807b      	strh	r3, [r7, #2]
 8004530:	4613      	mov	r3, r2
 8004532:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004534:	787b      	ldrb	r3, [r7, #1]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800453a:	887a      	ldrh	r2, [r7, #2]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004540:	e003      	b.n	800454a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004542:	887b      	ldrh	r3, [r7, #2]
 8004544:	041a      	lsls	r2, r3, #16
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	619a      	str	r2, [r3, #24]
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e12b      	b.n	80047c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d106      	bne.n	8004584 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f7fc fbe2 	bl	8000d48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2224      	movs	r2, #36	; 0x24
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0201 	bic.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045bc:	f000 fd80 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 80045c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	4a81      	ldr	r2, [pc, #516]	; (80047cc <HAL_I2C_Init+0x274>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d807      	bhi.n	80045dc <HAL_I2C_Init+0x84>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4a80      	ldr	r2, [pc, #512]	; (80047d0 <HAL_I2C_Init+0x278>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	bf94      	ite	ls
 80045d4:	2301      	movls	r3, #1
 80045d6:	2300      	movhi	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e006      	b.n	80045ea <HAL_I2C_Init+0x92>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4a7d      	ldr	r2, [pc, #500]	; (80047d4 <HAL_I2C_Init+0x27c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	bf94      	ite	ls
 80045e4:	2301      	movls	r3, #1
 80045e6:	2300      	movhi	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e0e7      	b.n	80047c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4a78      	ldr	r2, [pc, #480]	; (80047d8 <HAL_I2C_Init+0x280>)
 80045f6:	fba2 2303 	umull	r2, r3, r2, r3
 80045fa:	0c9b      	lsrs	r3, r3, #18
 80045fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	4a6a      	ldr	r2, [pc, #424]	; (80047cc <HAL_I2C_Init+0x274>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d802      	bhi.n	800462c <HAL_I2C_Init+0xd4>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	3301      	adds	r3, #1
 800462a:	e009      	b.n	8004640 <HAL_I2C_Init+0xe8>
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	4a69      	ldr	r2, [pc, #420]	; (80047dc <HAL_I2C_Init+0x284>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	099b      	lsrs	r3, r3, #6
 800463e:	3301      	adds	r3, #1
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6812      	ldr	r2, [r2, #0]
 8004644:	430b      	orrs	r3, r1
 8004646:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004652:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	495c      	ldr	r1, [pc, #368]	; (80047cc <HAL_I2C_Init+0x274>)
 800465c:	428b      	cmp	r3, r1
 800465e:	d819      	bhi.n	8004694 <HAL_I2C_Init+0x13c>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	1e59      	subs	r1, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	fbb1 f3f3 	udiv	r3, r1, r3
 800466e:	1c59      	adds	r1, r3, #1
 8004670:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004674:	400b      	ands	r3, r1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <HAL_I2C_Init+0x138>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1e59      	subs	r1, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	fbb1 f3f3 	udiv	r3, r1, r3
 8004688:	3301      	adds	r3, #1
 800468a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800468e:	e051      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004690:	2304      	movs	r3, #4
 8004692:	e04f      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d111      	bne.n	80046c0 <HAL_I2C_Init+0x168>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	1e58      	subs	r0, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	440b      	add	r3, r1
 80046aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ae:	3301      	adds	r3, #1
 80046b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	bf0c      	ite	eq
 80046b8:	2301      	moveq	r3, #1
 80046ba:	2300      	movne	r3, #0
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	e012      	b.n	80046e6 <HAL_I2C_Init+0x18e>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	1e58      	subs	r0, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6859      	ldr	r1, [r3, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	0099      	lsls	r1, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046d6:	3301      	adds	r3, #1
 80046d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf0c      	ite	eq
 80046e0:	2301      	moveq	r3, #1
 80046e2:	2300      	movne	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <HAL_I2C_Init+0x196>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e022      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10e      	bne.n	8004714 <HAL_I2C_Init+0x1bc>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	1e58      	subs	r0, r3, #1
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6859      	ldr	r1, [r3, #4]
 80046fe:	460b      	mov	r3, r1
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	440b      	add	r3, r1
 8004704:	fbb0 f3f3 	udiv	r3, r0, r3
 8004708:	3301      	adds	r3, #1
 800470a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800470e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004712:	e00f      	b.n	8004734 <HAL_I2C_Init+0x1dc>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	1e58      	subs	r0, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6859      	ldr	r1, [r3, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	0099      	lsls	r1, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	fbb0 f3f3 	udiv	r3, r0, r3
 800472a:	3301      	adds	r3, #1
 800472c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004730:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	6809      	ldr	r1, [r1, #0]
 8004738:	4313      	orrs	r3, r2
 800473a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69da      	ldr	r2, [r3, #28]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004762:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6911      	ldr	r1, [r2, #16]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	68d2      	ldr	r2, [r2, #12]
 800476e:	4311      	orrs	r1, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	430b      	orrs	r3, r1
 8004776:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	695a      	ldr	r2, [r3, #20]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	431a      	orrs	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	000186a0 	.word	0x000186a0
 80047d0:	001e847f 	.word	0x001e847f
 80047d4:	003d08ff 	.word	0x003d08ff
 80047d8:	431bde83 	.word	0x431bde83
 80047dc:	10624dd3 	.word	0x10624dd3

080047e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e267      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d075      	beq.n	80048ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047fe:	4b88      	ldr	r3, [pc, #544]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 030c 	and.w	r3, r3, #12
 8004806:	2b04      	cmp	r3, #4
 8004808:	d00c      	beq.n	8004824 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800480a:	4b85      	ldr	r3, [pc, #532]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004812:	2b08      	cmp	r3, #8
 8004814:	d112      	bne.n	800483c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004816:	4b82      	ldr	r3, [pc, #520]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800481e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004822:	d10b      	bne.n	800483c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004824:	4b7e      	ldr	r3, [pc, #504]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d05b      	beq.n	80048e8 <HAL_RCC_OscConfig+0x108>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d157      	bne.n	80048e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e242      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004844:	d106      	bne.n	8004854 <HAL_RCC_OscConfig+0x74>
 8004846:	4b76      	ldr	r3, [pc, #472]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a75      	ldr	r2, [pc, #468]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800484c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	e01d      	b.n	8004890 <HAL_RCC_OscConfig+0xb0>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800485c:	d10c      	bne.n	8004878 <HAL_RCC_OscConfig+0x98>
 800485e:	4b70      	ldr	r3, [pc, #448]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a6f      	ldr	r2, [pc, #444]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004868:	6013      	str	r3, [r2, #0]
 800486a:	4b6d      	ldr	r3, [pc, #436]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a6c      	ldr	r2, [pc, #432]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004870:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	e00b      	b.n	8004890 <HAL_RCC_OscConfig+0xb0>
 8004878:	4b69      	ldr	r3, [pc, #420]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a68      	ldr	r2, [pc, #416]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800487e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004882:	6013      	str	r3, [r2, #0]
 8004884:	4b66      	ldr	r3, [pc, #408]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a65      	ldr	r2, [pc, #404]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800488a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800488e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d013      	beq.n	80048c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004898:	f7fe fd88 	bl	80033ac <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048a0:	f7fe fd84 	bl	80033ac <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b64      	cmp	r3, #100	; 0x64
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e207      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b2:	4b5b      	ldr	r3, [pc, #364]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0f0      	beq.n	80048a0 <HAL_RCC_OscConfig+0xc0>
 80048be:	e014      	b.n	80048ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7fe fd74 	bl	80033ac <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048c8:	f7fe fd70 	bl	80033ac <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	; 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e1f3      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048da:	4b51      	ldr	r3, [pc, #324]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0xe8>
 80048e6:	e000      	b.n	80048ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d063      	beq.n	80049be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048f6:	4b4a      	ldr	r3, [pc, #296]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 030c 	and.w	r3, r3, #12
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00b      	beq.n	800491a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004902:	4b47      	ldr	r3, [pc, #284]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800490a:	2b08      	cmp	r3, #8
 800490c:	d11c      	bne.n	8004948 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800490e:	4b44      	ldr	r3, [pc, #272]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d116      	bne.n	8004948 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800491a:	4b41      	ldr	r3, [pc, #260]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d005      	beq.n	8004932 <HAL_RCC_OscConfig+0x152>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d001      	beq.n	8004932 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e1c7      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004932:	4b3b      	ldr	r3, [pc, #236]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4937      	ldr	r1, [pc, #220]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004942:	4313      	orrs	r3, r2
 8004944:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004946:	e03a      	b.n	80049be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d020      	beq.n	8004992 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004950:	4b34      	ldr	r3, [pc, #208]	; (8004a24 <HAL_RCC_OscConfig+0x244>)
 8004952:	2201      	movs	r2, #1
 8004954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004956:	f7fe fd29 	bl	80033ac <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800495c:	e008      	b.n	8004970 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800495e:	f7fe fd25 	bl	80033ac <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e1a8      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004970:	4b2b      	ldr	r3, [pc, #172]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0f0      	beq.n	800495e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	00db      	lsls	r3, r3, #3
 800498a:	4925      	ldr	r1, [pc, #148]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 800498c:	4313      	orrs	r3, r2
 800498e:	600b      	str	r3, [r1, #0]
 8004990:	e015      	b.n	80049be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004992:	4b24      	ldr	r3, [pc, #144]	; (8004a24 <HAL_RCC_OscConfig+0x244>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004998:	f7fe fd08 	bl	80033ac <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049a0:	f7fe fd04 	bl	80033ac <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e187      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	4b1b      	ldr	r3, [pc, #108]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1f0      	bne.n	80049a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d036      	beq.n	8004a38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d016      	beq.n	8004a00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049d2:	4b15      	ldr	r3, [pc, #84]	; (8004a28 <HAL_RCC_OscConfig+0x248>)
 80049d4:	2201      	movs	r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d8:	f7fe fce8 	bl	80033ac <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049e0:	f7fe fce4 	bl	80033ac <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e167      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049f2:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <HAL_RCC_OscConfig+0x240>)
 80049f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f0      	beq.n	80049e0 <HAL_RCC_OscConfig+0x200>
 80049fe:	e01b      	b.n	8004a38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a00:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <HAL_RCC_OscConfig+0x248>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a06:	f7fe fcd1 	bl	80033ac <HAL_GetTick>
 8004a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a0c:	e00e      	b.n	8004a2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a0e:	f7fe fccd 	bl	80033ac <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d907      	bls.n	8004a2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e150      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
 8004a20:	40023800 	.word	0x40023800
 8004a24:	42470000 	.word	0x42470000
 8004a28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a2c:	4b88      	ldr	r3, [pc, #544]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004a2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1ea      	bne.n	8004a0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8097 	beq.w	8004b74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a46:	2300      	movs	r3, #0
 8004a48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a4a:	4b81      	ldr	r3, [pc, #516]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10f      	bne.n	8004a76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a56:	2300      	movs	r3, #0
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	4b7d      	ldr	r3, [pc, #500]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	4a7c      	ldr	r2, [pc, #496]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a64:	6413      	str	r3, [r2, #64]	; 0x40
 8004a66:	4b7a      	ldr	r3, [pc, #488]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a72:	2301      	movs	r3, #1
 8004a74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a76:	4b77      	ldr	r3, [pc, #476]	; (8004c54 <HAL_RCC_OscConfig+0x474>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d118      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a82:	4b74      	ldr	r3, [pc, #464]	; (8004c54 <HAL_RCC_OscConfig+0x474>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a73      	ldr	r2, [pc, #460]	; (8004c54 <HAL_RCC_OscConfig+0x474>)
 8004a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a8e:	f7fe fc8d 	bl	80033ac <HAL_GetTick>
 8004a92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a96:	f7fe fc89 	bl	80033ac <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e10c      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa8:	4b6a      	ldr	r3, [pc, #424]	; (8004c54 <HAL_RCC_OscConfig+0x474>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0f0      	beq.n	8004a96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d106      	bne.n	8004aca <HAL_RCC_OscConfig+0x2ea>
 8004abc:	4b64      	ldr	r3, [pc, #400]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac0:	4a63      	ldr	r2, [pc, #396]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004ac2:	f043 0301 	orr.w	r3, r3, #1
 8004ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ac8:	e01c      	b.n	8004b04 <HAL_RCC_OscConfig+0x324>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b05      	cmp	r3, #5
 8004ad0:	d10c      	bne.n	8004aec <HAL_RCC_OscConfig+0x30c>
 8004ad2:	4b5f      	ldr	r3, [pc, #380]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	4a5e      	ldr	r2, [pc, #376]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004ad8:	f043 0304 	orr.w	r3, r3, #4
 8004adc:	6713      	str	r3, [r2, #112]	; 0x70
 8004ade:	4b5c      	ldr	r3, [pc, #368]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	4a5b      	ldr	r2, [pc, #364]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004ae4:	f043 0301 	orr.w	r3, r3, #1
 8004ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aea:	e00b      	b.n	8004b04 <HAL_RCC_OscConfig+0x324>
 8004aec:	4b58      	ldr	r3, [pc, #352]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af0:	4a57      	ldr	r2, [pc, #348]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004af2:	f023 0301 	bic.w	r3, r3, #1
 8004af6:	6713      	str	r3, [r2, #112]	; 0x70
 8004af8:	4b55      	ldr	r3, [pc, #340]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afc:	4a54      	ldr	r2, [pc, #336]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004afe:	f023 0304 	bic.w	r3, r3, #4
 8004b02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d015      	beq.n	8004b38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0c:	f7fe fc4e 	bl	80033ac <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b12:	e00a      	b.n	8004b2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b14:	f7fe fc4a 	bl	80033ac <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e0cb      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b2a:	4b49      	ldr	r3, [pc, #292]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0ee      	beq.n	8004b14 <HAL_RCC_OscConfig+0x334>
 8004b36:	e014      	b.n	8004b62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b38:	f7fe fc38 	bl	80033ac <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b3e:	e00a      	b.n	8004b56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b40:	f7fe fc34 	bl	80033ac <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e0b5      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b56:	4b3e      	ldr	r3, [pc, #248]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1ee      	bne.n	8004b40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b62:	7dfb      	ldrb	r3, [r7, #23]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d105      	bne.n	8004b74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b68:	4b39      	ldr	r3, [pc, #228]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6c:	4a38      	ldr	r2, [pc, #224]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004b6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80a1 	beq.w	8004cc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b7e:	4b34      	ldr	r3, [pc, #208]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
 8004b86:	2b08      	cmp	r3, #8
 8004b88:	d05c      	beq.n	8004c44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d141      	bne.n	8004c16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b92:	4b31      	ldr	r3, [pc, #196]	; (8004c58 <HAL_RCC_OscConfig+0x478>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b98:	f7fe fc08 	bl	80033ac <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ba0:	f7fe fc04 	bl	80033ac <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e087      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bb2:	4b27      	ldr	r3, [pc, #156]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1f0      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69da      	ldr	r2, [r3, #28]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	019b      	lsls	r3, r3, #6
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd4:	085b      	lsrs	r3, r3, #1
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	041b      	lsls	r3, r3, #16
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be0:	061b      	lsls	r3, r3, #24
 8004be2:	491b      	ldr	r1, [pc, #108]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004be8:	4b1b      	ldr	r3, [pc, #108]	; (8004c58 <HAL_RCC_OscConfig+0x478>)
 8004bea:	2201      	movs	r2, #1
 8004bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bee:	f7fe fbdd 	bl	80033ac <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bf6:	f7fe fbd9 	bl	80033ac <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e05c      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c08:	4b11      	ldr	r3, [pc, #68]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0f0      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x416>
 8004c14:	e054      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c16:	4b10      	ldr	r3, [pc, #64]	; (8004c58 <HAL_RCC_OscConfig+0x478>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c1c:	f7fe fbc6 	bl	80033ac <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c24:	f7fe fbc2 	bl	80033ac <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e045      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c36:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <HAL_RCC_OscConfig+0x470>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f0      	bne.n	8004c24 <HAL_RCC_OscConfig+0x444>
 8004c42:	e03d      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d107      	bne.n	8004c5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e038      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
 8004c50:	40023800 	.word	0x40023800
 8004c54:	40007000 	.word	0x40007000
 8004c58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c5c:	4b1b      	ldr	r3, [pc, #108]	; (8004ccc <HAL_RCC_OscConfig+0x4ec>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d028      	beq.n	8004cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d121      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d11a      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d111      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d107      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d001      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3718      	adds	r7, #24
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	40023800 	.word	0x40023800

08004cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0cc      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b68      	ldr	r3, [pc, #416]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d90c      	bls.n	8004d0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b65      	ldr	r3, [pc, #404]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cfa:	4b63      	ldr	r3, [pc, #396]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d001      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e0b8      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d020      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0304 	and.w	r3, r3, #4
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d005      	beq.n	8004d30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d24:	4b59      	ldr	r3, [pc, #356]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	4a58      	ldr	r2, [pc, #352]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d005      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d3c:	4b53      	ldr	r3, [pc, #332]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	4a52      	ldr	r2, [pc, #328]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d48:	4b50      	ldr	r3, [pc, #320]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	494d      	ldr	r1, [pc, #308]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d044      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d6e:	4b47      	ldr	r3, [pc, #284]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d119      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e07f      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d003      	beq.n	8004d8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d107      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d8e:	4b3f      	ldr	r3, [pc, #252]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e06f      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9e:	4b3b      	ldr	r3, [pc, #236]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e067      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dae:	4b37      	ldr	r3, [pc, #220]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f023 0203 	bic.w	r2, r3, #3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	4934      	ldr	r1, [pc, #208]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc0:	f7fe faf4 	bl	80033ac <HAL_GetTick>
 8004dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc6:	e00a      	b.n	8004dde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc8:	f7fe faf0 	bl	80033ac <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e04f      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dde:	4b2b      	ldr	r3, [pc, #172]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f003 020c 	and.w	r2, r3, #12
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d1eb      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df0:	4b25      	ldr	r3, [pc, #148]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d20c      	bcs.n	8004e18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dfe:	4b22      	ldr	r3, [pc, #136]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004e00:	683a      	ldr	r2, [r7, #0]
 8004e02:	b2d2      	uxtb	r2, r2
 8004e04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e06:	4b20      	ldr	r3, [pc, #128]	; (8004e88 <HAL_RCC_ClockConfig+0x1b8>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d001      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e032      	b.n	8004e7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d008      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e24:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	4916      	ldr	r1, [pc, #88]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0308 	and.w	r3, r3, #8
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e42:	4b12      	ldr	r3, [pc, #72]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	490e      	ldr	r1, [pc, #56]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e56:	f000 f821 	bl	8004e9c <HAL_RCC_GetSysClockFreq>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	f003 030f 	and.w	r3, r3, #15
 8004e66:	490a      	ldr	r1, [pc, #40]	; (8004e90 <HAL_RCC_ClockConfig+0x1c0>)
 8004e68:	5ccb      	ldrb	r3, [r1, r3]
 8004e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e6e:	4a09      	ldr	r2, [pc, #36]	; (8004e94 <HAL_RCC_ClockConfig+0x1c4>)
 8004e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <HAL_RCC_ClockConfig+0x1c8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe fa54 	bl	8003324 <HAL_InitTick>

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	40023c00 	.word	0x40023c00
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	0800be90 	.word	0x0800be90
 8004e94:	20000024 	.word	0x20000024
 8004e98:	20000028 	.word	0x20000028

08004e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ea0:	b094      	sub	sp, #80	; 0x50
 8004ea2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eac:	2300      	movs	r3, #0
 8004eae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eb4:	4b79      	ldr	r3, [pc, #484]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 030c 	and.w	r3, r3, #12
 8004ebc:	2b08      	cmp	r3, #8
 8004ebe:	d00d      	beq.n	8004edc <HAL_RCC_GetSysClockFreq+0x40>
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	f200 80e1 	bhi.w	8005088 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d002      	beq.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x34>
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d003      	beq.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004ece:	e0db      	b.n	8005088 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ed0:	4b73      	ldr	r3, [pc, #460]	; (80050a0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ed2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004ed4:	e0db      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ed6:	4b73      	ldr	r3, [pc, #460]	; (80050a4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ed8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004eda:	e0d8      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004edc:	4b6f      	ldr	r3, [pc, #444]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ee4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ee6:	4b6d      	ldr	r3, [pc, #436]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d063      	beq.n	8004fba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ef2:	4b6a      	ldr	r3, [pc, #424]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	099b      	lsrs	r3, r3, #6
 8004ef8:	2200      	movs	r2, #0
 8004efa:	63bb      	str	r3, [r7, #56]	; 0x38
 8004efc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f04:	633b      	str	r3, [r7, #48]	; 0x30
 8004f06:	2300      	movs	r3, #0
 8004f08:	637b      	str	r3, [r7, #52]	; 0x34
 8004f0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f0e:	4622      	mov	r2, r4
 8004f10:	462b      	mov	r3, r5
 8004f12:	f04f 0000 	mov.w	r0, #0
 8004f16:	f04f 0100 	mov.w	r1, #0
 8004f1a:	0159      	lsls	r1, r3, #5
 8004f1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f20:	0150      	lsls	r0, r2, #5
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4621      	mov	r1, r4
 8004f28:	1a51      	subs	r1, r2, r1
 8004f2a:	6139      	str	r1, [r7, #16]
 8004f2c:	4629      	mov	r1, r5
 8004f2e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f40:	4659      	mov	r1, fp
 8004f42:	018b      	lsls	r3, r1, #6
 8004f44:	4651      	mov	r1, sl
 8004f46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f4a:	4651      	mov	r1, sl
 8004f4c:	018a      	lsls	r2, r1, #6
 8004f4e:	4651      	mov	r1, sl
 8004f50:	ebb2 0801 	subs.w	r8, r2, r1
 8004f54:	4659      	mov	r1, fp
 8004f56:	eb63 0901 	sbc.w	r9, r3, r1
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f6e:	4690      	mov	r8, r2
 8004f70:	4699      	mov	r9, r3
 8004f72:	4623      	mov	r3, r4
 8004f74:	eb18 0303 	adds.w	r3, r8, r3
 8004f78:	60bb      	str	r3, [r7, #8]
 8004f7a:	462b      	mov	r3, r5
 8004f7c:	eb49 0303 	adc.w	r3, r9, r3
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 0300 	mov.w	r3, #0
 8004f8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f8e:	4629      	mov	r1, r5
 8004f90:	024b      	lsls	r3, r1, #9
 8004f92:	4621      	mov	r1, r4
 8004f94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f98:	4621      	mov	r1, r4
 8004f9a:	024a      	lsls	r2, r1, #9
 8004f9c:	4610      	mov	r0, r2
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fac:	f7fb f960 	bl	8000270 <__aeabi_uldivmod>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fb8:	e058      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fba:	4b38      	ldr	r3, [pc, #224]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	099b      	lsrs	r3, r3, #6
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	4611      	mov	r1, r2
 8004fc6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fca:	623b      	str	r3, [r7, #32]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	464b      	mov	r3, r9
 8004fd8:	f04f 0000 	mov.w	r0, #0
 8004fdc:	f04f 0100 	mov.w	r1, #0
 8004fe0:	0159      	lsls	r1, r3, #5
 8004fe2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fe6:	0150      	lsls	r0, r2, #5
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4641      	mov	r1, r8
 8004fee:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005004:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005008:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800500c:	ebb2 040a 	subs.w	r4, r2, sl
 8005010:	eb63 050b 	sbc.w	r5, r3, fp
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	00eb      	lsls	r3, r5, #3
 800501e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005022:	00e2      	lsls	r2, r4, #3
 8005024:	4614      	mov	r4, r2
 8005026:	461d      	mov	r5, r3
 8005028:	4643      	mov	r3, r8
 800502a:	18e3      	adds	r3, r4, r3
 800502c:	603b      	str	r3, [r7, #0]
 800502e:	464b      	mov	r3, r9
 8005030:	eb45 0303 	adc.w	r3, r5, r3
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	f04f 0200 	mov.w	r2, #0
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005042:	4629      	mov	r1, r5
 8005044:	028b      	lsls	r3, r1, #10
 8005046:	4621      	mov	r1, r4
 8005048:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800504c:	4621      	mov	r1, r4
 800504e:	028a      	lsls	r2, r1, #10
 8005050:	4610      	mov	r0, r2
 8005052:	4619      	mov	r1, r3
 8005054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005056:	2200      	movs	r2, #0
 8005058:	61bb      	str	r3, [r7, #24]
 800505a:	61fa      	str	r2, [r7, #28]
 800505c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005060:	f7fb f906 	bl	8000270 <__aeabi_uldivmod>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	4613      	mov	r3, r2
 800506a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800506c:	4b0b      	ldr	r3, [pc, #44]	; (800509c <HAL_RCC_GetSysClockFreq+0x200>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	0c1b      	lsrs	r3, r3, #16
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	3301      	adds	r3, #1
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800507c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800507e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005080:	fbb2 f3f3 	udiv	r3, r2, r3
 8005084:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005086:	e002      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800508a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800508c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800508e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005090:	4618      	mov	r0, r3
 8005092:	3750      	adds	r7, #80	; 0x50
 8005094:	46bd      	mov	sp, r7
 8005096:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800509a:	bf00      	nop
 800509c:	40023800 	.word	0x40023800
 80050a0:	00f42400 	.word	0x00f42400
 80050a4:	007a1200 	.word	0x007a1200

080050a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050ac:	4b03      	ldr	r3, [pc, #12]	; (80050bc <HAL_RCC_GetHCLKFreq+0x14>)
 80050ae:	681b      	ldr	r3, [r3, #0]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000024 	.word	0x20000024

080050c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050c4:	f7ff fff0 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	0a9b      	lsrs	r3, r3, #10
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4903      	ldr	r1, [pc, #12]	; (80050e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050dc:	4618      	mov	r0, r3
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40023800 	.word	0x40023800
 80050e4:	0800bea0 	.word	0x0800bea0

080050e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050ec:	f7ff ffdc 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	; (8005108 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	0b5b      	lsrs	r3, r3, #13
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4903      	ldr	r1, [pc, #12]	; (800510c <HAL_RCC_GetPCLK2Freq+0x24>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40023800 	.word	0x40023800
 800510c:	0800bea0 	.word	0x0800bea0

08005110 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e07b      	b.n	800521a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	2b00      	cmp	r3, #0
 8005128:	d108      	bne.n	800513c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005132:	d009      	beq.n	8005148 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	61da      	str	r2, [r3, #28]
 800513a:	e005      	b.n	8005148 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d106      	bne.n	8005168 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7fd fc58 	bl	8002a18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2202      	movs	r2, #2
 800516c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800517e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005190:	431a      	orrs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051b8:	431a      	orrs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051c2:	431a      	orrs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051cc:	ea42 0103 	orr.w	r1, r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	0c1b      	lsrs	r3, r3, #16
 80051e6:	f003 0104 	and.w	r1, r3, #4
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ee:	f003 0210 	and.w	r2, r3, #16
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69da      	ldr	r2, [r3, #28]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005208:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b088      	sub	sp, #32
 8005226:	af00      	add	r7, sp, #0
 8005228:	60f8      	str	r0, [r7, #12]
 800522a:	60b9      	str	r1, [r7, #8]
 800522c:	603b      	str	r3, [r7, #0]
 800522e:	4613      	mov	r3, r2
 8005230:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_SPI_Transmit+0x22>
 8005240:	2302      	movs	r3, #2
 8005242:	e126      	b.n	8005492 <HAL_SPI_Transmit+0x270>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800524c:	f7fe f8ae 	bl	80033ac <HAL_GetTick>
 8005250:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005252:	88fb      	ldrh	r3, [r7, #6]
 8005254:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b01      	cmp	r3, #1
 8005260:	d002      	beq.n	8005268 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005262:	2302      	movs	r3, #2
 8005264:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005266:	e10b      	b.n	8005480 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <HAL_SPI_Transmit+0x52>
 800526e:	88fb      	ldrh	r3, [r7, #6]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d102      	bne.n	800527a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005278:	e102      	b.n	8005480 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2203      	movs	r2, #3
 800527e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	88fa      	ldrh	r2, [r7, #6]
 8005292:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	88fa      	ldrh	r2, [r7, #6]
 8005298:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052c0:	d10f      	bne.n	80052e2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ec:	2b40      	cmp	r3, #64	; 0x40
 80052ee:	d007      	beq.n	8005300 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005308:	d14b      	bne.n	80053a2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d002      	beq.n	8005318 <HAL_SPI_Transmit+0xf6>
 8005312:	8afb      	ldrh	r3, [r7, #22]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d13e      	bne.n	8005396 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531c:	881a      	ldrh	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005328:	1c9a      	adds	r2, r3, #2
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005332:	b29b      	uxth	r3, r3
 8005334:	3b01      	subs	r3, #1
 8005336:	b29a      	uxth	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800533c:	e02b      	b.n	8005396 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b02      	cmp	r3, #2
 800534a:	d112      	bne.n	8005372 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005350:	881a      	ldrh	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535c:	1c9a      	adds	r2, r3, #2
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005370:	e011      	b.n	8005396 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005372:	f7fe f81b 	bl	80033ac <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d803      	bhi.n	800538a <HAL_SPI_Transmit+0x168>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005388:	d102      	bne.n	8005390 <HAL_SPI_Transmit+0x16e>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d102      	bne.n	8005396 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005394:	e074      	b.n	8005480 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800539a:	b29b      	uxth	r3, r3
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1ce      	bne.n	800533e <HAL_SPI_Transmit+0x11c>
 80053a0:	e04c      	b.n	800543c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_SPI_Transmit+0x18e>
 80053aa:	8afb      	ldrh	r3, [r7, #22]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d140      	bne.n	8005432 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	7812      	ldrb	r2, [r2, #0]
 80053bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	1c5a      	adds	r2, r3, #1
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b01      	subs	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80053d6:	e02c      	b.n	8005432 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d113      	bne.n	800540e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	7812      	ldrb	r2, [r2, #0]
 80053f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f8:	1c5a      	adds	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	86da      	strh	r2, [r3, #54]	; 0x36
 800540c:	e011      	b.n	8005432 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800540e:	f7fd ffcd 	bl	80033ac <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d803      	bhi.n	8005426 <HAL_SPI_Transmit+0x204>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005424:	d102      	bne.n	800542c <HAL_SPI_Transmit+0x20a>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d102      	bne.n	8005432 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005430:	e026      	b.n	8005480 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005436:	b29b      	uxth	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1cd      	bne.n	80053d8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	6839      	ldr	r1, [r7, #0]
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 fbcb 	bl	8005bdc <SPI_EndRxTxTransaction>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2220      	movs	r2, #32
 8005450:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10a      	bne.n	8005470 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800545a:	2300      	movs	r3, #0
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	613b      	str	r3, [r7, #16]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	613b      	str	r3, [r7, #16]
 800546e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	77fb      	strb	r3, [r7, #31]
 800547c:	e000      	b.n	8005480 <HAL_SPI_Transmit+0x25e>
  }

error:
 800547e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005490:	7ffb      	ldrb	r3, [r7, #31]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3720      	adds	r7, #32
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b088      	sub	sp, #32
 800549e:	af02      	add	r7, sp, #8
 80054a0:	60f8      	str	r0, [r7, #12]
 80054a2:	60b9      	str	r1, [r7, #8]
 80054a4:	603b      	str	r3, [r7, #0]
 80054a6:	4613      	mov	r3, r2
 80054a8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054b6:	d112      	bne.n	80054de <HAL_SPI_Receive+0x44>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10e      	bne.n	80054de <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2204      	movs	r2, #4
 80054c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054c8:	88fa      	ldrh	r2, [r7, #6]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	4613      	mov	r3, r2
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	68b9      	ldr	r1, [r7, #8]
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 f8f1 	bl	80056bc <HAL_SPI_TransmitReceive>
 80054da:	4603      	mov	r3, r0
 80054dc:	e0ea      	b.n	80056b4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d101      	bne.n	80054ec <HAL_SPI_Receive+0x52>
 80054e8:	2302      	movs	r3, #2
 80054ea:	e0e3      	b.n	80056b4 <HAL_SPI_Receive+0x21a>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054f4:	f7fd ff5a 	bl	80033ac <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b01      	cmp	r3, #1
 8005504:	d002      	beq.n	800550c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005506:	2302      	movs	r3, #2
 8005508:	75fb      	strb	r3, [r7, #23]
    goto error;
 800550a:	e0ca      	b.n	80056a2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <HAL_SPI_Receive+0x7e>
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800551c:	e0c1      	b.n	80056a2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2204      	movs	r2, #4
 8005522:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	88fa      	ldrh	r2, [r7, #6]
 8005536:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	88fa      	ldrh	r2, [r7, #6]
 800553c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005564:	d10f      	bne.n	8005586 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005574:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005584:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005590:	2b40      	cmp	r3, #64	; 0x40
 8005592:	d007      	beq.n	80055a4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d162      	bne.n	8005672 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055ac:	e02e      	b.n	800560c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d115      	bne.n	80055e8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f103 020c 	add.w	r2, r3, #12
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c8:	7812      	ldrb	r2, [r2, #0]
 80055ca:	b2d2      	uxtb	r2, r2
 80055cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d2:	1c5a      	adds	r2, r3, #1
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055dc:	b29b      	uxth	r3, r3
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055e6:	e011      	b.n	800560c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055e8:	f7fd fee0 	bl	80033ac <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d803      	bhi.n	8005600 <HAL_SPI_Receive+0x166>
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fe:	d102      	bne.n	8005606 <HAL_SPI_Receive+0x16c>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d102      	bne.n	800560c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	75fb      	strb	r3, [r7, #23]
          goto error;
 800560a:	e04a      	b.n	80056a2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005610:	b29b      	uxth	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1cb      	bne.n	80055ae <HAL_SPI_Receive+0x114>
 8005616:	e031      	b.n	800567c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b01      	cmp	r3, #1
 8005624:	d113      	bne.n	800564e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005630:	b292      	uxth	r2, r2
 8005632:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005638:	1c9a      	adds	r2, r3, #2
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800564c:	e011      	b.n	8005672 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800564e:	f7fd fead 	bl	80033ac <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	429a      	cmp	r2, r3
 800565c:	d803      	bhi.n	8005666 <HAL_SPI_Receive+0x1cc>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005664:	d102      	bne.n	800566c <HAL_SPI_Receive+0x1d2>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d102      	bne.n	8005672 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005670:	e017      	b.n	80056a2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005676:	b29b      	uxth	r3, r3
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1cd      	bne.n	8005618 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	6839      	ldr	r1, [r7, #0]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fa45 	bl	8005b10 <SPI_EndRxTransaction>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2220      	movs	r2, #32
 8005690:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	75fb      	strb	r3, [r7, #23]
 800569e:	e000      	b.n	80056a2 <HAL_SPI_Receive+0x208>
  }

error :
 80056a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3718      	adds	r7, #24
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b08c      	sub	sp, #48	; 0x30
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
 80056c8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056ca:	2301      	movs	r3, #1
 80056cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d101      	bne.n	80056e2 <HAL_SPI_TransmitReceive+0x26>
 80056de:	2302      	movs	r3, #2
 80056e0:	e18a      	b.n	80059f8 <HAL_SPI_TransmitReceive+0x33c>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056ea:	f7fd fe5f 	bl	80033ac <HAL_GetTick>
 80056ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005700:	887b      	ldrh	r3, [r7, #2]
 8005702:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005704:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005708:	2b01      	cmp	r3, #1
 800570a:	d00f      	beq.n	800572c <HAL_SPI_TransmitReceive+0x70>
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005712:	d107      	bne.n	8005724 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d103      	bne.n	8005724 <HAL_SPI_TransmitReceive+0x68>
 800571c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005720:	2b04      	cmp	r3, #4
 8005722:	d003      	beq.n	800572c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005724:	2302      	movs	r3, #2
 8005726:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800572a:	e15b      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d005      	beq.n	800573e <HAL_SPI_TransmitReceive+0x82>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d002      	beq.n	800573e <HAL_SPI_TransmitReceive+0x82>
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d103      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005744:	e14e      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b04      	cmp	r3, #4
 8005750:	d003      	beq.n	800575a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2205      	movs	r2, #5
 8005756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	887a      	ldrh	r2, [r7, #2]
 800576a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	887a      	ldrh	r2, [r7, #2]
 8005770:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	887a      	ldrh	r2, [r7, #2]
 800577c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	887a      	ldrh	r2, [r7, #2]
 8005782:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800579a:	2b40      	cmp	r3, #64	; 0x40
 800579c:	d007      	beq.n	80057ae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057b6:	d178      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_SPI_TransmitReceive+0x10a>
 80057c0:	8b7b      	ldrh	r3, [r7, #26]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d166      	bne.n	8005894 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	881a      	ldrh	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d6:	1c9a      	adds	r2, r3, #2
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ea:	e053      	b.n	8005894 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d11b      	bne.n	8005832 <HAL_SPI_TransmitReceive+0x176>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d016      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x176>
 8005804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005806:	2b01      	cmp	r3, #1
 8005808:	d113      	bne.n	8005832 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580e:	881a      	ldrh	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581a:	1c9a      	adds	r2, r3, #2
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005824:	b29b      	uxth	r3, r3
 8005826:	3b01      	subs	r3, #1
 8005828:	b29a      	uxth	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b01      	cmp	r3, #1
 800583e:	d119      	bne.n	8005874 <HAL_SPI_TransmitReceive+0x1b8>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d014      	beq.n	8005874 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68da      	ldr	r2, [r3, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	b292      	uxth	r2, r2
 8005856:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585c:	1c9a      	adds	r2, r3, #2
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005866:	b29b      	uxth	r3, r3
 8005868:	3b01      	subs	r3, #1
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005870:	2301      	movs	r3, #1
 8005872:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005874:	f7fd fd9a 	bl	80033ac <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005880:	429a      	cmp	r2, r3
 8005882:	d807      	bhi.n	8005894 <HAL_SPI_TransmitReceive+0x1d8>
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d003      	beq.n	8005894 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005892:	e0a7      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005898:	b29b      	uxth	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1a6      	bne.n	80057ec <HAL_SPI_TransmitReceive+0x130>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1a1      	bne.n	80057ec <HAL_SPI_TransmitReceive+0x130>
 80058a8:	e07c      	b.n	80059a4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d002      	beq.n	80058b8 <HAL_SPI_TransmitReceive+0x1fc>
 80058b2:	8b7b      	ldrh	r3, [r7, #26]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d16b      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	330c      	adds	r3, #12
 80058c2:	7812      	ldrb	r2, [r2, #0]
 80058c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	3b01      	subs	r3, #1
 80058d8:	b29a      	uxth	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058de:	e057      	b.n	8005990 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d11c      	bne.n	8005928 <HAL_SPI_TransmitReceive+0x26c>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d017      	beq.n	8005928 <HAL_SPI_TransmitReceive+0x26c>
 80058f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d114      	bne.n	8005928 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	330c      	adds	r3, #12
 8005908:	7812      	ldrb	r2, [r2, #0]
 800590a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800591a:	b29b      	uxth	r3, r3
 800591c:	3b01      	subs	r3, #1
 800591e:	b29a      	uxth	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b01      	cmp	r3, #1
 8005934:	d119      	bne.n	800596a <HAL_SPI_TransmitReceive+0x2ae>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d014      	beq.n	800596a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	b2d2      	uxtb	r2, r2
 800594c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005952:	1c5a      	adds	r2, r3, #1
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800595c:	b29b      	uxth	r3, r3
 800595e:	3b01      	subs	r3, #1
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005966:	2301      	movs	r3, #1
 8005968:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800596a:	f7fd fd1f 	bl	80033ac <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005976:	429a      	cmp	r2, r3
 8005978:	d803      	bhi.n	8005982 <HAL_SPI_TransmitReceive+0x2c6>
 800597a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d102      	bne.n	8005988 <HAL_SPI_TransmitReceive+0x2cc>
 8005982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005984:	2b00      	cmp	r3, #0
 8005986:	d103      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800598e:	e029      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1a2      	bne.n	80058e0 <HAL_SPI_TransmitReceive+0x224>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800599e:	b29b      	uxth	r3, r3
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d19d      	bne.n	80058e0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f917 	bl	8005bdc <SPI_EndRxTxTransaction>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d006      	beq.n	80059c2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2220      	movs	r2, #32
 80059be:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80059c0:	e010      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10b      	bne.n	80059e2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	617b      	str	r3, [r7, #20]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	e000      	b.n	80059e4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80059e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80059f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3730      	adds	r7, #48	; 0x30
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	603b      	str	r3, [r7, #0]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a10:	f7fd fccc 	bl	80033ac <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a18:	1a9b      	subs	r3, r3, r2
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a20:	f7fd fcc4 	bl	80033ac <HAL_GetTick>
 8005a24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a26:	4b39      	ldr	r3, [pc, #228]	; (8005b0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	015b      	lsls	r3, r3, #5
 8005a2c:	0d1b      	lsrs	r3, r3, #20
 8005a2e:	69fa      	ldr	r2, [r7, #28]
 8005a30:	fb02 f303 	mul.w	r3, r2, r3
 8005a34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a36:	e054      	b.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3e:	d050      	beq.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a40:	f7fd fcb4 	bl	80033ac <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d902      	bls.n	8005a56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d13d      	bne.n	8005ad2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a6e:	d111      	bne.n	8005a94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a78:	d004      	beq.n	8005a84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a82:	d107      	bne.n	8005a94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a9c:	d10f      	bne.n	8005abe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005abc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e017      	b.n	8005b02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4013      	ands	r3, r2
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d19b      	bne.n	8005a38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3720      	adds	r7, #32
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	20000024 	.word	0x20000024

08005b10 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af02      	add	r7, sp, #8
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b24:	d111      	bne.n	8005b4a <SPI_EndRxTransaction+0x3a>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b2e:	d004      	beq.n	8005b3a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b38:	d107      	bne.n	8005b4a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b48:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b52:	d12a      	bne.n	8005baa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b5c:	d012      	beq.n	8005b84 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	2180      	movs	r1, #128	; 0x80
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f7ff ff49 	bl	8005a00 <SPI_WaitFlagStateUntilTimeout>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d02d      	beq.n	8005bd0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b78:	f043 0220 	orr.w	r2, r3, #32
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e026      	b.n	8005bd2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f7ff ff36 	bl	8005a00 <SPI_WaitFlagStateUntilTimeout>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d01a      	beq.n	8005bd0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9e:	f043 0220 	orr.w	r2, r3, #32
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e013      	b.n	8005bd2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	2101      	movs	r1, #1
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f7ff ff23 	bl	8005a00 <SPI_WaitFlagStateUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d007      	beq.n	8005bd0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc4:	f043 0220 	orr.w	r2, r3, #32
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e000      	b.n	8005bd2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
	...

08005bdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b088      	sub	sp, #32
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005be8:	4b1b      	ldr	r3, [pc, #108]	; (8005c58 <SPI_EndRxTxTransaction+0x7c>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a1b      	ldr	r2, [pc, #108]	; (8005c5c <SPI_EndRxTxTransaction+0x80>)
 8005bee:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf2:	0d5b      	lsrs	r3, r3, #21
 8005bf4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bf8:	fb02 f303 	mul.w	r3, r2, r3
 8005bfc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c06:	d112      	bne.n	8005c2e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	2180      	movs	r1, #128	; 0x80
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff fef4 	bl	8005a00 <SPI_WaitFlagStateUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d016      	beq.n	8005c4c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e00f      	b.n	8005c4e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	3b01      	subs	r3, #1
 8005c38:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c44:	2b80      	cmp	r3, #128	; 0x80
 8005c46:	d0f2      	beq.n	8005c2e <SPI_EndRxTxTransaction+0x52>
 8005c48:	e000      	b.n	8005c4c <SPI_EndRxTxTransaction+0x70>
        break;
 8005c4a:	bf00      	nop
  }

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	20000024 	.word	0x20000024
 8005c5c:	165e9f81 	.word	0x165e9f81

08005c60 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e034      	b.n	8005ce0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d106      	bne.n	8005c90 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f7fa feea 	bl	8000a64 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	3308      	adds	r3, #8
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f002 f84e 	bl	8007d3c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6818      	ldr	r0, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	461a      	mov	r2, r3
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	f002 f898 	bl	8007de0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6858      	ldr	r0, [r3, #4]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	f002 f8cd 	bl	8007e5c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	6892      	ldr	r2, [r2, #8]
 8005cca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	6892      	ldr	r2, [r2, #8]
 8005cd6:	f041 0101 	orr.w	r1, r1, #1
 8005cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e041      	b.n	8005d7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fd f906 	bl	8002f20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3304      	adds	r3, #4
 8005d24:	4619      	mov	r1, r3
 8005d26:	4610      	mov	r0, r2
 8005d28:	f000 fc1a 	bl	8006560 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d001      	beq.n	8005da0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e046      	b.n	8005e2e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a23      	ldr	r2, [pc, #140]	; (8005e3c <HAL_TIM_Base_Start+0xb4>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d022      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dba:	d01d      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a1f      	ldr	r2, [pc, #124]	; (8005e40 <HAL_TIM_Base_Start+0xb8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d018      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a1e      	ldr	r2, [pc, #120]	; (8005e44 <HAL_TIM_Base_Start+0xbc>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d013      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a1c      	ldr	r2, [pc, #112]	; (8005e48 <HAL_TIM_Base_Start+0xc0>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d00e      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a1b      	ldr	r2, [pc, #108]	; (8005e4c <HAL_TIM_Base_Start+0xc4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d009      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a19      	ldr	r2, [pc, #100]	; (8005e50 <HAL_TIM_Base_Start+0xc8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d004      	beq.n	8005df8 <HAL_TIM_Base_Start+0x70>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a18      	ldr	r2, [pc, #96]	; (8005e54 <HAL_TIM_Base_Start+0xcc>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d111      	bne.n	8005e1c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b06      	cmp	r3, #6
 8005e08:	d010      	beq.n	8005e2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0201 	orr.w	r2, r2, #1
 8005e18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e1a:	e007      	b.n	8005e2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 0201 	orr.w	r2, r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3714      	adds	r7, #20
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	40010000 	.word	0x40010000
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40000800 	.word	0x40000800
 8005e48:	40000c00 	.word	0x40000c00
 8005e4c:	40010400 	.word	0x40010400
 8005e50:	40014000 	.word	0x40014000
 8005e54:	40001800 	.word	0x40001800

08005e58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d001      	beq.n	8005e70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e04e      	b.n	8005f0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a23      	ldr	r2, [pc, #140]	; (8005f1c <HAL_TIM_Base_Start_IT+0xc4>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d022      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9a:	d01d      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a1f      	ldr	r2, [pc, #124]	; (8005f20 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d018      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a1e      	ldr	r2, [pc, #120]	; (8005f24 <HAL_TIM_Base_Start_IT+0xcc>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d013      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a1c      	ldr	r2, [pc, #112]	; (8005f28 <HAL_TIM_Base_Start_IT+0xd0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d00e      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a1b      	ldr	r2, [pc, #108]	; (8005f2c <HAL_TIM_Base_Start_IT+0xd4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d009      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a19      	ldr	r2, [pc, #100]	; (8005f30 <HAL_TIM_Base_Start_IT+0xd8>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d004      	beq.n	8005ed8 <HAL_TIM_Base_Start_IT+0x80>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a18      	ldr	r2, [pc, #96]	; (8005f34 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d111      	bne.n	8005efc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b06      	cmp	r3, #6
 8005ee8:	d010      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f042 0201 	orr.w	r2, r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005efa:	e007      	b.n	8005f0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0201 	orr.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40010000 	.word	0x40010000
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40000800 	.word	0x40000800
 8005f28:	40000c00 	.word	0x40000c00
 8005f2c:	40010400 	.word	0x40010400
 8005f30:	40014000 	.word	0x40014000
 8005f34:	40001800 	.word	0x40001800

08005f38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e041      	b.n	8005fce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d106      	bne.n	8005f64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f839 	bl	8005fd6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3304      	adds	r3, #4
 8005f74:	4619      	mov	r1, r3
 8005f76:	4610      	mov	r0, r2
 8005f78:	f000 faf2 	bl	8006560 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3708      	adds	r7, #8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}

08005fd6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b083      	sub	sp, #12
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fde:	bf00      	nop
 8005fe0:	370c      	adds	r7, #12
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b082      	sub	sp, #8
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d122      	bne.n	8006046 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b02      	cmp	r3, #2
 800600c:	d11b      	bne.n	8006046 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f06f 0202 	mvn.w	r2, #2
 8006016:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	f003 0303 	and.w	r3, r3, #3
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fa78 	bl	8006522 <HAL_TIM_IC_CaptureCallback>
 8006032:	e005      	b.n	8006040 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fa6a 	bl	800650e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fa7b 	bl	8006536 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b04      	cmp	r3, #4
 8006052:	d122      	bne.n	800609a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b04      	cmp	r3, #4
 8006060:	d11b      	bne.n	800609a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f06f 0204 	mvn.w	r2, #4
 800606a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2202      	movs	r2, #2
 8006070:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fa4e 	bl	8006522 <HAL_TIM_IC_CaptureCallback>
 8006086:	e005      	b.n	8006094 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fa40 	bl	800650e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 fa51 	bl	8006536 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d122      	bne.n	80060ee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f003 0308 	and.w	r3, r3, #8
 80060b2:	2b08      	cmp	r3, #8
 80060b4:	d11b      	bne.n	80060ee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f06f 0208 	mvn.w	r2, #8
 80060be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2204      	movs	r2, #4
 80060c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d003      	beq.n	80060dc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fa24 	bl	8006522 <HAL_TIM_IC_CaptureCallback>
 80060da:	e005      	b.n	80060e8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 fa16 	bl	800650e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fa27 	bl	8006536 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f003 0310 	and.w	r3, r3, #16
 80060f8:	2b10      	cmp	r3, #16
 80060fa:	d122      	bne.n	8006142 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	2b10      	cmp	r3, #16
 8006108:	d11b      	bne.n	8006142 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f06f 0210 	mvn.w	r2, #16
 8006112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2208      	movs	r2, #8
 8006118:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69db      	ldr	r3, [r3, #28]
 8006120:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f9fa 	bl	8006522 <HAL_TIM_IC_CaptureCallback>
 800612e:	e005      	b.n	800613c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f9ec 	bl	800650e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f9fd 	bl	8006536 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b01      	cmp	r3, #1
 800614e:	d10e      	bne.n	800616e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	d107      	bne.n	800616e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f06f 0201 	mvn.w	r2, #1
 8006166:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f7fc fbf5 	bl	8002958 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006178:	2b80      	cmp	r3, #128	; 0x80
 800617a:	d10e      	bne.n	800619a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006186:	2b80      	cmp	r3, #128	; 0x80
 8006188:	d107      	bne.n	800619a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006192:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fd53 	bl	8006c40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a4:	2b40      	cmp	r3, #64	; 0x40
 80061a6:	d10e      	bne.n	80061c6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b2:	2b40      	cmp	r3, #64	; 0x40
 80061b4:	d107      	bne.n	80061c6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f9c2 	bl	800654a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d10e      	bne.n	80061f2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d107      	bne.n	80061f2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f06f 0220 	mvn.w	r2, #32
 80061ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 fd1d 	bl	8006c2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061f2:	bf00      	nop
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
	...

080061fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006212:	2b01      	cmp	r3, #1
 8006214:	d101      	bne.n	800621a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006216:	2302      	movs	r3, #2
 8006218:	e0ae      	b.n	8006378 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b0c      	cmp	r3, #12
 8006226:	f200 809f 	bhi.w	8006368 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800622a:	a201      	add	r2, pc, #4	; (adr r2, 8006230 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800622c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006230:	08006265 	.word	0x08006265
 8006234:	08006369 	.word	0x08006369
 8006238:	08006369 	.word	0x08006369
 800623c:	08006369 	.word	0x08006369
 8006240:	080062a5 	.word	0x080062a5
 8006244:	08006369 	.word	0x08006369
 8006248:	08006369 	.word	0x08006369
 800624c:	08006369 	.word	0x08006369
 8006250:	080062e7 	.word	0x080062e7
 8006254:	08006369 	.word	0x08006369
 8006258:	08006369 	.word	0x08006369
 800625c:	08006369 	.word	0x08006369
 8006260:	08006327 	.word	0x08006327
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fa18 	bl	80066a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	699a      	ldr	r2, [r3, #24]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f042 0208 	orr.w	r2, r2, #8
 800627e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	699a      	ldr	r2, [r3, #24]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0204 	bic.w	r2, r2, #4
 800628e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6999      	ldr	r1, [r3, #24]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	691a      	ldr	r2, [r3, #16]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	619a      	str	r2, [r3, #24]
      break;
 80062a2:	e064      	b.n	800636e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fa68 	bl	8006780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	699a      	ldr	r2, [r3, #24]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	699a      	ldr	r2, [r3, #24]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6999      	ldr	r1, [r3, #24]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	021a      	lsls	r2, r3, #8
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	430a      	orrs	r2, r1
 80062e2:	619a      	str	r2, [r3, #24]
      break;
 80062e4:	e043      	b.n	800636e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68b9      	ldr	r1, [r7, #8]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fabd 	bl	800686c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	69da      	ldr	r2, [r3, #28]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f042 0208 	orr.w	r2, r2, #8
 8006300:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	69da      	ldr	r2, [r3, #28]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0204 	bic.w	r2, r2, #4
 8006310:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	69d9      	ldr	r1, [r3, #28]
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	691a      	ldr	r2, [r3, #16]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	61da      	str	r2, [r3, #28]
      break;
 8006324:	e023      	b.n	800636e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68b9      	ldr	r1, [r7, #8]
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fb11 	bl	8006954 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69d9      	ldr	r1, [r3, #28]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	021a      	lsls	r2, r3, #8
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	430a      	orrs	r2, r1
 8006364:	61da      	str	r2, [r3, #28]
      break;
 8006366:	e002      	b.n	800636e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	75fb      	strb	r3, [r7, #23]
      break;
 800636c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006376:	7dfb      	ldrb	r3, [r7, #23]
}
 8006378:	4618      	mov	r0, r3
 800637a:	3718      	adds	r7, #24
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800638a:	2300      	movs	r3, #0
 800638c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_TIM_ConfigClockSource+0x1c>
 8006398:	2302      	movs	r3, #2
 800639a:	e0b4      	b.n	8006506 <HAL_TIM_ConfigClockSource+0x186>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063d4:	d03e      	beq.n	8006454 <HAL_TIM_ConfigClockSource+0xd4>
 80063d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063da:	f200 8087 	bhi.w	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 80063de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e2:	f000 8086 	beq.w	80064f2 <HAL_TIM_ConfigClockSource+0x172>
 80063e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ea:	d87f      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 80063ec:	2b70      	cmp	r3, #112	; 0x70
 80063ee:	d01a      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0xa6>
 80063f0:	2b70      	cmp	r3, #112	; 0x70
 80063f2:	d87b      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 80063f4:	2b60      	cmp	r3, #96	; 0x60
 80063f6:	d050      	beq.n	800649a <HAL_TIM_ConfigClockSource+0x11a>
 80063f8:	2b60      	cmp	r3, #96	; 0x60
 80063fa:	d877      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 80063fc:	2b50      	cmp	r3, #80	; 0x50
 80063fe:	d03c      	beq.n	800647a <HAL_TIM_ConfigClockSource+0xfa>
 8006400:	2b50      	cmp	r3, #80	; 0x50
 8006402:	d873      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 8006404:	2b40      	cmp	r3, #64	; 0x40
 8006406:	d058      	beq.n	80064ba <HAL_TIM_ConfigClockSource+0x13a>
 8006408:	2b40      	cmp	r3, #64	; 0x40
 800640a:	d86f      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 800640c:	2b30      	cmp	r3, #48	; 0x30
 800640e:	d064      	beq.n	80064da <HAL_TIM_ConfigClockSource+0x15a>
 8006410:	2b30      	cmp	r3, #48	; 0x30
 8006412:	d86b      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 8006414:	2b20      	cmp	r3, #32
 8006416:	d060      	beq.n	80064da <HAL_TIM_ConfigClockSource+0x15a>
 8006418:	2b20      	cmp	r3, #32
 800641a:	d867      	bhi.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
 800641c:	2b00      	cmp	r3, #0
 800641e:	d05c      	beq.n	80064da <HAL_TIM_ConfigClockSource+0x15a>
 8006420:	2b10      	cmp	r3, #16
 8006422:	d05a      	beq.n	80064da <HAL_TIM_ConfigClockSource+0x15a>
 8006424:	e062      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6899      	ldr	r1, [r3, #8]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f000 fb5d 	bl	8006af4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006448:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	609a      	str	r2, [r3, #8]
      break;
 8006452:	e04f      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6818      	ldr	r0, [r3, #0]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	6899      	ldr	r1, [r3, #8]
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	f000 fb46 	bl	8006af4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006476:	609a      	str	r2, [r3, #8]
      break;
 8006478:	e03c      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	6859      	ldr	r1, [r3, #4]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	461a      	mov	r2, r3
 8006488:	f000 faba 	bl	8006a00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2150      	movs	r1, #80	; 0x50
 8006492:	4618      	mov	r0, r3
 8006494:	f000 fb13 	bl	8006abe <TIM_ITRx_SetConfig>
      break;
 8006498:	e02c      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6818      	ldr	r0, [r3, #0]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	6859      	ldr	r1, [r3, #4]
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	461a      	mov	r2, r3
 80064a8:	f000 fad9 	bl	8006a5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2160      	movs	r1, #96	; 0x60
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fb03 	bl	8006abe <TIM_ITRx_SetConfig>
      break;
 80064b8:	e01c      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6818      	ldr	r0, [r3, #0]
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	6859      	ldr	r1, [r3, #4]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	461a      	mov	r2, r3
 80064c8:	f000 fa9a 	bl	8006a00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2140      	movs	r1, #64	; 0x40
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 faf3 	bl	8006abe <TIM_ITRx_SetConfig>
      break;
 80064d8:	e00c      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4619      	mov	r1, r3
 80064e4:	4610      	mov	r0, r2
 80064e6:	f000 faea 	bl	8006abe <TIM_ITRx_SetConfig>
      break;
 80064ea:	e003      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	73fb      	strb	r3, [r7, #15]
      break;
 80064f0:	e000      	b.n	80064f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006504:	7bfb      	ldrb	r3, [r7, #15]
}
 8006506:	4618      	mov	r0, r3
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800650e:	b480      	push	{r7}
 8006510:	b083      	sub	sp, #12
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006522:	b480      	push	{r7}
 8006524:	b083      	sub	sp, #12
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800652a:	bf00      	nop
 800652c:	370c      	adds	r7, #12
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006536:	b480      	push	{r7}
 8006538:	b083      	sub	sp, #12
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800653e:	bf00      	nop
 8006540:	370c      	adds	r7, #12
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800654a:	b480      	push	{r7}
 800654c:	b083      	sub	sp, #12
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006552:	bf00      	nop
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
	...

08006560 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
 8006568:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a40      	ldr	r2, [pc, #256]	; (8006674 <TIM_Base_SetConfig+0x114>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d013      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800657e:	d00f      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a3d      	ldr	r2, [pc, #244]	; (8006678 <TIM_Base_SetConfig+0x118>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d00b      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a3c      	ldr	r2, [pc, #240]	; (800667c <TIM_Base_SetConfig+0x11c>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d007      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a3b      	ldr	r2, [pc, #236]	; (8006680 <TIM_Base_SetConfig+0x120>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d003      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a3a      	ldr	r2, [pc, #232]	; (8006684 <TIM_Base_SetConfig+0x124>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d108      	bne.n	80065b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a2f      	ldr	r2, [pc, #188]	; (8006674 <TIM_Base_SetConfig+0x114>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d02b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c0:	d027      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a2c      	ldr	r2, [pc, #176]	; (8006678 <TIM_Base_SetConfig+0x118>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d023      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a2b      	ldr	r2, [pc, #172]	; (800667c <TIM_Base_SetConfig+0x11c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d01f      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a2a      	ldr	r2, [pc, #168]	; (8006680 <TIM_Base_SetConfig+0x120>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d01b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a29      	ldr	r2, [pc, #164]	; (8006684 <TIM_Base_SetConfig+0x124>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d017      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a28      	ldr	r2, [pc, #160]	; (8006688 <TIM_Base_SetConfig+0x128>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d013      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a27      	ldr	r2, [pc, #156]	; (800668c <TIM_Base_SetConfig+0x12c>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00f      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a26      	ldr	r2, [pc, #152]	; (8006690 <TIM_Base_SetConfig+0x130>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d00b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a25      	ldr	r2, [pc, #148]	; (8006694 <TIM_Base_SetConfig+0x134>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d007      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a24      	ldr	r2, [pc, #144]	; (8006698 <TIM_Base_SetConfig+0x138>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d003      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a23      	ldr	r2, [pc, #140]	; (800669c <TIM_Base_SetConfig+0x13c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d108      	bne.n	8006624 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	4313      	orrs	r3, r2
 8006622:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a0a      	ldr	r2, [pc, #40]	; (8006674 <TIM_Base_SetConfig+0x114>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d003      	beq.n	8006658 <TIM_Base_SetConfig+0xf8>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a0c      	ldr	r2, [pc, #48]	; (8006684 <TIM_Base_SetConfig+0x124>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d103      	bne.n	8006660 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	615a      	str	r2, [r3, #20]
}
 8006666:	bf00      	nop
 8006668:	3714      	adds	r7, #20
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	40010000 	.word	0x40010000
 8006678:	40000400 	.word	0x40000400
 800667c:	40000800 	.word	0x40000800
 8006680:	40000c00 	.word	0x40000c00
 8006684:	40010400 	.word	0x40010400
 8006688:	40014000 	.word	0x40014000
 800668c:	40014400 	.word	0x40014400
 8006690:	40014800 	.word	0x40014800
 8006694:	40001800 	.word	0x40001800
 8006698:	40001c00 	.word	0x40001c00
 800669c:	40002000 	.word	0x40002000

080066a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	f023 0201 	bic.w	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0303 	bic.w	r3, r3, #3
 80066d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	4313      	orrs	r3, r2
 80066e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f023 0302 	bic.w	r3, r3, #2
 80066e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a20      	ldr	r2, [pc, #128]	; (8006778 <TIM_OC1_SetConfig+0xd8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d003      	beq.n	8006704 <TIM_OC1_SetConfig+0x64>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a1f      	ldr	r2, [pc, #124]	; (800677c <TIM_OC1_SetConfig+0xdc>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d10c      	bne.n	800671e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f023 0308 	bic.w	r3, r3, #8
 800670a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f023 0304 	bic.w	r3, r3, #4
 800671c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a15      	ldr	r2, [pc, #84]	; (8006778 <TIM_OC1_SetConfig+0xd8>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <TIM_OC1_SetConfig+0x8e>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a14      	ldr	r2, [pc, #80]	; (800677c <TIM_OC1_SetConfig+0xdc>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d111      	bne.n	8006752 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800673c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	621a      	str	r2, [r3, #32]
}
 800676c:	bf00      	nop
 800676e:	371c      	adds	r7, #28
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	40010000 	.word	0x40010000
 800677c:	40010400 	.word	0x40010400

08006780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	f023 0210 	bic.w	r2, r3, #16
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f023 0320 	bic.w	r3, r3, #32
 80067ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	697a      	ldr	r2, [r7, #20]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a22      	ldr	r2, [pc, #136]	; (8006864 <TIM_OC2_SetConfig+0xe4>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d003      	beq.n	80067e8 <TIM_OC2_SetConfig+0x68>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a21      	ldr	r2, [pc, #132]	; (8006868 <TIM_OC2_SetConfig+0xe8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d10d      	bne.n	8006804 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006802:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a17      	ldr	r2, [pc, #92]	; (8006864 <TIM_OC2_SetConfig+0xe4>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d003      	beq.n	8006814 <TIM_OC2_SetConfig+0x94>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a16      	ldr	r2, [pc, #88]	; (8006868 <TIM_OC2_SetConfig+0xe8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d113      	bne.n	800683c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800681a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006822:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4313      	orrs	r3, r2
 800683a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	621a      	str	r2, [r3, #32]
}
 8006856:	bf00      	nop
 8006858:	371c      	adds	r7, #28
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	40010000 	.word	0x40010000
 8006868:	40010400 	.word	0x40010400

0800686c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800689a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f023 0303 	bic.w	r3, r3, #3
 80068a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	021b      	lsls	r3, r3, #8
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	4313      	orrs	r3, r2
 80068c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a21      	ldr	r2, [pc, #132]	; (800694c <TIM_OC3_SetConfig+0xe0>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d003      	beq.n	80068d2 <TIM_OC3_SetConfig+0x66>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a20      	ldr	r2, [pc, #128]	; (8006950 <TIM_OC3_SetConfig+0xe4>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d10d      	bne.n	80068ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	021b      	lsls	r3, r3, #8
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a16      	ldr	r2, [pc, #88]	; (800694c <TIM_OC3_SetConfig+0xe0>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d003      	beq.n	80068fe <TIM_OC3_SetConfig+0x92>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a15      	ldr	r2, [pc, #84]	; (8006950 <TIM_OC3_SetConfig+0xe4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d113      	bne.n	8006926 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800690c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4313      	orrs	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	4313      	orrs	r3, r2
 8006924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	621a      	str	r2, [r3, #32]
}
 8006940:	bf00      	nop
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	40010000 	.word	0x40010000
 8006950:	40010400 	.word	0x40010400

08006954 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	69db      	ldr	r3, [r3, #28]
 800697a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800698a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	021b      	lsls	r3, r3, #8
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	4313      	orrs	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800699e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	031b      	lsls	r3, r3, #12
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a12      	ldr	r2, [pc, #72]	; (80069f8 <TIM_OC4_SetConfig+0xa4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d003      	beq.n	80069bc <TIM_OC4_SetConfig+0x68>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a11      	ldr	r2, [pc, #68]	; (80069fc <TIM_OC4_SetConfig+0xa8>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d109      	bne.n	80069d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	019b      	lsls	r3, r3, #6
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	621a      	str	r2, [r3, #32]
}
 80069ea:	bf00      	nop
 80069ec:	371c      	adds	r7, #28
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	40010000 	.word	0x40010000
 80069fc:	40010400 	.word	0x40010400

08006a00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	f023 0201 	bic.w	r2, r3, #1
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	011b      	lsls	r3, r3, #4
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	f023 030a 	bic.w	r3, r3, #10
 8006a3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	621a      	str	r2, [r3, #32]
}
 8006a52:	bf00      	nop
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b087      	sub	sp, #28
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	60f8      	str	r0, [r7, #12]
 8006a66:	60b9      	str	r1, [r7, #8]
 8006a68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
 8006a6e:	f023 0210 	bic.w	r2, r3, #16
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	031b      	lsls	r3, r3, #12
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	693a      	ldr	r2, [r7, #16]
 8006ab0:	621a      	str	r2, [r3, #32]
}
 8006ab2:	bf00      	nop
 8006ab4:	371c      	adds	r7, #28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b085      	sub	sp, #20
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
 8006ac6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	f043 0307 	orr.w	r3, r3, #7
 8006ae0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	609a      	str	r2, [r3, #8]
}
 8006ae8:	bf00      	nop
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
 8006b00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	021a      	lsls	r2, r3, #8
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	431a      	orrs	r2, r3
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	609a      	str	r2, [r3, #8]
}
 8006b28:	bf00      	nop
 8006b2a:	371c      	adds	r7, #28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b48:	2302      	movs	r3, #2
 8006b4a:	e05a      	b.n	8006c02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a21      	ldr	r2, [pc, #132]	; (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d022      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b98:	d01d      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a1d      	ldr	r2, [pc, #116]	; (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d018      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a1b      	ldr	r2, [pc, #108]	; (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d013      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a1a      	ldr	r2, [pc, #104]	; (8006c1c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d00e      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a18      	ldr	r2, [pc, #96]	; (8006c20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d009      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a17      	ldr	r2, [pc, #92]	; (8006c24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d004      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a15      	ldr	r2, [pc, #84]	; (8006c28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3714      	adds	r7, #20
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	40010000 	.word	0x40010000
 8006c14:	40000400 	.word	0x40000400
 8006c18:	40000800 	.word	0x40000800
 8006c1c:	40000c00 	.word	0x40000c00
 8006c20:	40010400 	.word	0x40010400
 8006c24:	40014000 	.word	0x40014000
 8006c28:	40001800 	.word	0x40001800

08006c2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e03f      	b.n	8006ce6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7fc fa7a 	bl	8003174 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2224      	movs	r2, #36	; 0x24
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68da      	ldr	r2, [r3, #12]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 fddb 	bl	8007854 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	695a      	ldr	r2, [r3, #20]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ccc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b08a      	sub	sp, #40	; 0x28
 8006cf2:	af02      	add	r7, sp, #8
 8006cf4:	60f8      	str	r0, [r7, #12]
 8006cf6:	60b9      	str	r1, [r7, #8]
 8006cf8:	603b      	str	r3, [r7, #0]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b20      	cmp	r3, #32
 8006d0c:	d17c      	bne.n	8006e08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <HAL_UART_Transmit+0x2c>
 8006d14:	88fb      	ldrh	r3, [r7, #6]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e075      	b.n	8006e0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d101      	bne.n	8006d2c <HAL_UART_Transmit+0x3e>
 8006d28:	2302      	movs	r3, #2
 8006d2a:	e06e      	b.n	8006e0a <HAL_UART_Transmit+0x11c>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2221      	movs	r2, #33	; 0x21
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d42:	f7fc fb33 	bl	80033ac <HAL_GetTick>
 8006d46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	88fa      	ldrh	r2, [r7, #6]
 8006d4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	88fa      	ldrh	r2, [r7, #6]
 8006d52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d5c:	d108      	bne.n	8006d70 <HAL_UART_Transmit+0x82>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d104      	bne.n	8006d70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006d66:	2300      	movs	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	61bb      	str	r3, [r7, #24]
 8006d6e:	e003      	b.n	8006d78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d74:	2300      	movs	r3, #0
 8006d76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006d80:	e02a      	b.n	8006dd8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2180      	movs	r1, #128	; 0x80
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 fb1f 	bl	80073d0 <UART_WaitOnFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e036      	b.n	8006e0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10b      	bne.n	8006dba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	881b      	ldrh	r3, [r3, #0]
 8006da6:	461a      	mov	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006db0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	3302      	adds	r3, #2
 8006db6:	61bb      	str	r3, [r7, #24]
 8006db8:	e007      	b.n	8006dca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	781a      	ldrb	r2, [r3, #0]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1cf      	bne.n	8006d82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2200      	movs	r2, #0
 8006dea:	2140      	movs	r1, #64	; 0x40
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 faef 	bl	80073d0 <UART_WaitOnFlagUntilTimeout>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d001      	beq.n	8006dfc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e006      	b.n	8006e0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	e000      	b.n	8006e0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006e08:	2302      	movs	r3, #2
  }
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3720      	adds	r7, #32
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b084      	sub	sp, #16
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b20      	cmp	r3, #32
 8006e2a:	d11d      	bne.n	8006e68 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d002      	beq.n	8006e38 <HAL_UART_Receive_IT+0x26>
 8006e32:	88fb      	ldrh	r3, [r7, #6]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e016      	b.n	8006e6a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_UART_Receive_IT+0x38>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e00f      	b.n	8006e6a <HAL_UART_Receive_IT+0x58>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e58:	88fb      	ldrh	r3, [r7, #6]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	68b9      	ldr	r1, [r7, #8]
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f000 fb24 	bl	80074ac <UART_Start_Receive_IT>
 8006e64:	4603      	mov	r3, r0
 8006e66:	e000      	b.n	8006e6a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006e68:	2302      	movs	r3, #2
  }
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
	...

08006e74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b0ba      	sub	sp, #232	; 0xe8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eaa:	f003 030f 	and.w	r3, r3, #15
 8006eae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006eb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10f      	bne.n	8006eda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d009      	beq.n	8006eda <HAL_UART_IRQHandler+0x66>
 8006ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eca:	f003 0320 	and.w	r3, r3, #32
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d003      	beq.n	8006eda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 fc03 	bl	80076de <UART_Receive_IT>
      return;
 8006ed8:	e256      	b.n	8007388 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006eda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 80de 	beq.w	80070a0 <HAL_UART_IRQHandler+0x22c>
 8006ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d106      	bne.n	8006efe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ef4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f000 80d1 	beq.w	80070a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f02:	f003 0301 	and.w	r3, r3, #1
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00b      	beq.n	8006f22 <HAL_UART_IRQHandler+0xae>
 8006f0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d005      	beq.n	8006f22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1a:	f043 0201 	orr.w	r2, r3, #1
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f26:	f003 0304 	and.w	r3, r3, #4
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00b      	beq.n	8006f46 <HAL_UART_IRQHandler+0xd2>
 8006f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d005      	beq.n	8006f46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	f043 0202 	orr.w	r2, r3, #2
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00b      	beq.n	8006f6a <HAL_UART_IRQHandler+0xf6>
 8006f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d005      	beq.n	8006f6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f62:	f043 0204 	orr.w	r2, r3, #4
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f6e:	f003 0308 	and.w	r3, r3, #8
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d011      	beq.n	8006f9a <HAL_UART_IRQHandler+0x126>
 8006f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f7a:	f003 0320 	and.w	r3, r3, #32
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d105      	bne.n	8006f8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d005      	beq.n	8006f9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	f043 0208 	orr.w	r2, r3, #8
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f000 81ed 	beq.w	800737e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d008      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x14e>
 8006fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fb4:	f003 0320 	and.w	r3, r3, #32
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fb8e 	bl	80076de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fcc:	2b40      	cmp	r3, #64	; 0x40
 8006fce:	bf0c      	ite	eq
 8006fd0:	2301      	moveq	r3, #1
 8006fd2:	2300      	movne	r3, #0
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	f003 0308 	and.w	r3, r3, #8
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d103      	bne.n	8006fee <HAL_UART_IRQHandler+0x17a>
 8006fe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d04f      	beq.n	800708e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fa96 	bl	8007520 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffe:	2b40      	cmp	r3, #64	; 0x40
 8007000:	d141      	bne.n	8007086 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	3314      	adds	r3, #20
 8007008:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007010:	e853 3f00 	ldrex	r3, [r3]
 8007014:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007018:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800701c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007020:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3314      	adds	r3, #20
 800702a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800702e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007032:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007036:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800703a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800703e:	e841 2300 	strex	r3, r2, [r1]
 8007042:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007046:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1d9      	bne.n	8007002 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007052:	2b00      	cmp	r3, #0
 8007054:	d013      	beq.n	800707e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705a:	4a7d      	ldr	r2, [pc, #500]	; (8007250 <HAL_UART_IRQHandler+0x3dc>)
 800705c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007062:	4618      	mov	r0, r3
 8007064:	f7fc fe64 	bl	8003d30 <HAL_DMA_Abort_IT>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d016      	beq.n	800709c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007072:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007078:	4610      	mov	r0, r2
 800707a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800707c:	e00e      	b.n	800709c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f990 	bl	80073a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007084:	e00a      	b.n	800709c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f98c 	bl	80073a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708c:	e006      	b.n	800709c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f988 	bl	80073a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800709a:	e170      	b.n	800737e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800709c:	bf00      	nop
    return;
 800709e:	e16e      	b.n	800737e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	f040 814a 	bne.w	800733e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ae:	f003 0310 	and.w	r3, r3, #16
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 8143 	beq.w	800733e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070bc:	f003 0310 	and.w	r3, r3, #16
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 813c 	beq.w	800733e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070c6:	2300      	movs	r3, #0
 80070c8:	60bb      	str	r3, [r7, #8]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	60bb      	str	r3, [r7, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	60bb      	str	r3, [r7, #8]
 80070da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e6:	2b40      	cmp	r3, #64	; 0x40
 80070e8:	f040 80b4 	bne.w	8007254 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f000 8140 	beq.w	8007382 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007106:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800710a:	429a      	cmp	r2, r3
 800710c:	f080 8139 	bcs.w	8007382 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007116:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007122:	f000 8088 	beq.w	8007236 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	330c      	adds	r3, #12
 800712c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007130:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800713c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007144:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	330c      	adds	r3, #12
 800714e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007152:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007156:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800715e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007162:	e841 2300 	strex	r3, r2, [r1]
 8007166:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800716a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1d9      	bne.n	8007126 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3314      	adds	r3, #20
 8007178:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007182:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007184:	f023 0301 	bic.w	r3, r3, #1
 8007188:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3314      	adds	r3, #20
 8007192:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007196:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800719a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800719e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071a2:	e841 2300 	strex	r3, r2, [r1]
 80071a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1e1      	bne.n	8007172 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3314      	adds	r3, #20
 80071b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3314      	adds	r3, #20
 80071ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e3      	bne.n	80071ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2220      	movs	r2, #32
 80071ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	330c      	adds	r3, #12
 80071fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071fe:	e853 3f00 	ldrex	r3, [r3]
 8007202:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007206:	f023 0310 	bic.w	r3, r3, #16
 800720a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	330c      	adds	r3, #12
 8007214:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007218:	65ba      	str	r2, [r7, #88]	; 0x58
 800721a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800721e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e3      	bne.n	80071f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007230:	4618      	mov	r0, r3
 8007232:	f7fc fd0d 	bl	8003c50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800723e:	b29b      	uxth	r3, r3
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	b29b      	uxth	r3, r3
 8007244:	4619      	mov	r1, r3
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f8b6 	bl	80073b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800724c:	e099      	b.n	8007382 <HAL_UART_IRQHandler+0x50e>
 800724e:	bf00      	nop
 8007250:	080075e7 	.word	0x080075e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800725c:	b29b      	uxth	r3, r3
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 808b 	beq.w	8007386 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007270:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007274:	2b00      	cmp	r3, #0
 8007276:	f000 8086 	beq.w	8007386 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	330c      	adds	r3, #12
 8007280:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800728a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800728c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007290:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	330c      	adds	r3, #12
 800729a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800729e:	647a      	str	r2, [r7, #68]	; 0x44
 80072a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1e3      	bne.n	800727a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3314      	adds	r3, #20
 80072b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072bc:	e853 3f00 	ldrex	r3, [r3]
 80072c0:	623b      	str	r3, [r7, #32]
   return(result);
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	f023 0301 	bic.w	r3, r3, #1
 80072c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3314      	adds	r3, #20
 80072d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072d6:	633a      	str	r2, [r7, #48]	; 0x30
 80072d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1e3      	bne.n	80072b2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2220      	movs	r2, #32
 80072ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	330c      	adds	r3, #12
 80072fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	e853 3f00 	ldrex	r3, [r3]
 8007306:	60fb      	str	r3, [r7, #12]
   return(result);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f023 0310 	bic.w	r3, r3, #16
 800730e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	330c      	adds	r3, #12
 8007318:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800731c:	61fa      	str	r2, [r7, #28]
 800731e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007320:	69b9      	ldr	r1, [r7, #24]
 8007322:	69fa      	ldr	r2, [r7, #28]
 8007324:	e841 2300 	strex	r3, r2, [r1]
 8007328:	617b      	str	r3, [r7, #20]
   return(result);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1e3      	bne.n	80072f8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f83e 	bl	80073b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800733c:	e023      	b.n	8007386 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800733e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007346:	2b00      	cmp	r3, #0
 8007348:	d009      	beq.n	800735e <HAL_UART_IRQHandler+0x4ea>
 800734a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800734e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 f959 	bl	800760e <UART_Transmit_IT>
    return;
 800735c:	e014      	b.n	8007388 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800735e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00e      	beq.n	8007388 <HAL_UART_IRQHandler+0x514>
 800736a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800736e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007372:	2b00      	cmp	r3, #0
 8007374:	d008      	beq.n	8007388 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f999 	bl	80076ae <UART_EndTransmit_IT>
    return;
 800737c:	e004      	b.n	8007388 <HAL_UART_IRQHandler+0x514>
    return;
 800737e:	bf00      	nop
 8007380:	e002      	b.n	8007388 <HAL_UART_IRQHandler+0x514>
      return;
 8007382:	bf00      	nop
 8007384:	e000      	b.n	8007388 <HAL_UART_IRQHandler+0x514>
      return;
 8007386:	bf00      	nop
  }
}
 8007388:	37e8      	adds	r7, #232	; 0xe8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop

08007390 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073ac:	bf00      	nop
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b090      	sub	sp, #64	; 0x40
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	60b9      	str	r1, [r7, #8]
 80073da:	603b      	str	r3, [r7, #0]
 80073dc:	4613      	mov	r3, r2
 80073de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073e0:	e050      	b.n	8007484 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e8:	d04c      	beq.n	8007484 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80073ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d007      	beq.n	8007400 <UART_WaitOnFlagUntilTimeout+0x30>
 80073f0:	f7fb ffdc 	bl	80033ac <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d241      	bcs.n	8007484 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	330c      	adds	r3, #12
 8007406:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007416:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	330c      	adds	r3, #12
 800741e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007420:	637a      	str	r2, [r7, #52]	; 0x34
 8007422:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007424:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007426:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007428:	e841 2300 	strex	r3, r2, [r1]
 800742c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800742e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e5      	bne.n	8007400 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3314      	adds	r3, #20
 800743a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	613b      	str	r3, [r7, #16]
   return(result);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f023 0301 	bic.w	r3, r3, #1
 800744a:	63bb      	str	r3, [r7, #56]	; 0x38
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3314      	adds	r3, #20
 8007452:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007454:	623a      	str	r2, [r7, #32]
 8007456:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	69f9      	ldr	r1, [r7, #28]
 800745a:	6a3a      	ldr	r2, [r7, #32]
 800745c:	e841 2300 	strex	r3, r2, [r1]
 8007460:	61bb      	str	r3, [r7, #24]
   return(result);
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d1e5      	bne.n	8007434 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2220      	movs	r2, #32
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e00f      	b.n	80074a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	4013      	ands	r3, r2
 800748e:	68ba      	ldr	r2, [r7, #8]
 8007490:	429a      	cmp	r2, r3
 8007492:	bf0c      	ite	eq
 8007494:	2301      	moveq	r3, #1
 8007496:	2300      	movne	r3, #0
 8007498:	b2db      	uxtb	r3, r3
 800749a:	461a      	mov	r2, r3
 800749c:	79fb      	ldrb	r3, [r7, #7]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d09f      	beq.n	80073e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074a2:	2300      	movs	r3, #0
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3740      	adds	r7, #64	; 0x40
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	4613      	mov	r3, r2
 80074b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	88fa      	ldrh	r2, [r7, #6]
 80074c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	88fa      	ldrh	r2, [r7, #6]
 80074ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2222      	movs	r2, #34	; 0x22
 80074d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68da      	ldr	r2, [r3, #12]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074f0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	695a      	ldr	r2, [r3, #20]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f042 0201 	orr.w	r2, r2, #1
 8007500:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68da      	ldr	r2, [r3, #12]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f042 0220 	orr.w	r2, r2, #32
 8007510:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007520:	b480      	push	{r7}
 8007522:	b095      	sub	sp, #84	; 0x54
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	330c      	adds	r3, #12
 800752e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007532:	e853 3f00 	ldrex	r3, [r3]
 8007536:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800753e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	330c      	adds	r3, #12
 8007546:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007548:	643a      	str	r2, [r7, #64]	; 0x40
 800754a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800754e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007550:	e841 2300 	strex	r3, r2, [r1]
 8007554:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1e5      	bne.n	8007528 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3314      	adds	r3, #20
 8007562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	e853 3f00 	ldrex	r3, [r3]
 800756a:	61fb      	str	r3, [r7, #28]
   return(result);
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	f023 0301 	bic.w	r3, r3, #1
 8007572:	64bb      	str	r3, [r7, #72]	; 0x48
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3314      	adds	r3, #20
 800757a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800757c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800757e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007582:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007584:	e841 2300 	strex	r3, r2, [r1]
 8007588:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800758a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1e5      	bne.n	800755c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007594:	2b01      	cmp	r3, #1
 8007596:	d119      	bne.n	80075cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	330c      	adds	r3, #12
 800759e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	e853 3f00 	ldrex	r3, [r3]
 80075a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f023 0310 	bic.w	r3, r3, #16
 80075ae:	647b      	str	r3, [r7, #68]	; 0x44
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	330c      	adds	r3, #12
 80075b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075b8:	61ba      	str	r2, [r7, #24]
 80075ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075bc:	6979      	ldr	r1, [r7, #20]
 80075be:	69ba      	ldr	r2, [r7, #24]
 80075c0:	e841 2300 	strex	r3, r2, [r1]
 80075c4:	613b      	str	r3, [r7, #16]
   return(result);
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1e5      	bne.n	8007598 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80075da:	bf00      	nop
 80075dc:	3754      	adds	r7, #84	; 0x54
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b084      	sub	sp, #16
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007600:	68f8      	ldr	r0, [r7, #12]
 8007602:	f7ff fecf 	bl	80073a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007606:	bf00      	nop
 8007608:	3710      	adds	r7, #16
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800760e:	b480      	push	{r7}
 8007610:	b085      	sub	sp, #20
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b21      	cmp	r3, #33	; 0x21
 8007620:	d13e      	bne.n	80076a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800762a:	d114      	bne.n	8007656 <UART_Transmit_IT+0x48>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d110      	bne.n	8007656 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a1b      	ldr	r3, [r3, #32]
 8007638:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007648:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	1c9a      	adds	r2, r3, #2
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	621a      	str	r2, [r3, #32]
 8007654:	e008      	b.n	8007668 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	1c59      	adds	r1, r3, #1
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6211      	str	r1, [r2, #32]
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800766c:	b29b      	uxth	r3, r3
 800766e:	3b01      	subs	r3, #1
 8007670:	b29b      	uxth	r3, r3
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	4619      	mov	r1, r3
 8007676:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10f      	bne.n	800769c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800768a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68da      	ldr	r2, [r3, #12]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800769a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	e000      	b.n	80076a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3714      	adds	r7, #20
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b082      	sub	sp, #8
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68da      	ldr	r2, [r3, #12]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2220      	movs	r2, #32
 80076ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7ff fe5e 	bl	8007390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b08c      	sub	sp, #48	; 0x30
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b22      	cmp	r3, #34	; 0x22
 80076f0:	f040 80ab 	bne.w	800784a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076fc:	d117      	bne.n	800772e <UART_Receive_IT+0x50>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d113      	bne.n	800772e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007706:	2300      	movs	r3, #0
 8007708:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	b29b      	uxth	r3, r3
 8007718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800771c:	b29a      	uxth	r2, r3
 800771e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007720:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007726:	1c9a      	adds	r2, r3, #2
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	629a      	str	r2, [r3, #40]	; 0x28
 800772c:	e026      	b.n	800777c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007732:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007734:	2300      	movs	r3, #0
 8007736:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007740:	d007      	beq.n	8007752 <UART_Receive_IT+0x74>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10a      	bne.n	8007760 <UART_Receive_IT+0x82>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d106      	bne.n	8007760 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	b2da      	uxtb	r2, r3
 800775a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800775c:	701a      	strb	r2, [r3, #0]
 800775e:	e008      	b.n	8007772 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	b2db      	uxtb	r3, r3
 8007768:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800776c:	b2da      	uxtb	r2, r3
 800776e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007770:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007780:	b29b      	uxth	r3, r3
 8007782:	3b01      	subs	r3, #1
 8007784:	b29b      	uxth	r3, r3
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	4619      	mov	r1, r3
 800778a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800778c:	2b00      	cmp	r3, #0
 800778e:	d15a      	bne.n	8007846 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68da      	ldr	r2, [r3, #12]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f022 0220 	bic.w	r2, r2, #32
 800779e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68da      	ldr	r2, [r3, #12]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	695a      	ldr	r2, [r3, #20]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f022 0201 	bic.w	r2, r2, #1
 80077be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2220      	movs	r2, #32
 80077c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d135      	bne.n	800783c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	330c      	adds	r3, #12
 80077dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	e853 3f00 	ldrex	r3, [r3]
 80077e4:	613b      	str	r3, [r7, #16]
   return(result);
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f023 0310 	bic.w	r3, r3, #16
 80077ec:	627b      	str	r3, [r7, #36]	; 0x24
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	330c      	adds	r3, #12
 80077f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077f6:	623a      	str	r2, [r7, #32]
 80077f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fa:	69f9      	ldr	r1, [r7, #28]
 80077fc:	6a3a      	ldr	r2, [r7, #32]
 80077fe:	e841 2300 	strex	r3, r2, [r1]
 8007802:	61bb      	str	r3, [r7, #24]
   return(result);
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1e5      	bne.n	80077d6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b10      	cmp	r3, #16
 8007816:	d10a      	bne.n	800782e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007818:	2300      	movs	r3, #0
 800781a:	60fb      	str	r3, [r7, #12]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	60fb      	str	r3, [r7, #12]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	60fb      	str	r3, [r7, #12]
 800782c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007832:	4619      	mov	r1, r3
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7ff fdbf 	bl	80073b8 <HAL_UARTEx_RxEventCallback>
 800783a:	e002      	b.n	8007842 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f7fb fbfb 	bl	8003038 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007842:	2300      	movs	r3, #0
 8007844:	e002      	b.n	800784c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007846:	2300      	movs	r3, #0
 8007848:	e000      	b.n	800784c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800784a:	2302      	movs	r3, #2
  }
}
 800784c:	4618      	mov	r0, r3
 800784e:	3730      	adds	r7, #48	; 0x30
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007858:	b0c0      	sub	sp, #256	; 0x100
 800785a:	af00      	add	r7, sp, #0
 800785c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800786c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007870:	68d9      	ldr	r1, [r3, #12]
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	ea40 0301 	orr.w	r3, r0, r1
 800787c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800787e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007882:	689a      	ldr	r2, [r3, #8]
 8007884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	431a      	orrs	r2, r3
 800788c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	431a      	orrs	r2, r3
 8007894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	4313      	orrs	r3, r2
 800789c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80078a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80078ac:	f021 010c 	bic.w	r1, r1, #12
 80078b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80078ba:	430b      	orrs	r3, r1
 80078bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80078be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	695b      	ldr	r3, [r3, #20]
 80078c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80078ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078ce:	6999      	ldr	r1, [r3, #24]
 80078d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	ea40 0301 	orr.w	r3, r0, r1
 80078da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	4b8f      	ldr	r3, [pc, #572]	; (8007b20 <UART_SetConfig+0x2cc>)
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d005      	beq.n	80078f4 <UART_SetConfig+0xa0>
 80078e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	4b8d      	ldr	r3, [pc, #564]	; (8007b24 <UART_SetConfig+0x2d0>)
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d104      	bne.n	80078fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078f4:	f7fd fbf8 	bl	80050e8 <HAL_RCC_GetPCLK2Freq>
 80078f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80078fc:	e003      	b.n	8007906 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078fe:	f7fd fbdf 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8007902:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800790a:	69db      	ldr	r3, [r3, #28]
 800790c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007910:	f040 810c 	bne.w	8007b2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007914:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007918:	2200      	movs	r2, #0
 800791a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800791e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007922:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007926:	4622      	mov	r2, r4
 8007928:	462b      	mov	r3, r5
 800792a:	1891      	adds	r1, r2, r2
 800792c:	65b9      	str	r1, [r7, #88]	; 0x58
 800792e:	415b      	adcs	r3, r3
 8007930:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007932:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007936:	4621      	mov	r1, r4
 8007938:	eb12 0801 	adds.w	r8, r2, r1
 800793c:	4629      	mov	r1, r5
 800793e:	eb43 0901 	adc.w	r9, r3, r1
 8007942:	f04f 0200 	mov.w	r2, #0
 8007946:	f04f 0300 	mov.w	r3, #0
 800794a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800794e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007956:	4690      	mov	r8, r2
 8007958:	4699      	mov	r9, r3
 800795a:	4623      	mov	r3, r4
 800795c:	eb18 0303 	adds.w	r3, r8, r3
 8007960:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007964:	462b      	mov	r3, r5
 8007966:	eb49 0303 	adc.w	r3, r9, r3
 800796a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800796e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800797a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800797e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007982:	460b      	mov	r3, r1
 8007984:	18db      	adds	r3, r3, r3
 8007986:	653b      	str	r3, [r7, #80]	; 0x50
 8007988:	4613      	mov	r3, r2
 800798a:	eb42 0303 	adc.w	r3, r2, r3
 800798e:	657b      	str	r3, [r7, #84]	; 0x54
 8007990:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007994:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007998:	f7f8 fc6a 	bl	8000270 <__aeabi_uldivmod>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4b61      	ldr	r3, [pc, #388]	; (8007b28 <UART_SetConfig+0x2d4>)
 80079a2:	fba3 2302 	umull	r2, r3, r3, r2
 80079a6:	095b      	lsrs	r3, r3, #5
 80079a8:	011c      	lsls	r4, r3, #4
 80079aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079ae:	2200      	movs	r2, #0
 80079b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80079b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80079bc:	4642      	mov	r2, r8
 80079be:	464b      	mov	r3, r9
 80079c0:	1891      	adds	r1, r2, r2
 80079c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80079c4:	415b      	adcs	r3, r3
 80079c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80079cc:	4641      	mov	r1, r8
 80079ce:	eb12 0a01 	adds.w	sl, r2, r1
 80079d2:	4649      	mov	r1, r9
 80079d4:	eb43 0b01 	adc.w	fp, r3, r1
 80079d8:	f04f 0200 	mov.w	r2, #0
 80079dc:	f04f 0300 	mov.w	r3, #0
 80079e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079ec:	4692      	mov	sl, r2
 80079ee:	469b      	mov	fp, r3
 80079f0:	4643      	mov	r3, r8
 80079f2:	eb1a 0303 	adds.w	r3, sl, r3
 80079f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80079fa:	464b      	mov	r3, r9
 80079fc:	eb4b 0303 	adc.w	r3, fp, r3
 8007a00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a10:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007a14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	18db      	adds	r3, r3, r3
 8007a1c:	643b      	str	r3, [r7, #64]	; 0x40
 8007a1e:	4613      	mov	r3, r2
 8007a20:	eb42 0303 	adc.w	r3, r2, r3
 8007a24:	647b      	str	r3, [r7, #68]	; 0x44
 8007a26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007a2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007a2e:	f7f8 fc1f 	bl	8000270 <__aeabi_uldivmod>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	4611      	mov	r1, r2
 8007a38:	4b3b      	ldr	r3, [pc, #236]	; (8007b28 <UART_SetConfig+0x2d4>)
 8007a3a:	fba3 2301 	umull	r2, r3, r3, r1
 8007a3e:	095b      	lsrs	r3, r3, #5
 8007a40:	2264      	movs	r2, #100	; 0x64
 8007a42:	fb02 f303 	mul.w	r3, r2, r3
 8007a46:	1acb      	subs	r3, r1, r3
 8007a48:	00db      	lsls	r3, r3, #3
 8007a4a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007a4e:	4b36      	ldr	r3, [pc, #216]	; (8007b28 <UART_SetConfig+0x2d4>)
 8007a50:	fba3 2302 	umull	r2, r3, r3, r2
 8007a54:	095b      	lsrs	r3, r3, #5
 8007a56:	005b      	lsls	r3, r3, #1
 8007a58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a5c:	441c      	add	r4, r3
 8007a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a68:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007a6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007a70:	4642      	mov	r2, r8
 8007a72:	464b      	mov	r3, r9
 8007a74:	1891      	adds	r1, r2, r2
 8007a76:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a78:	415b      	adcs	r3, r3
 8007a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007a80:	4641      	mov	r1, r8
 8007a82:	1851      	adds	r1, r2, r1
 8007a84:	6339      	str	r1, [r7, #48]	; 0x30
 8007a86:	4649      	mov	r1, r9
 8007a88:	414b      	adcs	r3, r1
 8007a8a:	637b      	str	r3, [r7, #52]	; 0x34
 8007a8c:	f04f 0200 	mov.w	r2, #0
 8007a90:	f04f 0300 	mov.w	r3, #0
 8007a94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007a98:	4659      	mov	r1, fp
 8007a9a:	00cb      	lsls	r3, r1, #3
 8007a9c:	4651      	mov	r1, sl
 8007a9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007aa2:	4651      	mov	r1, sl
 8007aa4:	00ca      	lsls	r2, r1, #3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4603      	mov	r3, r0
 8007aac:	4642      	mov	r2, r8
 8007aae:	189b      	adds	r3, r3, r2
 8007ab0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ab4:	464b      	mov	r3, r9
 8007ab6:	460a      	mov	r2, r1
 8007ab8:	eb42 0303 	adc.w	r3, r2, r3
 8007abc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007acc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ad0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	18db      	adds	r3, r3, r3
 8007ad8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ada:	4613      	mov	r3, r2
 8007adc:	eb42 0303 	adc.w	r3, r2, r3
 8007ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ae6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007aea:	f7f8 fbc1 	bl	8000270 <__aeabi_uldivmod>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	4b0d      	ldr	r3, [pc, #52]	; (8007b28 <UART_SetConfig+0x2d4>)
 8007af4:	fba3 1302 	umull	r1, r3, r3, r2
 8007af8:	095b      	lsrs	r3, r3, #5
 8007afa:	2164      	movs	r1, #100	; 0x64
 8007afc:	fb01 f303 	mul.w	r3, r1, r3
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	00db      	lsls	r3, r3, #3
 8007b04:	3332      	adds	r3, #50	; 0x32
 8007b06:	4a08      	ldr	r2, [pc, #32]	; (8007b28 <UART_SetConfig+0x2d4>)
 8007b08:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0c:	095b      	lsrs	r3, r3, #5
 8007b0e:	f003 0207 	and.w	r2, r3, #7
 8007b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4422      	add	r2, r4
 8007b1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b1c:	e106      	b.n	8007d2c <UART_SetConfig+0x4d8>
 8007b1e:	bf00      	nop
 8007b20:	40011000 	.word	0x40011000
 8007b24:	40011400 	.word	0x40011400
 8007b28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b30:	2200      	movs	r2, #0
 8007b32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007b36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007b3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007b3e:	4642      	mov	r2, r8
 8007b40:	464b      	mov	r3, r9
 8007b42:	1891      	adds	r1, r2, r2
 8007b44:	6239      	str	r1, [r7, #32]
 8007b46:	415b      	adcs	r3, r3
 8007b48:	627b      	str	r3, [r7, #36]	; 0x24
 8007b4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b4e:	4641      	mov	r1, r8
 8007b50:	1854      	adds	r4, r2, r1
 8007b52:	4649      	mov	r1, r9
 8007b54:	eb43 0501 	adc.w	r5, r3, r1
 8007b58:	f04f 0200 	mov.w	r2, #0
 8007b5c:	f04f 0300 	mov.w	r3, #0
 8007b60:	00eb      	lsls	r3, r5, #3
 8007b62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b66:	00e2      	lsls	r2, r4, #3
 8007b68:	4614      	mov	r4, r2
 8007b6a:	461d      	mov	r5, r3
 8007b6c:	4643      	mov	r3, r8
 8007b6e:	18e3      	adds	r3, r4, r3
 8007b70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007b74:	464b      	mov	r3, r9
 8007b76:	eb45 0303 	adc.w	r3, r5, r3
 8007b7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007b8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007b8e:	f04f 0200 	mov.w	r2, #0
 8007b92:	f04f 0300 	mov.w	r3, #0
 8007b96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007b9a:	4629      	mov	r1, r5
 8007b9c:	008b      	lsls	r3, r1, #2
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ba4:	4621      	mov	r1, r4
 8007ba6:	008a      	lsls	r2, r1, #2
 8007ba8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007bac:	f7f8 fb60 	bl	8000270 <__aeabi_uldivmod>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	4b60      	ldr	r3, [pc, #384]	; (8007d38 <UART_SetConfig+0x4e4>)
 8007bb6:	fba3 2302 	umull	r2, r3, r3, r2
 8007bba:	095b      	lsrs	r3, r3, #5
 8007bbc:	011c      	lsls	r4, r3, #4
 8007bbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007bc8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007bcc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	1891      	adds	r1, r2, r2
 8007bd6:	61b9      	str	r1, [r7, #24]
 8007bd8:	415b      	adcs	r3, r3
 8007bda:	61fb      	str	r3, [r7, #28]
 8007bdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007be0:	4641      	mov	r1, r8
 8007be2:	1851      	adds	r1, r2, r1
 8007be4:	6139      	str	r1, [r7, #16]
 8007be6:	4649      	mov	r1, r9
 8007be8:	414b      	adcs	r3, r1
 8007bea:	617b      	str	r3, [r7, #20]
 8007bec:	f04f 0200 	mov.w	r2, #0
 8007bf0:	f04f 0300 	mov.w	r3, #0
 8007bf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bf8:	4659      	mov	r1, fp
 8007bfa:	00cb      	lsls	r3, r1, #3
 8007bfc:	4651      	mov	r1, sl
 8007bfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c02:	4651      	mov	r1, sl
 8007c04:	00ca      	lsls	r2, r1, #3
 8007c06:	4610      	mov	r0, r2
 8007c08:	4619      	mov	r1, r3
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	4642      	mov	r2, r8
 8007c0e:	189b      	adds	r3, r3, r2
 8007c10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007c14:	464b      	mov	r3, r9
 8007c16:	460a      	mov	r2, r1
 8007c18:	eb42 0303 	adc.w	r3, r2, r3
 8007c1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	67bb      	str	r3, [r7, #120]	; 0x78
 8007c2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007c2c:	f04f 0200 	mov.w	r2, #0
 8007c30:	f04f 0300 	mov.w	r3, #0
 8007c34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007c38:	4649      	mov	r1, r9
 8007c3a:	008b      	lsls	r3, r1, #2
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c42:	4641      	mov	r1, r8
 8007c44:	008a      	lsls	r2, r1, #2
 8007c46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007c4a:	f7f8 fb11 	bl	8000270 <__aeabi_uldivmod>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4611      	mov	r1, r2
 8007c54:	4b38      	ldr	r3, [pc, #224]	; (8007d38 <UART_SetConfig+0x4e4>)
 8007c56:	fba3 2301 	umull	r2, r3, r3, r1
 8007c5a:	095b      	lsrs	r3, r3, #5
 8007c5c:	2264      	movs	r2, #100	; 0x64
 8007c5e:	fb02 f303 	mul.w	r3, r2, r3
 8007c62:	1acb      	subs	r3, r1, r3
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	3332      	adds	r3, #50	; 0x32
 8007c68:	4a33      	ldr	r2, [pc, #204]	; (8007d38 <UART_SetConfig+0x4e4>)
 8007c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6e:	095b      	lsrs	r3, r3, #5
 8007c70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c74:	441c      	add	r4, r3
 8007c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	673b      	str	r3, [r7, #112]	; 0x70
 8007c7e:	677a      	str	r2, [r7, #116]	; 0x74
 8007c80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007c84:	4642      	mov	r2, r8
 8007c86:	464b      	mov	r3, r9
 8007c88:	1891      	adds	r1, r2, r2
 8007c8a:	60b9      	str	r1, [r7, #8]
 8007c8c:	415b      	adcs	r3, r3
 8007c8e:	60fb      	str	r3, [r7, #12]
 8007c90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c94:	4641      	mov	r1, r8
 8007c96:	1851      	adds	r1, r2, r1
 8007c98:	6039      	str	r1, [r7, #0]
 8007c9a:	4649      	mov	r1, r9
 8007c9c:	414b      	adcs	r3, r1
 8007c9e:	607b      	str	r3, [r7, #4]
 8007ca0:	f04f 0200 	mov.w	r2, #0
 8007ca4:	f04f 0300 	mov.w	r3, #0
 8007ca8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007cac:	4659      	mov	r1, fp
 8007cae:	00cb      	lsls	r3, r1, #3
 8007cb0:	4651      	mov	r1, sl
 8007cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cb6:	4651      	mov	r1, sl
 8007cb8:	00ca      	lsls	r2, r1, #3
 8007cba:	4610      	mov	r0, r2
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	189b      	adds	r3, r3, r2
 8007cc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	460a      	mov	r2, r1
 8007cca:	eb42 0303 	adc.w	r3, r2, r3
 8007cce:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	663b      	str	r3, [r7, #96]	; 0x60
 8007cda:	667a      	str	r2, [r7, #100]	; 0x64
 8007cdc:	f04f 0200 	mov.w	r2, #0
 8007ce0:	f04f 0300 	mov.w	r3, #0
 8007ce4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007ce8:	4649      	mov	r1, r9
 8007cea:	008b      	lsls	r3, r1, #2
 8007cec:	4641      	mov	r1, r8
 8007cee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cf2:	4641      	mov	r1, r8
 8007cf4:	008a      	lsls	r2, r1, #2
 8007cf6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007cfa:	f7f8 fab9 	bl	8000270 <__aeabi_uldivmod>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	4b0d      	ldr	r3, [pc, #52]	; (8007d38 <UART_SetConfig+0x4e4>)
 8007d04:	fba3 1302 	umull	r1, r3, r3, r2
 8007d08:	095b      	lsrs	r3, r3, #5
 8007d0a:	2164      	movs	r1, #100	; 0x64
 8007d0c:	fb01 f303 	mul.w	r3, r1, r3
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	011b      	lsls	r3, r3, #4
 8007d14:	3332      	adds	r3, #50	; 0x32
 8007d16:	4a08      	ldr	r2, [pc, #32]	; (8007d38 <UART_SetConfig+0x4e4>)
 8007d18:	fba2 2303 	umull	r2, r3, r2, r3
 8007d1c:	095b      	lsrs	r3, r3, #5
 8007d1e:	f003 020f 	and.w	r2, r3, #15
 8007d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4422      	add	r2, r4
 8007d2a:	609a      	str	r2, [r3, #8]
}
 8007d2c:	bf00      	nop
 8007d2e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007d32:	46bd      	mov	sp, r7
 8007d34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d38:	51eb851f 	.word	0x51eb851f

08007d3c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8007d46:	2300      	movs	r3, #0
 8007d48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d54:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	4b20      	ldr	r3, [pc, #128]	; (8007ddc <FSMC_NORSRAM_Init+0xa0>)
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007d66:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007d6c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007d72:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007d78:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007d7e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007d84:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007d8a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8007d90:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007d96:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007d9c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8007da2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8007da8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	2b08      	cmp	r3, #8
 8007db6:	d103      	bne.n	8007dc0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dbe:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	68f9      	ldr	r1, [r7, #12]
 8007dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3714      	adds	r7, #20
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	fff00080 	.word	0xfff00080

08007de0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b087      	sub	sp, #28
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	1c5a      	adds	r2, r3, #1
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dfa:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007e02:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007e0e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007e16:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007e1e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	3b01      	subs	r3, #1
 8007e26:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007e28:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	695b      	ldr	r3, [r3, #20]
 8007e2e:	3b02      	subs	r3, #2
 8007e30:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007e32:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6979      	ldr	r1, [r7, #20]
 8007e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	371c      	adds	r7, #28
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
	...

08007e5c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b087      	sub	sp, #28
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	60f8      	str	r0, [r7, #12]
 8007e64:	60b9      	str	r1, [r7, #8]
 8007e66:	607a      	str	r2, [r7, #4]
 8007e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e74:	d122      	bne.n	8007ebc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007e80:	697a      	ldr	r2, [r7, #20]
 8007e82:	4b15      	ldr	r3, [pc, #84]	; (8007ed8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007e84:	4013      	ands	r3, r2
 8007e86:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007e92:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007e9a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8007ea2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007ea8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	6979      	ldr	r1, [r7, #20]
 8007eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007eba:	e005      	b.n	8007ec8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	371c      	adds	r7, #28
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	cff00000 	.word	0xcff00000

08007edc <rand>:
 8007edc:	4b16      	ldr	r3, [pc, #88]	; (8007f38 <rand+0x5c>)
 8007ede:	b510      	push	{r4, lr}
 8007ee0:	681c      	ldr	r4, [r3, #0]
 8007ee2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007ee4:	b9b3      	cbnz	r3, 8007f14 <rand+0x38>
 8007ee6:	2018      	movs	r0, #24
 8007ee8:	f000 fa22 	bl	8008330 <malloc>
 8007eec:	4602      	mov	r2, r0
 8007eee:	6320      	str	r0, [r4, #48]	; 0x30
 8007ef0:	b920      	cbnz	r0, 8007efc <rand+0x20>
 8007ef2:	4b12      	ldr	r3, [pc, #72]	; (8007f3c <rand+0x60>)
 8007ef4:	4812      	ldr	r0, [pc, #72]	; (8007f40 <rand+0x64>)
 8007ef6:	2152      	movs	r1, #82	; 0x52
 8007ef8:	f000 f9b0 	bl	800825c <__assert_func>
 8007efc:	4911      	ldr	r1, [pc, #68]	; (8007f44 <rand+0x68>)
 8007efe:	4b12      	ldr	r3, [pc, #72]	; (8007f48 <rand+0x6c>)
 8007f00:	e9c0 1300 	strd	r1, r3, [r0]
 8007f04:	4b11      	ldr	r3, [pc, #68]	; (8007f4c <rand+0x70>)
 8007f06:	6083      	str	r3, [r0, #8]
 8007f08:	230b      	movs	r3, #11
 8007f0a:	8183      	strh	r3, [r0, #12]
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	2001      	movs	r0, #1
 8007f10:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007f14:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007f16:	480e      	ldr	r0, [pc, #56]	; (8007f50 <rand+0x74>)
 8007f18:	690b      	ldr	r3, [r1, #16]
 8007f1a:	694c      	ldr	r4, [r1, #20]
 8007f1c:	4a0d      	ldr	r2, [pc, #52]	; (8007f54 <rand+0x78>)
 8007f1e:	4358      	muls	r0, r3
 8007f20:	fb02 0004 	mla	r0, r2, r4, r0
 8007f24:	fba3 3202 	umull	r3, r2, r3, r2
 8007f28:	3301      	adds	r3, #1
 8007f2a:	eb40 0002 	adc.w	r0, r0, r2
 8007f2e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007f32:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007f36:	bd10      	pop	{r4, pc}
 8007f38:	20000088 	.word	0x20000088
 8007f3c:	0800beb0 	.word	0x0800beb0
 8007f40:	0800bec7 	.word	0x0800bec7
 8007f44:	abcd330e 	.word	0xabcd330e
 8007f48:	e66d1234 	.word	0xe66d1234
 8007f4c:	0005deec 	.word	0x0005deec
 8007f50:	5851f42d 	.word	0x5851f42d
 8007f54:	4c957f2d 	.word	0x4c957f2d

08007f58 <std>:
 8007f58:	2300      	movs	r3, #0
 8007f5a:	b510      	push	{r4, lr}
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f66:	6083      	str	r3, [r0, #8]
 8007f68:	8181      	strh	r1, [r0, #12]
 8007f6a:	6643      	str	r3, [r0, #100]	; 0x64
 8007f6c:	81c2      	strh	r2, [r0, #14]
 8007f6e:	6183      	str	r3, [r0, #24]
 8007f70:	4619      	mov	r1, r3
 8007f72:	2208      	movs	r2, #8
 8007f74:	305c      	adds	r0, #92	; 0x5c
 8007f76:	f000 f8f4 	bl	8008162 <memset>
 8007f7a:	4b0d      	ldr	r3, [pc, #52]	; (8007fb0 <std+0x58>)
 8007f7c:	6263      	str	r3, [r4, #36]	; 0x24
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	; (8007fb4 <std+0x5c>)
 8007f80:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f82:	4b0d      	ldr	r3, [pc, #52]	; (8007fb8 <std+0x60>)
 8007f84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f86:	4b0d      	ldr	r3, [pc, #52]	; (8007fbc <std+0x64>)
 8007f88:	6323      	str	r3, [r4, #48]	; 0x30
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	; (8007fc0 <std+0x68>)
 8007f8c:	6224      	str	r4, [r4, #32]
 8007f8e:	429c      	cmp	r4, r3
 8007f90:	d006      	beq.n	8007fa0 <std+0x48>
 8007f92:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007f96:	4294      	cmp	r4, r2
 8007f98:	d002      	beq.n	8007fa0 <std+0x48>
 8007f9a:	33d0      	adds	r3, #208	; 0xd0
 8007f9c:	429c      	cmp	r4, r3
 8007f9e:	d105      	bne.n	8007fac <std+0x54>
 8007fa0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fa8:	f000 b954 	b.w	8008254 <__retarget_lock_init_recursive>
 8007fac:	bd10      	pop	{r4, pc}
 8007fae:	bf00      	nop
 8007fb0:	080080dd 	.word	0x080080dd
 8007fb4:	080080ff 	.word	0x080080ff
 8007fb8:	08008137 	.word	0x08008137
 8007fbc:	0800815b 	.word	0x0800815b
 8007fc0:	20000404 	.word	0x20000404

08007fc4 <stdio_exit_handler>:
 8007fc4:	4a02      	ldr	r2, [pc, #8]	; (8007fd0 <stdio_exit_handler+0xc>)
 8007fc6:	4903      	ldr	r1, [pc, #12]	; (8007fd4 <stdio_exit_handler+0x10>)
 8007fc8:	4803      	ldr	r0, [pc, #12]	; (8007fd8 <stdio_exit_handler+0x14>)
 8007fca:	f000 b869 	b.w	80080a0 <_fwalk_sglue>
 8007fce:	bf00      	nop
 8007fd0:	20000030 	.word	0x20000030
 8007fd4:	080088c5 	.word	0x080088c5
 8007fd8:	2000003c 	.word	0x2000003c

08007fdc <cleanup_stdio>:
 8007fdc:	6841      	ldr	r1, [r0, #4]
 8007fde:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <cleanup_stdio+0x34>)
 8007fe0:	4299      	cmp	r1, r3
 8007fe2:	b510      	push	{r4, lr}
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	d001      	beq.n	8007fec <cleanup_stdio+0x10>
 8007fe8:	f000 fc6c 	bl	80088c4 <_fflush_r>
 8007fec:	68a1      	ldr	r1, [r4, #8]
 8007fee:	4b09      	ldr	r3, [pc, #36]	; (8008014 <cleanup_stdio+0x38>)
 8007ff0:	4299      	cmp	r1, r3
 8007ff2:	d002      	beq.n	8007ffa <cleanup_stdio+0x1e>
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f000 fc65 	bl	80088c4 <_fflush_r>
 8007ffa:	68e1      	ldr	r1, [r4, #12]
 8007ffc:	4b06      	ldr	r3, [pc, #24]	; (8008018 <cleanup_stdio+0x3c>)
 8007ffe:	4299      	cmp	r1, r3
 8008000:	d004      	beq.n	800800c <cleanup_stdio+0x30>
 8008002:	4620      	mov	r0, r4
 8008004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008008:	f000 bc5c 	b.w	80088c4 <_fflush_r>
 800800c:	bd10      	pop	{r4, pc}
 800800e:	bf00      	nop
 8008010:	20000404 	.word	0x20000404
 8008014:	2000046c 	.word	0x2000046c
 8008018:	200004d4 	.word	0x200004d4

0800801c <global_stdio_init.part.0>:
 800801c:	b510      	push	{r4, lr}
 800801e:	4b0b      	ldr	r3, [pc, #44]	; (800804c <global_stdio_init.part.0+0x30>)
 8008020:	4c0b      	ldr	r4, [pc, #44]	; (8008050 <global_stdio_init.part.0+0x34>)
 8008022:	4a0c      	ldr	r2, [pc, #48]	; (8008054 <global_stdio_init.part.0+0x38>)
 8008024:	601a      	str	r2, [r3, #0]
 8008026:	4620      	mov	r0, r4
 8008028:	2200      	movs	r2, #0
 800802a:	2104      	movs	r1, #4
 800802c:	f7ff ff94 	bl	8007f58 <std>
 8008030:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008034:	2201      	movs	r2, #1
 8008036:	2109      	movs	r1, #9
 8008038:	f7ff ff8e 	bl	8007f58 <std>
 800803c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008040:	2202      	movs	r2, #2
 8008042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008046:	2112      	movs	r1, #18
 8008048:	f7ff bf86 	b.w	8007f58 <std>
 800804c:	2000053c 	.word	0x2000053c
 8008050:	20000404 	.word	0x20000404
 8008054:	08007fc5 	.word	0x08007fc5

08008058 <__sfp_lock_acquire>:
 8008058:	4801      	ldr	r0, [pc, #4]	; (8008060 <__sfp_lock_acquire+0x8>)
 800805a:	f000 b8fc 	b.w	8008256 <__retarget_lock_acquire_recursive>
 800805e:	bf00      	nop
 8008060:	20000545 	.word	0x20000545

08008064 <__sfp_lock_release>:
 8008064:	4801      	ldr	r0, [pc, #4]	; (800806c <__sfp_lock_release+0x8>)
 8008066:	f000 b8f7 	b.w	8008258 <__retarget_lock_release_recursive>
 800806a:	bf00      	nop
 800806c:	20000545 	.word	0x20000545

08008070 <__sinit>:
 8008070:	b510      	push	{r4, lr}
 8008072:	4604      	mov	r4, r0
 8008074:	f7ff fff0 	bl	8008058 <__sfp_lock_acquire>
 8008078:	6a23      	ldr	r3, [r4, #32]
 800807a:	b11b      	cbz	r3, 8008084 <__sinit+0x14>
 800807c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008080:	f7ff bff0 	b.w	8008064 <__sfp_lock_release>
 8008084:	4b04      	ldr	r3, [pc, #16]	; (8008098 <__sinit+0x28>)
 8008086:	6223      	str	r3, [r4, #32]
 8008088:	4b04      	ldr	r3, [pc, #16]	; (800809c <__sinit+0x2c>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1f5      	bne.n	800807c <__sinit+0xc>
 8008090:	f7ff ffc4 	bl	800801c <global_stdio_init.part.0>
 8008094:	e7f2      	b.n	800807c <__sinit+0xc>
 8008096:	bf00      	nop
 8008098:	08007fdd 	.word	0x08007fdd
 800809c:	2000053c 	.word	0x2000053c

080080a0 <_fwalk_sglue>:
 80080a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a4:	4607      	mov	r7, r0
 80080a6:	4688      	mov	r8, r1
 80080a8:	4614      	mov	r4, r2
 80080aa:	2600      	movs	r6, #0
 80080ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080b0:	f1b9 0901 	subs.w	r9, r9, #1
 80080b4:	d505      	bpl.n	80080c2 <_fwalk_sglue+0x22>
 80080b6:	6824      	ldr	r4, [r4, #0]
 80080b8:	2c00      	cmp	r4, #0
 80080ba:	d1f7      	bne.n	80080ac <_fwalk_sglue+0xc>
 80080bc:	4630      	mov	r0, r6
 80080be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d907      	bls.n	80080d8 <_fwalk_sglue+0x38>
 80080c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080cc:	3301      	adds	r3, #1
 80080ce:	d003      	beq.n	80080d8 <_fwalk_sglue+0x38>
 80080d0:	4629      	mov	r1, r5
 80080d2:	4638      	mov	r0, r7
 80080d4:	47c0      	blx	r8
 80080d6:	4306      	orrs	r6, r0
 80080d8:	3568      	adds	r5, #104	; 0x68
 80080da:	e7e9      	b.n	80080b0 <_fwalk_sglue+0x10>

080080dc <__sread>:
 80080dc:	b510      	push	{r4, lr}
 80080de:	460c      	mov	r4, r1
 80080e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e4:	f000 f868 	bl	80081b8 <_read_r>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	bfab      	itete	ge
 80080ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080ee:	89a3      	ldrhlt	r3, [r4, #12]
 80080f0:	181b      	addge	r3, r3, r0
 80080f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080f6:	bfac      	ite	ge
 80080f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80080fa:	81a3      	strhlt	r3, [r4, #12]
 80080fc:	bd10      	pop	{r4, pc}

080080fe <__swrite>:
 80080fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008102:	461f      	mov	r7, r3
 8008104:	898b      	ldrh	r3, [r1, #12]
 8008106:	05db      	lsls	r3, r3, #23
 8008108:	4605      	mov	r5, r0
 800810a:	460c      	mov	r4, r1
 800810c:	4616      	mov	r6, r2
 800810e:	d505      	bpl.n	800811c <__swrite+0x1e>
 8008110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008114:	2302      	movs	r3, #2
 8008116:	2200      	movs	r2, #0
 8008118:	f000 f83c 	bl	8008194 <_lseek_r>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	4632      	mov	r2, r6
 800812a:	463b      	mov	r3, r7
 800812c:	4628      	mov	r0, r5
 800812e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008132:	f000 b853 	b.w	80081dc <_write_r>

08008136 <__sseek>:
 8008136:	b510      	push	{r4, lr}
 8008138:	460c      	mov	r4, r1
 800813a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800813e:	f000 f829 	bl	8008194 <_lseek_r>
 8008142:	1c43      	adds	r3, r0, #1
 8008144:	89a3      	ldrh	r3, [r4, #12]
 8008146:	bf15      	itete	ne
 8008148:	6560      	strne	r0, [r4, #84]	; 0x54
 800814a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800814e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008152:	81a3      	strheq	r3, [r4, #12]
 8008154:	bf18      	it	ne
 8008156:	81a3      	strhne	r3, [r4, #12]
 8008158:	bd10      	pop	{r4, pc}

0800815a <__sclose>:
 800815a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800815e:	f000 b809 	b.w	8008174 <_close_r>

08008162 <memset>:
 8008162:	4402      	add	r2, r0
 8008164:	4603      	mov	r3, r0
 8008166:	4293      	cmp	r3, r2
 8008168:	d100      	bne.n	800816c <memset+0xa>
 800816a:	4770      	bx	lr
 800816c:	f803 1b01 	strb.w	r1, [r3], #1
 8008170:	e7f9      	b.n	8008166 <memset+0x4>
	...

08008174 <_close_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4d06      	ldr	r5, [pc, #24]	; (8008190 <_close_r+0x1c>)
 8008178:	2300      	movs	r3, #0
 800817a:	4604      	mov	r4, r0
 800817c:	4608      	mov	r0, r1
 800817e:	602b      	str	r3, [r5, #0]
 8008180:	f7fa fd67 	bl	8002c52 <_close>
 8008184:	1c43      	adds	r3, r0, #1
 8008186:	d102      	bne.n	800818e <_close_r+0x1a>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	b103      	cbz	r3, 800818e <_close_r+0x1a>
 800818c:	6023      	str	r3, [r4, #0]
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	20000540 	.word	0x20000540

08008194 <_lseek_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	4d07      	ldr	r5, [pc, #28]	; (80081b4 <_lseek_r+0x20>)
 8008198:	4604      	mov	r4, r0
 800819a:	4608      	mov	r0, r1
 800819c:	4611      	mov	r1, r2
 800819e:	2200      	movs	r2, #0
 80081a0:	602a      	str	r2, [r5, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f7fa fd7c 	bl	8002ca0 <_lseek>
 80081a8:	1c43      	adds	r3, r0, #1
 80081aa:	d102      	bne.n	80081b2 <_lseek_r+0x1e>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	b103      	cbz	r3, 80081b2 <_lseek_r+0x1e>
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	bd38      	pop	{r3, r4, r5, pc}
 80081b4:	20000540 	.word	0x20000540

080081b8 <_read_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d07      	ldr	r5, [pc, #28]	; (80081d8 <_read_r+0x20>)
 80081bc:	4604      	mov	r4, r0
 80081be:	4608      	mov	r0, r1
 80081c0:	4611      	mov	r1, r2
 80081c2:	2200      	movs	r2, #0
 80081c4:	602a      	str	r2, [r5, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	f7fa fd0a 	bl	8002be0 <_read>
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	d102      	bne.n	80081d6 <_read_r+0x1e>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	b103      	cbz	r3, 80081d6 <_read_r+0x1e>
 80081d4:	6023      	str	r3, [r4, #0]
 80081d6:	bd38      	pop	{r3, r4, r5, pc}
 80081d8:	20000540 	.word	0x20000540

080081dc <_write_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4d07      	ldr	r5, [pc, #28]	; (80081fc <_write_r+0x20>)
 80081e0:	4604      	mov	r4, r0
 80081e2:	4608      	mov	r0, r1
 80081e4:	4611      	mov	r1, r2
 80081e6:	2200      	movs	r2, #0
 80081e8:	602a      	str	r2, [r5, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	f7fa fd15 	bl	8002c1a <_write>
 80081f0:	1c43      	adds	r3, r0, #1
 80081f2:	d102      	bne.n	80081fa <_write_r+0x1e>
 80081f4:	682b      	ldr	r3, [r5, #0]
 80081f6:	b103      	cbz	r3, 80081fa <_write_r+0x1e>
 80081f8:	6023      	str	r3, [r4, #0]
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	20000540 	.word	0x20000540

08008200 <__errno>:
 8008200:	4b01      	ldr	r3, [pc, #4]	; (8008208 <__errno+0x8>)
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	20000088 	.word	0x20000088

0800820c <__libc_init_array>:
 800820c:	b570      	push	{r4, r5, r6, lr}
 800820e:	4d0d      	ldr	r5, [pc, #52]	; (8008244 <__libc_init_array+0x38>)
 8008210:	4c0d      	ldr	r4, [pc, #52]	; (8008248 <__libc_init_array+0x3c>)
 8008212:	1b64      	subs	r4, r4, r5
 8008214:	10a4      	asrs	r4, r4, #2
 8008216:	2600      	movs	r6, #0
 8008218:	42a6      	cmp	r6, r4
 800821a:	d109      	bne.n	8008230 <__libc_init_array+0x24>
 800821c:	4d0b      	ldr	r5, [pc, #44]	; (800824c <__libc_init_array+0x40>)
 800821e:	4c0c      	ldr	r4, [pc, #48]	; (8008250 <__libc_init_array+0x44>)
 8008220:	f000 fe42 	bl	8008ea8 <_init>
 8008224:	1b64      	subs	r4, r4, r5
 8008226:	10a4      	asrs	r4, r4, #2
 8008228:	2600      	movs	r6, #0
 800822a:	42a6      	cmp	r6, r4
 800822c:	d105      	bne.n	800823a <__libc_init_array+0x2e>
 800822e:	bd70      	pop	{r4, r5, r6, pc}
 8008230:	f855 3b04 	ldr.w	r3, [r5], #4
 8008234:	4798      	blx	r3
 8008236:	3601      	adds	r6, #1
 8008238:	e7ee      	b.n	8008218 <__libc_init_array+0xc>
 800823a:	f855 3b04 	ldr.w	r3, [r5], #4
 800823e:	4798      	blx	r3
 8008240:	3601      	adds	r6, #1
 8008242:	e7f2      	b.n	800822a <__libc_init_array+0x1e>
 8008244:	0800bf98 	.word	0x0800bf98
 8008248:	0800bf98 	.word	0x0800bf98
 800824c:	0800bf98 	.word	0x0800bf98
 8008250:	0800bf9c 	.word	0x0800bf9c

08008254 <__retarget_lock_init_recursive>:
 8008254:	4770      	bx	lr

08008256 <__retarget_lock_acquire_recursive>:
 8008256:	4770      	bx	lr

08008258 <__retarget_lock_release_recursive>:
 8008258:	4770      	bx	lr
	...

0800825c <__assert_func>:
 800825c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800825e:	4614      	mov	r4, r2
 8008260:	461a      	mov	r2, r3
 8008262:	4b09      	ldr	r3, [pc, #36]	; (8008288 <__assert_func+0x2c>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4605      	mov	r5, r0
 8008268:	68d8      	ldr	r0, [r3, #12]
 800826a:	b14c      	cbz	r4, 8008280 <__assert_func+0x24>
 800826c:	4b07      	ldr	r3, [pc, #28]	; (800828c <__assert_func+0x30>)
 800826e:	9100      	str	r1, [sp, #0]
 8008270:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008274:	4906      	ldr	r1, [pc, #24]	; (8008290 <__assert_func+0x34>)
 8008276:	462b      	mov	r3, r5
 8008278:	f000 fb4c 	bl	8008914 <fiprintf>
 800827c:	f000 fb6c 	bl	8008958 <abort>
 8008280:	4b04      	ldr	r3, [pc, #16]	; (8008294 <__assert_func+0x38>)
 8008282:	461c      	mov	r4, r3
 8008284:	e7f3      	b.n	800826e <__assert_func+0x12>
 8008286:	bf00      	nop
 8008288:	20000088 	.word	0x20000088
 800828c:	0800bf1f 	.word	0x0800bf1f
 8008290:	0800bf2c 	.word	0x0800bf2c
 8008294:	0800bf5a 	.word	0x0800bf5a

08008298 <_free_r>:
 8008298:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800829a:	2900      	cmp	r1, #0
 800829c:	d044      	beq.n	8008328 <_free_r+0x90>
 800829e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082a2:	9001      	str	r0, [sp, #4]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f1a1 0404 	sub.w	r4, r1, #4
 80082aa:	bfb8      	it	lt
 80082ac:	18e4      	addlt	r4, r4, r3
 80082ae:	f000 f8e7 	bl	8008480 <__malloc_lock>
 80082b2:	4a1e      	ldr	r2, [pc, #120]	; (800832c <_free_r+0x94>)
 80082b4:	9801      	ldr	r0, [sp, #4]
 80082b6:	6813      	ldr	r3, [r2, #0]
 80082b8:	b933      	cbnz	r3, 80082c8 <_free_r+0x30>
 80082ba:	6063      	str	r3, [r4, #4]
 80082bc:	6014      	str	r4, [r2, #0]
 80082be:	b003      	add	sp, #12
 80082c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082c4:	f000 b8e2 	b.w	800848c <__malloc_unlock>
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	d908      	bls.n	80082de <_free_r+0x46>
 80082cc:	6825      	ldr	r5, [r4, #0]
 80082ce:	1961      	adds	r1, r4, r5
 80082d0:	428b      	cmp	r3, r1
 80082d2:	bf01      	itttt	eq
 80082d4:	6819      	ldreq	r1, [r3, #0]
 80082d6:	685b      	ldreq	r3, [r3, #4]
 80082d8:	1949      	addeq	r1, r1, r5
 80082da:	6021      	streq	r1, [r4, #0]
 80082dc:	e7ed      	b.n	80082ba <_free_r+0x22>
 80082de:	461a      	mov	r2, r3
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	b10b      	cbz	r3, 80082e8 <_free_r+0x50>
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	d9fa      	bls.n	80082de <_free_r+0x46>
 80082e8:	6811      	ldr	r1, [r2, #0]
 80082ea:	1855      	adds	r5, r2, r1
 80082ec:	42a5      	cmp	r5, r4
 80082ee:	d10b      	bne.n	8008308 <_free_r+0x70>
 80082f0:	6824      	ldr	r4, [r4, #0]
 80082f2:	4421      	add	r1, r4
 80082f4:	1854      	adds	r4, r2, r1
 80082f6:	42a3      	cmp	r3, r4
 80082f8:	6011      	str	r1, [r2, #0]
 80082fa:	d1e0      	bne.n	80082be <_free_r+0x26>
 80082fc:	681c      	ldr	r4, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	6053      	str	r3, [r2, #4]
 8008302:	440c      	add	r4, r1
 8008304:	6014      	str	r4, [r2, #0]
 8008306:	e7da      	b.n	80082be <_free_r+0x26>
 8008308:	d902      	bls.n	8008310 <_free_r+0x78>
 800830a:	230c      	movs	r3, #12
 800830c:	6003      	str	r3, [r0, #0]
 800830e:	e7d6      	b.n	80082be <_free_r+0x26>
 8008310:	6825      	ldr	r5, [r4, #0]
 8008312:	1961      	adds	r1, r4, r5
 8008314:	428b      	cmp	r3, r1
 8008316:	bf04      	itt	eq
 8008318:	6819      	ldreq	r1, [r3, #0]
 800831a:	685b      	ldreq	r3, [r3, #4]
 800831c:	6063      	str	r3, [r4, #4]
 800831e:	bf04      	itt	eq
 8008320:	1949      	addeq	r1, r1, r5
 8008322:	6021      	streq	r1, [r4, #0]
 8008324:	6054      	str	r4, [r2, #4]
 8008326:	e7ca      	b.n	80082be <_free_r+0x26>
 8008328:	b003      	add	sp, #12
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	20000548 	.word	0x20000548

08008330 <malloc>:
 8008330:	4b02      	ldr	r3, [pc, #8]	; (800833c <malloc+0xc>)
 8008332:	4601      	mov	r1, r0
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	f000 b823 	b.w	8008380 <_malloc_r>
 800833a:	bf00      	nop
 800833c:	20000088 	.word	0x20000088

08008340 <sbrk_aligned>:
 8008340:	b570      	push	{r4, r5, r6, lr}
 8008342:	4e0e      	ldr	r6, [pc, #56]	; (800837c <sbrk_aligned+0x3c>)
 8008344:	460c      	mov	r4, r1
 8008346:	6831      	ldr	r1, [r6, #0]
 8008348:	4605      	mov	r5, r0
 800834a:	b911      	cbnz	r1, 8008352 <sbrk_aligned+0x12>
 800834c:	f000 faf4 	bl	8008938 <_sbrk_r>
 8008350:	6030      	str	r0, [r6, #0]
 8008352:	4621      	mov	r1, r4
 8008354:	4628      	mov	r0, r5
 8008356:	f000 faef 	bl	8008938 <_sbrk_r>
 800835a:	1c43      	adds	r3, r0, #1
 800835c:	d00a      	beq.n	8008374 <sbrk_aligned+0x34>
 800835e:	1cc4      	adds	r4, r0, #3
 8008360:	f024 0403 	bic.w	r4, r4, #3
 8008364:	42a0      	cmp	r0, r4
 8008366:	d007      	beq.n	8008378 <sbrk_aligned+0x38>
 8008368:	1a21      	subs	r1, r4, r0
 800836a:	4628      	mov	r0, r5
 800836c:	f000 fae4 	bl	8008938 <_sbrk_r>
 8008370:	3001      	adds	r0, #1
 8008372:	d101      	bne.n	8008378 <sbrk_aligned+0x38>
 8008374:	f04f 34ff 	mov.w	r4, #4294967295
 8008378:	4620      	mov	r0, r4
 800837a:	bd70      	pop	{r4, r5, r6, pc}
 800837c:	2000054c 	.word	0x2000054c

08008380 <_malloc_r>:
 8008380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008384:	1ccd      	adds	r5, r1, #3
 8008386:	f025 0503 	bic.w	r5, r5, #3
 800838a:	3508      	adds	r5, #8
 800838c:	2d0c      	cmp	r5, #12
 800838e:	bf38      	it	cc
 8008390:	250c      	movcc	r5, #12
 8008392:	2d00      	cmp	r5, #0
 8008394:	4607      	mov	r7, r0
 8008396:	db01      	blt.n	800839c <_malloc_r+0x1c>
 8008398:	42a9      	cmp	r1, r5
 800839a:	d905      	bls.n	80083a8 <_malloc_r+0x28>
 800839c:	230c      	movs	r3, #12
 800839e:	603b      	str	r3, [r7, #0]
 80083a0:	2600      	movs	r6, #0
 80083a2:	4630      	mov	r0, r6
 80083a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800847c <_malloc_r+0xfc>
 80083ac:	f000 f868 	bl	8008480 <__malloc_lock>
 80083b0:	f8d8 3000 	ldr.w	r3, [r8]
 80083b4:	461c      	mov	r4, r3
 80083b6:	bb5c      	cbnz	r4, 8008410 <_malloc_r+0x90>
 80083b8:	4629      	mov	r1, r5
 80083ba:	4638      	mov	r0, r7
 80083bc:	f7ff ffc0 	bl	8008340 <sbrk_aligned>
 80083c0:	1c43      	adds	r3, r0, #1
 80083c2:	4604      	mov	r4, r0
 80083c4:	d155      	bne.n	8008472 <_malloc_r+0xf2>
 80083c6:	f8d8 4000 	ldr.w	r4, [r8]
 80083ca:	4626      	mov	r6, r4
 80083cc:	2e00      	cmp	r6, #0
 80083ce:	d145      	bne.n	800845c <_malloc_r+0xdc>
 80083d0:	2c00      	cmp	r4, #0
 80083d2:	d048      	beq.n	8008466 <_malloc_r+0xe6>
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	4631      	mov	r1, r6
 80083d8:	4638      	mov	r0, r7
 80083da:	eb04 0903 	add.w	r9, r4, r3
 80083de:	f000 faab 	bl	8008938 <_sbrk_r>
 80083e2:	4581      	cmp	r9, r0
 80083e4:	d13f      	bne.n	8008466 <_malloc_r+0xe6>
 80083e6:	6821      	ldr	r1, [r4, #0]
 80083e8:	1a6d      	subs	r5, r5, r1
 80083ea:	4629      	mov	r1, r5
 80083ec:	4638      	mov	r0, r7
 80083ee:	f7ff ffa7 	bl	8008340 <sbrk_aligned>
 80083f2:	3001      	adds	r0, #1
 80083f4:	d037      	beq.n	8008466 <_malloc_r+0xe6>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	442b      	add	r3, r5
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d038      	beq.n	8008476 <_malloc_r+0xf6>
 8008404:	685a      	ldr	r2, [r3, #4]
 8008406:	42a2      	cmp	r2, r4
 8008408:	d12b      	bne.n	8008462 <_malloc_r+0xe2>
 800840a:	2200      	movs	r2, #0
 800840c:	605a      	str	r2, [r3, #4]
 800840e:	e00f      	b.n	8008430 <_malloc_r+0xb0>
 8008410:	6822      	ldr	r2, [r4, #0]
 8008412:	1b52      	subs	r2, r2, r5
 8008414:	d41f      	bmi.n	8008456 <_malloc_r+0xd6>
 8008416:	2a0b      	cmp	r2, #11
 8008418:	d917      	bls.n	800844a <_malloc_r+0xca>
 800841a:	1961      	adds	r1, r4, r5
 800841c:	42a3      	cmp	r3, r4
 800841e:	6025      	str	r5, [r4, #0]
 8008420:	bf18      	it	ne
 8008422:	6059      	strne	r1, [r3, #4]
 8008424:	6863      	ldr	r3, [r4, #4]
 8008426:	bf08      	it	eq
 8008428:	f8c8 1000 	streq.w	r1, [r8]
 800842c:	5162      	str	r2, [r4, r5]
 800842e:	604b      	str	r3, [r1, #4]
 8008430:	4638      	mov	r0, r7
 8008432:	f104 060b 	add.w	r6, r4, #11
 8008436:	f000 f829 	bl	800848c <__malloc_unlock>
 800843a:	f026 0607 	bic.w	r6, r6, #7
 800843e:	1d23      	adds	r3, r4, #4
 8008440:	1af2      	subs	r2, r6, r3
 8008442:	d0ae      	beq.n	80083a2 <_malloc_r+0x22>
 8008444:	1b9b      	subs	r3, r3, r6
 8008446:	50a3      	str	r3, [r4, r2]
 8008448:	e7ab      	b.n	80083a2 <_malloc_r+0x22>
 800844a:	42a3      	cmp	r3, r4
 800844c:	6862      	ldr	r2, [r4, #4]
 800844e:	d1dd      	bne.n	800840c <_malloc_r+0x8c>
 8008450:	f8c8 2000 	str.w	r2, [r8]
 8008454:	e7ec      	b.n	8008430 <_malloc_r+0xb0>
 8008456:	4623      	mov	r3, r4
 8008458:	6864      	ldr	r4, [r4, #4]
 800845a:	e7ac      	b.n	80083b6 <_malloc_r+0x36>
 800845c:	4634      	mov	r4, r6
 800845e:	6876      	ldr	r6, [r6, #4]
 8008460:	e7b4      	b.n	80083cc <_malloc_r+0x4c>
 8008462:	4613      	mov	r3, r2
 8008464:	e7cc      	b.n	8008400 <_malloc_r+0x80>
 8008466:	230c      	movs	r3, #12
 8008468:	603b      	str	r3, [r7, #0]
 800846a:	4638      	mov	r0, r7
 800846c:	f000 f80e 	bl	800848c <__malloc_unlock>
 8008470:	e797      	b.n	80083a2 <_malloc_r+0x22>
 8008472:	6025      	str	r5, [r4, #0]
 8008474:	e7dc      	b.n	8008430 <_malloc_r+0xb0>
 8008476:	605b      	str	r3, [r3, #4]
 8008478:	deff      	udf	#255	; 0xff
 800847a:	bf00      	nop
 800847c:	20000548 	.word	0x20000548

08008480 <__malloc_lock>:
 8008480:	4801      	ldr	r0, [pc, #4]	; (8008488 <__malloc_lock+0x8>)
 8008482:	f7ff bee8 	b.w	8008256 <__retarget_lock_acquire_recursive>
 8008486:	bf00      	nop
 8008488:	20000544 	.word	0x20000544

0800848c <__malloc_unlock>:
 800848c:	4801      	ldr	r0, [pc, #4]	; (8008494 <__malloc_unlock+0x8>)
 800848e:	f7ff bee3 	b.w	8008258 <__retarget_lock_release_recursive>
 8008492:	bf00      	nop
 8008494:	20000544 	.word	0x20000544

08008498 <_printf_common>:
 8008498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800849c:	4616      	mov	r6, r2
 800849e:	4699      	mov	r9, r3
 80084a0:	688a      	ldr	r2, [r1, #8]
 80084a2:	690b      	ldr	r3, [r1, #16]
 80084a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80084a8:	4293      	cmp	r3, r2
 80084aa:	bfb8      	it	lt
 80084ac:	4613      	movlt	r3, r2
 80084ae:	6033      	str	r3, [r6, #0]
 80084b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80084b4:	4607      	mov	r7, r0
 80084b6:	460c      	mov	r4, r1
 80084b8:	b10a      	cbz	r2, 80084be <_printf_common+0x26>
 80084ba:	3301      	adds	r3, #1
 80084bc:	6033      	str	r3, [r6, #0]
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	0699      	lsls	r1, r3, #26
 80084c2:	bf42      	ittt	mi
 80084c4:	6833      	ldrmi	r3, [r6, #0]
 80084c6:	3302      	addmi	r3, #2
 80084c8:	6033      	strmi	r3, [r6, #0]
 80084ca:	6825      	ldr	r5, [r4, #0]
 80084cc:	f015 0506 	ands.w	r5, r5, #6
 80084d0:	d106      	bne.n	80084e0 <_printf_common+0x48>
 80084d2:	f104 0a19 	add.w	sl, r4, #25
 80084d6:	68e3      	ldr	r3, [r4, #12]
 80084d8:	6832      	ldr	r2, [r6, #0]
 80084da:	1a9b      	subs	r3, r3, r2
 80084dc:	42ab      	cmp	r3, r5
 80084de:	dc26      	bgt.n	800852e <_printf_common+0x96>
 80084e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084e4:	1e13      	subs	r3, r2, #0
 80084e6:	6822      	ldr	r2, [r4, #0]
 80084e8:	bf18      	it	ne
 80084ea:	2301      	movne	r3, #1
 80084ec:	0692      	lsls	r2, r2, #26
 80084ee:	d42b      	bmi.n	8008548 <_printf_common+0xb0>
 80084f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084f4:	4649      	mov	r1, r9
 80084f6:	4638      	mov	r0, r7
 80084f8:	47c0      	blx	r8
 80084fa:	3001      	adds	r0, #1
 80084fc:	d01e      	beq.n	800853c <_printf_common+0xa4>
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	6922      	ldr	r2, [r4, #16]
 8008502:	f003 0306 	and.w	r3, r3, #6
 8008506:	2b04      	cmp	r3, #4
 8008508:	bf02      	ittt	eq
 800850a:	68e5      	ldreq	r5, [r4, #12]
 800850c:	6833      	ldreq	r3, [r6, #0]
 800850e:	1aed      	subeq	r5, r5, r3
 8008510:	68a3      	ldr	r3, [r4, #8]
 8008512:	bf0c      	ite	eq
 8008514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008518:	2500      	movne	r5, #0
 800851a:	4293      	cmp	r3, r2
 800851c:	bfc4      	itt	gt
 800851e:	1a9b      	subgt	r3, r3, r2
 8008520:	18ed      	addgt	r5, r5, r3
 8008522:	2600      	movs	r6, #0
 8008524:	341a      	adds	r4, #26
 8008526:	42b5      	cmp	r5, r6
 8008528:	d11a      	bne.n	8008560 <_printf_common+0xc8>
 800852a:	2000      	movs	r0, #0
 800852c:	e008      	b.n	8008540 <_printf_common+0xa8>
 800852e:	2301      	movs	r3, #1
 8008530:	4652      	mov	r2, sl
 8008532:	4649      	mov	r1, r9
 8008534:	4638      	mov	r0, r7
 8008536:	47c0      	blx	r8
 8008538:	3001      	adds	r0, #1
 800853a:	d103      	bne.n	8008544 <_printf_common+0xac>
 800853c:	f04f 30ff 	mov.w	r0, #4294967295
 8008540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008544:	3501      	adds	r5, #1
 8008546:	e7c6      	b.n	80084d6 <_printf_common+0x3e>
 8008548:	18e1      	adds	r1, r4, r3
 800854a:	1c5a      	adds	r2, r3, #1
 800854c:	2030      	movs	r0, #48	; 0x30
 800854e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008552:	4422      	add	r2, r4
 8008554:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008558:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800855c:	3302      	adds	r3, #2
 800855e:	e7c7      	b.n	80084f0 <_printf_common+0x58>
 8008560:	2301      	movs	r3, #1
 8008562:	4622      	mov	r2, r4
 8008564:	4649      	mov	r1, r9
 8008566:	4638      	mov	r0, r7
 8008568:	47c0      	blx	r8
 800856a:	3001      	adds	r0, #1
 800856c:	d0e6      	beq.n	800853c <_printf_common+0xa4>
 800856e:	3601      	adds	r6, #1
 8008570:	e7d9      	b.n	8008526 <_printf_common+0x8e>
	...

08008574 <_printf_i>:
 8008574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008578:	7e0f      	ldrb	r7, [r1, #24]
 800857a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800857c:	2f78      	cmp	r7, #120	; 0x78
 800857e:	4691      	mov	r9, r2
 8008580:	4680      	mov	r8, r0
 8008582:	460c      	mov	r4, r1
 8008584:	469a      	mov	sl, r3
 8008586:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800858a:	d807      	bhi.n	800859c <_printf_i+0x28>
 800858c:	2f62      	cmp	r7, #98	; 0x62
 800858e:	d80a      	bhi.n	80085a6 <_printf_i+0x32>
 8008590:	2f00      	cmp	r7, #0
 8008592:	f000 80d4 	beq.w	800873e <_printf_i+0x1ca>
 8008596:	2f58      	cmp	r7, #88	; 0x58
 8008598:	f000 80c0 	beq.w	800871c <_printf_i+0x1a8>
 800859c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80085a4:	e03a      	b.n	800861c <_printf_i+0xa8>
 80085a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80085aa:	2b15      	cmp	r3, #21
 80085ac:	d8f6      	bhi.n	800859c <_printf_i+0x28>
 80085ae:	a101      	add	r1, pc, #4	; (adr r1, 80085b4 <_printf_i+0x40>)
 80085b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085b4:	0800860d 	.word	0x0800860d
 80085b8:	08008621 	.word	0x08008621
 80085bc:	0800859d 	.word	0x0800859d
 80085c0:	0800859d 	.word	0x0800859d
 80085c4:	0800859d 	.word	0x0800859d
 80085c8:	0800859d 	.word	0x0800859d
 80085cc:	08008621 	.word	0x08008621
 80085d0:	0800859d 	.word	0x0800859d
 80085d4:	0800859d 	.word	0x0800859d
 80085d8:	0800859d 	.word	0x0800859d
 80085dc:	0800859d 	.word	0x0800859d
 80085e0:	08008725 	.word	0x08008725
 80085e4:	0800864d 	.word	0x0800864d
 80085e8:	080086df 	.word	0x080086df
 80085ec:	0800859d 	.word	0x0800859d
 80085f0:	0800859d 	.word	0x0800859d
 80085f4:	08008747 	.word	0x08008747
 80085f8:	0800859d 	.word	0x0800859d
 80085fc:	0800864d 	.word	0x0800864d
 8008600:	0800859d 	.word	0x0800859d
 8008604:	0800859d 	.word	0x0800859d
 8008608:	080086e7 	.word	0x080086e7
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	1d1a      	adds	r2, r3, #4
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	602a      	str	r2, [r5, #0]
 8008614:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008618:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800861c:	2301      	movs	r3, #1
 800861e:	e09f      	b.n	8008760 <_printf_i+0x1ec>
 8008620:	6820      	ldr	r0, [r4, #0]
 8008622:	682b      	ldr	r3, [r5, #0]
 8008624:	0607      	lsls	r7, r0, #24
 8008626:	f103 0104 	add.w	r1, r3, #4
 800862a:	6029      	str	r1, [r5, #0]
 800862c:	d501      	bpl.n	8008632 <_printf_i+0xbe>
 800862e:	681e      	ldr	r6, [r3, #0]
 8008630:	e003      	b.n	800863a <_printf_i+0xc6>
 8008632:	0646      	lsls	r6, r0, #25
 8008634:	d5fb      	bpl.n	800862e <_printf_i+0xba>
 8008636:	f9b3 6000 	ldrsh.w	r6, [r3]
 800863a:	2e00      	cmp	r6, #0
 800863c:	da03      	bge.n	8008646 <_printf_i+0xd2>
 800863e:	232d      	movs	r3, #45	; 0x2d
 8008640:	4276      	negs	r6, r6
 8008642:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008646:	485a      	ldr	r0, [pc, #360]	; (80087b0 <_printf_i+0x23c>)
 8008648:	230a      	movs	r3, #10
 800864a:	e012      	b.n	8008672 <_printf_i+0xfe>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	6820      	ldr	r0, [r4, #0]
 8008650:	1d19      	adds	r1, r3, #4
 8008652:	6029      	str	r1, [r5, #0]
 8008654:	0605      	lsls	r5, r0, #24
 8008656:	d501      	bpl.n	800865c <_printf_i+0xe8>
 8008658:	681e      	ldr	r6, [r3, #0]
 800865a:	e002      	b.n	8008662 <_printf_i+0xee>
 800865c:	0641      	lsls	r1, r0, #25
 800865e:	d5fb      	bpl.n	8008658 <_printf_i+0xe4>
 8008660:	881e      	ldrh	r6, [r3, #0]
 8008662:	4853      	ldr	r0, [pc, #332]	; (80087b0 <_printf_i+0x23c>)
 8008664:	2f6f      	cmp	r7, #111	; 0x6f
 8008666:	bf0c      	ite	eq
 8008668:	2308      	moveq	r3, #8
 800866a:	230a      	movne	r3, #10
 800866c:	2100      	movs	r1, #0
 800866e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008672:	6865      	ldr	r5, [r4, #4]
 8008674:	60a5      	str	r5, [r4, #8]
 8008676:	2d00      	cmp	r5, #0
 8008678:	bfa2      	ittt	ge
 800867a:	6821      	ldrge	r1, [r4, #0]
 800867c:	f021 0104 	bicge.w	r1, r1, #4
 8008680:	6021      	strge	r1, [r4, #0]
 8008682:	b90e      	cbnz	r6, 8008688 <_printf_i+0x114>
 8008684:	2d00      	cmp	r5, #0
 8008686:	d04b      	beq.n	8008720 <_printf_i+0x1ac>
 8008688:	4615      	mov	r5, r2
 800868a:	fbb6 f1f3 	udiv	r1, r6, r3
 800868e:	fb03 6711 	mls	r7, r3, r1, r6
 8008692:	5dc7      	ldrb	r7, [r0, r7]
 8008694:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008698:	4637      	mov	r7, r6
 800869a:	42bb      	cmp	r3, r7
 800869c:	460e      	mov	r6, r1
 800869e:	d9f4      	bls.n	800868a <_printf_i+0x116>
 80086a0:	2b08      	cmp	r3, #8
 80086a2:	d10b      	bne.n	80086bc <_printf_i+0x148>
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	07de      	lsls	r6, r3, #31
 80086a8:	d508      	bpl.n	80086bc <_printf_i+0x148>
 80086aa:	6923      	ldr	r3, [r4, #16]
 80086ac:	6861      	ldr	r1, [r4, #4]
 80086ae:	4299      	cmp	r1, r3
 80086b0:	bfde      	ittt	le
 80086b2:	2330      	movle	r3, #48	; 0x30
 80086b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80086bc:	1b52      	subs	r2, r2, r5
 80086be:	6122      	str	r2, [r4, #16]
 80086c0:	f8cd a000 	str.w	sl, [sp]
 80086c4:	464b      	mov	r3, r9
 80086c6:	aa03      	add	r2, sp, #12
 80086c8:	4621      	mov	r1, r4
 80086ca:	4640      	mov	r0, r8
 80086cc:	f7ff fee4 	bl	8008498 <_printf_common>
 80086d0:	3001      	adds	r0, #1
 80086d2:	d14a      	bne.n	800876a <_printf_i+0x1f6>
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295
 80086d8:	b004      	add	sp, #16
 80086da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086de:	6823      	ldr	r3, [r4, #0]
 80086e0:	f043 0320 	orr.w	r3, r3, #32
 80086e4:	6023      	str	r3, [r4, #0]
 80086e6:	4833      	ldr	r0, [pc, #204]	; (80087b4 <_printf_i+0x240>)
 80086e8:	2778      	movs	r7, #120	; 0x78
 80086ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	6829      	ldr	r1, [r5, #0]
 80086f2:	061f      	lsls	r7, r3, #24
 80086f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80086f8:	d402      	bmi.n	8008700 <_printf_i+0x18c>
 80086fa:	065f      	lsls	r7, r3, #25
 80086fc:	bf48      	it	mi
 80086fe:	b2b6      	uxthmi	r6, r6
 8008700:	07df      	lsls	r7, r3, #31
 8008702:	bf48      	it	mi
 8008704:	f043 0320 	orrmi.w	r3, r3, #32
 8008708:	6029      	str	r1, [r5, #0]
 800870a:	bf48      	it	mi
 800870c:	6023      	strmi	r3, [r4, #0]
 800870e:	b91e      	cbnz	r6, 8008718 <_printf_i+0x1a4>
 8008710:	6823      	ldr	r3, [r4, #0]
 8008712:	f023 0320 	bic.w	r3, r3, #32
 8008716:	6023      	str	r3, [r4, #0]
 8008718:	2310      	movs	r3, #16
 800871a:	e7a7      	b.n	800866c <_printf_i+0xf8>
 800871c:	4824      	ldr	r0, [pc, #144]	; (80087b0 <_printf_i+0x23c>)
 800871e:	e7e4      	b.n	80086ea <_printf_i+0x176>
 8008720:	4615      	mov	r5, r2
 8008722:	e7bd      	b.n	80086a0 <_printf_i+0x12c>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	6826      	ldr	r6, [r4, #0]
 8008728:	6961      	ldr	r1, [r4, #20]
 800872a:	1d18      	adds	r0, r3, #4
 800872c:	6028      	str	r0, [r5, #0]
 800872e:	0635      	lsls	r5, r6, #24
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	d501      	bpl.n	8008738 <_printf_i+0x1c4>
 8008734:	6019      	str	r1, [r3, #0]
 8008736:	e002      	b.n	800873e <_printf_i+0x1ca>
 8008738:	0670      	lsls	r0, r6, #25
 800873a:	d5fb      	bpl.n	8008734 <_printf_i+0x1c0>
 800873c:	8019      	strh	r1, [r3, #0]
 800873e:	2300      	movs	r3, #0
 8008740:	6123      	str	r3, [r4, #16]
 8008742:	4615      	mov	r5, r2
 8008744:	e7bc      	b.n	80086c0 <_printf_i+0x14c>
 8008746:	682b      	ldr	r3, [r5, #0]
 8008748:	1d1a      	adds	r2, r3, #4
 800874a:	602a      	str	r2, [r5, #0]
 800874c:	681d      	ldr	r5, [r3, #0]
 800874e:	6862      	ldr	r2, [r4, #4]
 8008750:	2100      	movs	r1, #0
 8008752:	4628      	mov	r0, r5
 8008754:	f7f7 fd3c 	bl	80001d0 <memchr>
 8008758:	b108      	cbz	r0, 800875e <_printf_i+0x1ea>
 800875a:	1b40      	subs	r0, r0, r5
 800875c:	6060      	str	r0, [r4, #4]
 800875e:	6863      	ldr	r3, [r4, #4]
 8008760:	6123      	str	r3, [r4, #16]
 8008762:	2300      	movs	r3, #0
 8008764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008768:	e7aa      	b.n	80086c0 <_printf_i+0x14c>
 800876a:	6923      	ldr	r3, [r4, #16]
 800876c:	462a      	mov	r2, r5
 800876e:	4649      	mov	r1, r9
 8008770:	4640      	mov	r0, r8
 8008772:	47d0      	blx	sl
 8008774:	3001      	adds	r0, #1
 8008776:	d0ad      	beq.n	80086d4 <_printf_i+0x160>
 8008778:	6823      	ldr	r3, [r4, #0]
 800877a:	079b      	lsls	r3, r3, #30
 800877c:	d413      	bmi.n	80087a6 <_printf_i+0x232>
 800877e:	68e0      	ldr	r0, [r4, #12]
 8008780:	9b03      	ldr	r3, [sp, #12]
 8008782:	4298      	cmp	r0, r3
 8008784:	bfb8      	it	lt
 8008786:	4618      	movlt	r0, r3
 8008788:	e7a6      	b.n	80086d8 <_printf_i+0x164>
 800878a:	2301      	movs	r3, #1
 800878c:	4632      	mov	r2, r6
 800878e:	4649      	mov	r1, r9
 8008790:	4640      	mov	r0, r8
 8008792:	47d0      	blx	sl
 8008794:	3001      	adds	r0, #1
 8008796:	d09d      	beq.n	80086d4 <_printf_i+0x160>
 8008798:	3501      	adds	r5, #1
 800879a:	68e3      	ldr	r3, [r4, #12]
 800879c:	9903      	ldr	r1, [sp, #12]
 800879e:	1a5b      	subs	r3, r3, r1
 80087a0:	42ab      	cmp	r3, r5
 80087a2:	dcf2      	bgt.n	800878a <_printf_i+0x216>
 80087a4:	e7eb      	b.n	800877e <_printf_i+0x20a>
 80087a6:	2500      	movs	r5, #0
 80087a8:	f104 0619 	add.w	r6, r4, #25
 80087ac:	e7f5      	b.n	800879a <_printf_i+0x226>
 80087ae:	bf00      	nop
 80087b0:	0800bf5b 	.word	0x0800bf5b
 80087b4:	0800bf6c 	.word	0x0800bf6c

080087b8 <__sflush_r>:
 80087b8:	898a      	ldrh	r2, [r1, #12]
 80087ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087be:	4605      	mov	r5, r0
 80087c0:	0710      	lsls	r0, r2, #28
 80087c2:	460c      	mov	r4, r1
 80087c4:	d458      	bmi.n	8008878 <__sflush_r+0xc0>
 80087c6:	684b      	ldr	r3, [r1, #4]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	dc05      	bgt.n	80087d8 <__sflush_r+0x20>
 80087cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dc02      	bgt.n	80087d8 <__sflush_r+0x20>
 80087d2:	2000      	movs	r0, #0
 80087d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087da:	2e00      	cmp	r6, #0
 80087dc:	d0f9      	beq.n	80087d2 <__sflush_r+0x1a>
 80087de:	2300      	movs	r3, #0
 80087e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087e4:	682f      	ldr	r7, [r5, #0]
 80087e6:	6a21      	ldr	r1, [r4, #32]
 80087e8:	602b      	str	r3, [r5, #0]
 80087ea:	d032      	beq.n	8008852 <__sflush_r+0x9a>
 80087ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	075a      	lsls	r2, r3, #29
 80087f2:	d505      	bpl.n	8008800 <__sflush_r+0x48>
 80087f4:	6863      	ldr	r3, [r4, #4]
 80087f6:	1ac0      	subs	r0, r0, r3
 80087f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087fa:	b10b      	cbz	r3, 8008800 <__sflush_r+0x48>
 80087fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087fe:	1ac0      	subs	r0, r0, r3
 8008800:	2300      	movs	r3, #0
 8008802:	4602      	mov	r2, r0
 8008804:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008806:	6a21      	ldr	r1, [r4, #32]
 8008808:	4628      	mov	r0, r5
 800880a:	47b0      	blx	r6
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	89a3      	ldrh	r3, [r4, #12]
 8008810:	d106      	bne.n	8008820 <__sflush_r+0x68>
 8008812:	6829      	ldr	r1, [r5, #0]
 8008814:	291d      	cmp	r1, #29
 8008816:	d82b      	bhi.n	8008870 <__sflush_r+0xb8>
 8008818:	4a29      	ldr	r2, [pc, #164]	; (80088c0 <__sflush_r+0x108>)
 800881a:	410a      	asrs	r2, r1
 800881c:	07d6      	lsls	r6, r2, #31
 800881e:	d427      	bmi.n	8008870 <__sflush_r+0xb8>
 8008820:	2200      	movs	r2, #0
 8008822:	6062      	str	r2, [r4, #4]
 8008824:	04d9      	lsls	r1, r3, #19
 8008826:	6922      	ldr	r2, [r4, #16]
 8008828:	6022      	str	r2, [r4, #0]
 800882a:	d504      	bpl.n	8008836 <__sflush_r+0x7e>
 800882c:	1c42      	adds	r2, r0, #1
 800882e:	d101      	bne.n	8008834 <__sflush_r+0x7c>
 8008830:	682b      	ldr	r3, [r5, #0]
 8008832:	b903      	cbnz	r3, 8008836 <__sflush_r+0x7e>
 8008834:	6560      	str	r0, [r4, #84]	; 0x54
 8008836:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008838:	602f      	str	r7, [r5, #0]
 800883a:	2900      	cmp	r1, #0
 800883c:	d0c9      	beq.n	80087d2 <__sflush_r+0x1a>
 800883e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008842:	4299      	cmp	r1, r3
 8008844:	d002      	beq.n	800884c <__sflush_r+0x94>
 8008846:	4628      	mov	r0, r5
 8008848:	f7ff fd26 	bl	8008298 <_free_r>
 800884c:	2000      	movs	r0, #0
 800884e:	6360      	str	r0, [r4, #52]	; 0x34
 8008850:	e7c0      	b.n	80087d4 <__sflush_r+0x1c>
 8008852:	2301      	movs	r3, #1
 8008854:	4628      	mov	r0, r5
 8008856:	47b0      	blx	r6
 8008858:	1c41      	adds	r1, r0, #1
 800885a:	d1c8      	bne.n	80087ee <__sflush_r+0x36>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d0c5      	beq.n	80087ee <__sflush_r+0x36>
 8008862:	2b1d      	cmp	r3, #29
 8008864:	d001      	beq.n	800886a <__sflush_r+0xb2>
 8008866:	2b16      	cmp	r3, #22
 8008868:	d101      	bne.n	800886e <__sflush_r+0xb6>
 800886a:	602f      	str	r7, [r5, #0]
 800886c:	e7b1      	b.n	80087d2 <__sflush_r+0x1a>
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008874:	81a3      	strh	r3, [r4, #12]
 8008876:	e7ad      	b.n	80087d4 <__sflush_r+0x1c>
 8008878:	690f      	ldr	r7, [r1, #16]
 800887a:	2f00      	cmp	r7, #0
 800887c:	d0a9      	beq.n	80087d2 <__sflush_r+0x1a>
 800887e:	0793      	lsls	r3, r2, #30
 8008880:	680e      	ldr	r6, [r1, #0]
 8008882:	bf08      	it	eq
 8008884:	694b      	ldreq	r3, [r1, #20]
 8008886:	600f      	str	r7, [r1, #0]
 8008888:	bf18      	it	ne
 800888a:	2300      	movne	r3, #0
 800888c:	eba6 0807 	sub.w	r8, r6, r7
 8008890:	608b      	str	r3, [r1, #8]
 8008892:	f1b8 0f00 	cmp.w	r8, #0
 8008896:	dd9c      	ble.n	80087d2 <__sflush_r+0x1a>
 8008898:	6a21      	ldr	r1, [r4, #32]
 800889a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800889c:	4643      	mov	r3, r8
 800889e:	463a      	mov	r2, r7
 80088a0:	4628      	mov	r0, r5
 80088a2:	47b0      	blx	r6
 80088a4:	2800      	cmp	r0, #0
 80088a6:	dc06      	bgt.n	80088b6 <__sflush_r+0xfe>
 80088a8:	89a3      	ldrh	r3, [r4, #12]
 80088aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088ae:	81a3      	strh	r3, [r4, #12]
 80088b0:	f04f 30ff 	mov.w	r0, #4294967295
 80088b4:	e78e      	b.n	80087d4 <__sflush_r+0x1c>
 80088b6:	4407      	add	r7, r0
 80088b8:	eba8 0800 	sub.w	r8, r8, r0
 80088bc:	e7e9      	b.n	8008892 <__sflush_r+0xda>
 80088be:	bf00      	nop
 80088c0:	dfbffffe 	.word	0xdfbffffe

080088c4 <_fflush_r>:
 80088c4:	b538      	push	{r3, r4, r5, lr}
 80088c6:	690b      	ldr	r3, [r1, #16]
 80088c8:	4605      	mov	r5, r0
 80088ca:	460c      	mov	r4, r1
 80088cc:	b913      	cbnz	r3, 80088d4 <_fflush_r+0x10>
 80088ce:	2500      	movs	r5, #0
 80088d0:	4628      	mov	r0, r5
 80088d2:	bd38      	pop	{r3, r4, r5, pc}
 80088d4:	b118      	cbz	r0, 80088de <_fflush_r+0x1a>
 80088d6:	6a03      	ldr	r3, [r0, #32]
 80088d8:	b90b      	cbnz	r3, 80088de <_fflush_r+0x1a>
 80088da:	f7ff fbc9 	bl	8008070 <__sinit>
 80088de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d0f3      	beq.n	80088ce <_fflush_r+0xa>
 80088e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088e8:	07d0      	lsls	r0, r2, #31
 80088ea:	d404      	bmi.n	80088f6 <_fflush_r+0x32>
 80088ec:	0599      	lsls	r1, r3, #22
 80088ee:	d402      	bmi.n	80088f6 <_fflush_r+0x32>
 80088f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088f2:	f7ff fcb0 	bl	8008256 <__retarget_lock_acquire_recursive>
 80088f6:	4628      	mov	r0, r5
 80088f8:	4621      	mov	r1, r4
 80088fa:	f7ff ff5d 	bl	80087b8 <__sflush_r>
 80088fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008900:	07da      	lsls	r2, r3, #31
 8008902:	4605      	mov	r5, r0
 8008904:	d4e4      	bmi.n	80088d0 <_fflush_r+0xc>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	059b      	lsls	r3, r3, #22
 800890a:	d4e1      	bmi.n	80088d0 <_fflush_r+0xc>
 800890c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800890e:	f7ff fca3 	bl	8008258 <__retarget_lock_release_recursive>
 8008912:	e7dd      	b.n	80088d0 <_fflush_r+0xc>

08008914 <fiprintf>:
 8008914:	b40e      	push	{r1, r2, r3}
 8008916:	b503      	push	{r0, r1, lr}
 8008918:	4601      	mov	r1, r0
 800891a:	ab03      	add	r3, sp, #12
 800891c:	4805      	ldr	r0, [pc, #20]	; (8008934 <fiprintf+0x20>)
 800891e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008922:	6800      	ldr	r0, [r0, #0]
 8008924:	9301      	str	r3, [sp, #4]
 8008926:	f000 f847 	bl	80089b8 <_vfiprintf_r>
 800892a:	b002      	add	sp, #8
 800892c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008930:	b003      	add	sp, #12
 8008932:	4770      	bx	lr
 8008934:	20000088 	.word	0x20000088

08008938 <_sbrk_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	4d06      	ldr	r5, [pc, #24]	; (8008954 <_sbrk_r+0x1c>)
 800893c:	2300      	movs	r3, #0
 800893e:	4604      	mov	r4, r0
 8008940:	4608      	mov	r0, r1
 8008942:	602b      	str	r3, [r5, #0]
 8008944:	f7fa f9ba 	bl	8002cbc <_sbrk>
 8008948:	1c43      	adds	r3, r0, #1
 800894a:	d102      	bne.n	8008952 <_sbrk_r+0x1a>
 800894c:	682b      	ldr	r3, [r5, #0]
 800894e:	b103      	cbz	r3, 8008952 <_sbrk_r+0x1a>
 8008950:	6023      	str	r3, [r4, #0]
 8008952:	bd38      	pop	{r3, r4, r5, pc}
 8008954:	20000540 	.word	0x20000540

08008958 <abort>:
 8008958:	b508      	push	{r3, lr}
 800895a:	2006      	movs	r0, #6
 800895c:	f000 fa04 	bl	8008d68 <raise>
 8008960:	2001      	movs	r0, #1
 8008962:	f7fa f933 	bl	8002bcc <_exit>

08008966 <__sfputc_r>:
 8008966:	6893      	ldr	r3, [r2, #8]
 8008968:	3b01      	subs	r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	b410      	push	{r4}
 800896e:	6093      	str	r3, [r2, #8]
 8008970:	da08      	bge.n	8008984 <__sfputc_r+0x1e>
 8008972:	6994      	ldr	r4, [r2, #24]
 8008974:	42a3      	cmp	r3, r4
 8008976:	db01      	blt.n	800897c <__sfputc_r+0x16>
 8008978:	290a      	cmp	r1, #10
 800897a:	d103      	bne.n	8008984 <__sfputc_r+0x1e>
 800897c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008980:	f000 b934 	b.w	8008bec <__swbuf_r>
 8008984:	6813      	ldr	r3, [r2, #0]
 8008986:	1c58      	adds	r0, r3, #1
 8008988:	6010      	str	r0, [r2, #0]
 800898a:	7019      	strb	r1, [r3, #0]
 800898c:	4608      	mov	r0, r1
 800898e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008992:	4770      	bx	lr

08008994 <__sfputs_r>:
 8008994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008996:	4606      	mov	r6, r0
 8008998:	460f      	mov	r7, r1
 800899a:	4614      	mov	r4, r2
 800899c:	18d5      	adds	r5, r2, r3
 800899e:	42ac      	cmp	r4, r5
 80089a0:	d101      	bne.n	80089a6 <__sfputs_r+0x12>
 80089a2:	2000      	movs	r0, #0
 80089a4:	e007      	b.n	80089b6 <__sfputs_r+0x22>
 80089a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089aa:	463a      	mov	r2, r7
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7ff ffda 	bl	8008966 <__sfputc_r>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	d1f3      	bne.n	800899e <__sfputs_r+0xa>
 80089b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089b8 <_vfiprintf_r>:
 80089b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089bc:	460d      	mov	r5, r1
 80089be:	b09d      	sub	sp, #116	; 0x74
 80089c0:	4614      	mov	r4, r2
 80089c2:	4698      	mov	r8, r3
 80089c4:	4606      	mov	r6, r0
 80089c6:	b118      	cbz	r0, 80089d0 <_vfiprintf_r+0x18>
 80089c8:	6a03      	ldr	r3, [r0, #32]
 80089ca:	b90b      	cbnz	r3, 80089d0 <_vfiprintf_r+0x18>
 80089cc:	f7ff fb50 	bl	8008070 <__sinit>
 80089d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d405      	bmi.n	80089e2 <_vfiprintf_r+0x2a>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	059a      	lsls	r2, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_vfiprintf_r+0x2a>
 80089dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089de:	f7ff fc3a 	bl	8008256 <__retarget_lock_acquire_recursive>
 80089e2:	89ab      	ldrh	r3, [r5, #12]
 80089e4:	071b      	lsls	r3, r3, #28
 80089e6:	d501      	bpl.n	80089ec <_vfiprintf_r+0x34>
 80089e8:	692b      	ldr	r3, [r5, #16]
 80089ea:	b99b      	cbnz	r3, 8008a14 <_vfiprintf_r+0x5c>
 80089ec:	4629      	mov	r1, r5
 80089ee:	4630      	mov	r0, r6
 80089f0:	f000 f93a 	bl	8008c68 <__swsetup_r>
 80089f4:	b170      	cbz	r0, 8008a14 <_vfiprintf_r+0x5c>
 80089f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089f8:	07dc      	lsls	r4, r3, #31
 80089fa:	d504      	bpl.n	8008a06 <_vfiprintf_r+0x4e>
 80089fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008a00:	b01d      	add	sp, #116	; 0x74
 8008a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a06:	89ab      	ldrh	r3, [r5, #12]
 8008a08:	0598      	lsls	r0, r3, #22
 8008a0a:	d4f7      	bmi.n	80089fc <_vfiprintf_r+0x44>
 8008a0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a0e:	f7ff fc23 	bl	8008258 <__retarget_lock_release_recursive>
 8008a12:	e7f3      	b.n	80089fc <_vfiprintf_r+0x44>
 8008a14:	2300      	movs	r3, #0
 8008a16:	9309      	str	r3, [sp, #36]	; 0x24
 8008a18:	2320      	movs	r3, #32
 8008a1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a22:	2330      	movs	r3, #48	; 0x30
 8008a24:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008bd8 <_vfiprintf_r+0x220>
 8008a28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a2c:	f04f 0901 	mov.w	r9, #1
 8008a30:	4623      	mov	r3, r4
 8008a32:	469a      	mov	sl, r3
 8008a34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a38:	b10a      	cbz	r2, 8008a3e <_vfiprintf_r+0x86>
 8008a3a:	2a25      	cmp	r2, #37	; 0x25
 8008a3c:	d1f9      	bne.n	8008a32 <_vfiprintf_r+0x7a>
 8008a3e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a42:	d00b      	beq.n	8008a5c <_vfiprintf_r+0xa4>
 8008a44:	465b      	mov	r3, fp
 8008a46:	4622      	mov	r2, r4
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f7ff ffa2 	bl	8008994 <__sfputs_r>
 8008a50:	3001      	adds	r0, #1
 8008a52:	f000 80a9 	beq.w	8008ba8 <_vfiprintf_r+0x1f0>
 8008a56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a58:	445a      	add	r2, fp
 8008a5a:	9209      	str	r2, [sp, #36]	; 0x24
 8008a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f000 80a1 	beq.w	8008ba8 <_vfiprintf_r+0x1f0>
 8008a66:	2300      	movs	r3, #0
 8008a68:	f04f 32ff 	mov.w	r2, #4294967295
 8008a6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a70:	f10a 0a01 	add.w	sl, sl, #1
 8008a74:	9304      	str	r3, [sp, #16]
 8008a76:	9307      	str	r3, [sp, #28]
 8008a78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a7c:	931a      	str	r3, [sp, #104]	; 0x68
 8008a7e:	4654      	mov	r4, sl
 8008a80:	2205      	movs	r2, #5
 8008a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a86:	4854      	ldr	r0, [pc, #336]	; (8008bd8 <_vfiprintf_r+0x220>)
 8008a88:	f7f7 fba2 	bl	80001d0 <memchr>
 8008a8c:	9a04      	ldr	r2, [sp, #16]
 8008a8e:	b9d8      	cbnz	r0, 8008ac8 <_vfiprintf_r+0x110>
 8008a90:	06d1      	lsls	r1, r2, #27
 8008a92:	bf44      	itt	mi
 8008a94:	2320      	movmi	r3, #32
 8008a96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a9a:	0713      	lsls	r3, r2, #28
 8008a9c:	bf44      	itt	mi
 8008a9e:	232b      	movmi	r3, #43	; 0x2b
 8008aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aaa:	d015      	beq.n	8008ad8 <_vfiprintf_r+0x120>
 8008aac:	9a07      	ldr	r2, [sp, #28]
 8008aae:	4654      	mov	r4, sl
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	f04f 0c0a 	mov.w	ip, #10
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008abc:	3b30      	subs	r3, #48	; 0x30
 8008abe:	2b09      	cmp	r3, #9
 8008ac0:	d94d      	bls.n	8008b5e <_vfiprintf_r+0x1a6>
 8008ac2:	b1b0      	cbz	r0, 8008af2 <_vfiprintf_r+0x13a>
 8008ac4:	9207      	str	r2, [sp, #28]
 8008ac6:	e014      	b.n	8008af2 <_vfiprintf_r+0x13a>
 8008ac8:	eba0 0308 	sub.w	r3, r0, r8
 8008acc:	fa09 f303 	lsl.w	r3, r9, r3
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	9304      	str	r3, [sp, #16]
 8008ad4:	46a2      	mov	sl, r4
 8008ad6:	e7d2      	b.n	8008a7e <_vfiprintf_r+0xc6>
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	1d19      	adds	r1, r3, #4
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	9103      	str	r1, [sp, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	bfbb      	ittet	lt
 8008ae4:	425b      	neglt	r3, r3
 8008ae6:	f042 0202 	orrlt.w	r2, r2, #2
 8008aea:	9307      	strge	r3, [sp, #28]
 8008aec:	9307      	strlt	r3, [sp, #28]
 8008aee:	bfb8      	it	lt
 8008af0:	9204      	strlt	r2, [sp, #16]
 8008af2:	7823      	ldrb	r3, [r4, #0]
 8008af4:	2b2e      	cmp	r3, #46	; 0x2e
 8008af6:	d10c      	bne.n	8008b12 <_vfiprintf_r+0x15a>
 8008af8:	7863      	ldrb	r3, [r4, #1]
 8008afa:	2b2a      	cmp	r3, #42	; 0x2a
 8008afc:	d134      	bne.n	8008b68 <_vfiprintf_r+0x1b0>
 8008afe:	9b03      	ldr	r3, [sp, #12]
 8008b00:	1d1a      	adds	r2, r3, #4
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	9203      	str	r2, [sp, #12]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bfb8      	it	lt
 8008b0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b0e:	3402      	adds	r4, #2
 8008b10:	9305      	str	r3, [sp, #20]
 8008b12:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008be8 <_vfiprintf_r+0x230>
 8008b16:	7821      	ldrb	r1, [r4, #0]
 8008b18:	2203      	movs	r2, #3
 8008b1a:	4650      	mov	r0, sl
 8008b1c:	f7f7 fb58 	bl	80001d0 <memchr>
 8008b20:	b138      	cbz	r0, 8008b32 <_vfiprintf_r+0x17a>
 8008b22:	9b04      	ldr	r3, [sp, #16]
 8008b24:	eba0 000a 	sub.w	r0, r0, sl
 8008b28:	2240      	movs	r2, #64	; 0x40
 8008b2a:	4082      	lsls	r2, r0
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	3401      	adds	r4, #1
 8008b30:	9304      	str	r3, [sp, #16]
 8008b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b36:	4829      	ldr	r0, [pc, #164]	; (8008bdc <_vfiprintf_r+0x224>)
 8008b38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b3c:	2206      	movs	r2, #6
 8008b3e:	f7f7 fb47 	bl	80001d0 <memchr>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	d03f      	beq.n	8008bc6 <_vfiprintf_r+0x20e>
 8008b46:	4b26      	ldr	r3, [pc, #152]	; (8008be0 <_vfiprintf_r+0x228>)
 8008b48:	bb1b      	cbnz	r3, 8008b92 <_vfiprintf_r+0x1da>
 8008b4a:	9b03      	ldr	r3, [sp, #12]
 8008b4c:	3307      	adds	r3, #7
 8008b4e:	f023 0307 	bic.w	r3, r3, #7
 8008b52:	3308      	adds	r3, #8
 8008b54:	9303      	str	r3, [sp, #12]
 8008b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b58:	443b      	add	r3, r7
 8008b5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b5c:	e768      	b.n	8008a30 <_vfiprintf_r+0x78>
 8008b5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b62:	460c      	mov	r4, r1
 8008b64:	2001      	movs	r0, #1
 8008b66:	e7a6      	b.n	8008ab6 <_vfiprintf_r+0xfe>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	3401      	adds	r4, #1
 8008b6c:	9305      	str	r3, [sp, #20]
 8008b6e:	4619      	mov	r1, r3
 8008b70:	f04f 0c0a 	mov.w	ip, #10
 8008b74:	4620      	mov	r0, r4
 8008b76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b7a:	3a30      	subs	r2, #48	; 0x30
 8008b7c:	2a09      	cmp	r2, #9
 8008b7e:	d903      	bls.n	8008b88 <_vfiprintf_r+0x1d0>
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d0c6      	beq.n	8008b12 <_vfiprintf_r+0x15a>
 8008b84:	9105      	str	r1, [sp, #20]
 8008b86:	e7c4      	b.n	8008b12 <_vfiprintf_r+0x15a>
 8008b88:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e7f0      	b.n	8008b74 <_vfiprintf_r+0x1bc>
 8008b92:	ab03      	add	r3, sp, #12
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	462a      	mov	r2, r5
 8008b98:	4b12      	ldr	r3, [pc, #72]	; (8008be4 <_vfiprintf_r+0x22c>)
 8008b9a:	a904      	add	r1, sp, #16
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	f3af 8000 	nop.w
 8008ba2:	4607      	mov	r7, r0
 8008ba4:	1c78      	adds	r0, r7, #1
 8008ba6:	d1d6      	bne.n	8008b56 <_vfiprintf_r+0x19e>
 8008ba8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008baa:	07d9      	lsls	r1, r3, #31
 8008bac:	d405      	bmi.n	8008bba <_vfiprintf_r+0x202>
 8008bae:	89ab      	ldrh	r3, [r5, #12]
 8008bb0:	059a      	lsls	r2, r3, #22
 8008bb2:	d402      	bmi.n	8008bba <_vfiprintf_r+0x202>
 8008bb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bb6:	f7ff fb4f 	bl	8008258 <__retarget_lock_release_recursive>
 8008bba:	89ab      	ldrh	r3, [r5, #12]
 8008bbc:	065b      	lsls	r3, r3, #25
 8008bbe:	f53f af1d 	bmi.w	80089fc <_vfiprintf_r+0x44>
 8008bc2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bc4:	e71c      	b.n	8008a00 <_vfiprintf_r+0x48>
 8008bc6:	ab03      	add	r3, sp, #12
 8008bc8:	9300      	str	r3, [sp, #0]
 8008bca:	462a      	mov	r2, r5
 8008bcc:	4b05      	ldr	r3, [pc, #20]	; (8008be4 <_vfiprintf_r+0x22c>)
 8008bce:	a904      	add	r1, sp, #16
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	f7ff fccf 	bl	8008574 <_printf_i>
 8008bd6:	e7e4      	b.n	8008ba2 <_vfiprintf_r+0x1ea>
 8008bd8:	0800bf7d 	.word	0x0800bf7d
 8008bdc:	0800bf87 	.word	0x0800bf87
 8008be0:	00000000 	.word	0x00000000
 8008be4:	08008995 	.word	0x08008995
 8008be8:	0800bf83 	.word	0x0800bf83

08008bec <__swbuf_r>:
 8008bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bee:	460e      	mov	r6, r1
 8008bf0:	4614      	mov	r4, r2
 8008bf2:	4605      	mov	r5, r0
 8008bf4:	b118      	cbz	r0, 8008bfe <__swbuf_r+0x12>
 8008bf6:	6a03      	ldr	r3, [r0, #32]
 8008bf8:	b90b      	cbnz	r3, 8008bfe <__swbuf_r+0x12>
 8008bfa:	f7ff fa39 	bl	8008070 <__sinit>
 8008bfe:	69a3      	ldr	r3, [r4, #24]
 8008c00:	60a3      	str	r3, [r4, #8]
 8008c02:	89a3      	ldrh	r3, [r4, #12]
 8008c04:	071a      	lsls	r2, r3, #28
 8008c06:	d525      	bpl.n	8008c54 <__swbuf_r+0x68>
 8008c08:	6923      	ldr	r3, [r4, #16]
 8008c0a:	b31b      	cbz	r3, 8008c54 <__swbuf_r+0x68>
 8008c0c:	6823      	ldr	r3, [r4, #0]
 8008c0e:	6922      	ldr	r2, [r4, #16]
 8008c10:	1a98      	subs	r0, r3, r2
 8008c12:	6963      	ldr	r3, [r4, #20]
 8008c14:	b2f6      	uxtb	r6, r6
 8008c16:	4283      	cmp	r3, r0
 8008c18:	4637      	mov	r7, r6
 8008c1a:	dc04      	bgt.n	8008c26 <__swbuf_r+0x3a>
 8008c1c:	4621      	mov	r1, r4
 8008c1e:	4628      	mov	r0, r5
 8008c20:	f7ff fe50 	bl	80088c4 <_fflush_r>
 8008c24:	b9e0      	cbnz	r0, 8008c60 <__swbuf_r+0x74>
 8008c26:	68a3      	ldr	r3, [r4, #8]
 8008c28:	3b01      	subs	r3, #1
 8008c2a:	60a3      	str	r3, [r4, #8]
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	1c5a      	adds	r2, r3, #1
 8008c30:	6022      	str	r2, [r4, #0]
 8008c32:	701e      	strb	r6, [r3, #0]
 8008c34:	6962      	ldr	r2, [r4, #20]
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d004      	beq.n	8008c46 <__swbuf_r+0x5a>
 8008c3c:	89a3      	ldrh	r3, [r4, #12]
 8008c3e:	07db      	lsls	r3, r3, #31
 8008c40:	d506      	bpl.n	8008c50 <__swbuf_r+0x64>
 8008c42:	2e0a      	cmp	r6, #10
 8008c44:	d104      	bne.n	8008c50 <__swbuf_r+0x64>
 8008c46:	4621      	mov	r1, r4
 8008c48:	4628      	mov	r0, r5
 8008c4a:	f7ff fe3b 	bl	80088c4 <_fflush_r>
 8008c4e:	b938      	cbnz	r0, 8008c60 <__swbuf_r+0x74>
 8008c50:	4638      	mov	r0, r7
 8008c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c54:	4621      	mov	r1, r4
 8008c56:	4628      	mov	r0, r5
 8008c58:	f000 f806 	bl	8008c68 <__swsetup_r>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d0d5      	beq.n	8008c0c <__swbuf_r+0x20>
 8008c60:	f04f 37ff 	mov.w	r7, #4294967295
 8008c64:	e7f4      	b.n	8008c50 <__swbuf_r+0x64>
	...

08008c68 <__swsetup_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4b2a      	ldr	r3, [pc, #168]	; (8008d14 <__swsetup_r+0xac>)
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	6818      	ldr	r0, [r3, #0]
 8008c70:	460c      	mov	r4, r1
 8008c72:	b118      	cbz	r0, 8008c7c <__swsetup_r+0x14>
 8008c74:	6a03      	ldr	r3, [r0, #32]
 8008c76:	b90b      	cbnz	r3, 8008c7c <__swsetup_r+0x14>
 8008c78:	f7ff f9fa 	bl	8008070 <__sinit>
 8008c7c:	89a3      	ldrh	r3, [r4, #12]
 8008c7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c82:	0718      	lsls	r0, r3, #28
 8008c84:	d422      	bmi.n	8008ccc <__swsetup_r+0x64>
 8008c86:	06d9      	lsls	r1, r3, #27
 8008c88:	d407      	bmi.n	8008c9a <__swsetup_r+0x32>
 8008c8a:	2309      	movs	r3, #9
 8008c8c:	602b      	str	r3, [r5, #0]
 8008c8e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c92:	81a3      	strh	r3, [r4, #12]
 8008c94:	f04f 30ff 	mov.w	r0, #4294967295
 8008c98:	e034      	b.n	8008d04 <__swsetup_r+0x9c>
 8008c9a:	0758      	lsls	r0, r3, #29
 8008c9c:	d512      	bpl.n	8008cc4 <__swsetup_r+0x5c>
 8008c9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ca0:	b141      	cbz	r1, 8008cb4 <__swsetup_r+0x4c>
 8008ca2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ca6:	4299      	cmp	r1, r3
 8008ca8:	d002      	beq.n	8008cb0 <__swsetup_r+0x48>
 8008caa:	4628      	mov	r0, r5
 8008cac:	f7ff faf4 	bl	8008298 <_free_r>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	6363      	str	r3, [r4, #52]	; 0x34
 8008cb4:	89a3      	ldrh	r3, [r4, #12]
 8008cb6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008cba:	81a3      	strh	r3, [r4, #12]
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	6063      	str	r3, [r4, #4]
 8008cc0:	6923      	ldr	r3, [r4, #16]
 8008cc2:	6023      	str	r3, [r4, #0]
 8008cc4:	89a3      	ldrh	r3, [r4, #12]
 8008cc6:	f043 0308 	orr.w	r3, r3, #8
 8008cca:	81a3      	strh	r3, [r4, #12]
 8008ccc:	6923      	ldr	r3, [r4, #16]
 8008cce:	b94b      	cbnz	r3, 8008ce4 <__swsetup_r+0x7c>
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cda:	d003      	beq.n	8008ce4 <__swsetup_r+0x7c>
 8008cdc:	4621      	mov	r1, r4
 8008cde:	4628      	mov	r0, r5
 8008ce0:	f000 f884 	bl	8008dec <__smakebuf_r>
 8008ce4:	89a0      	ldrh	r0, [r4, #12]
 8008ce6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008cea:	f010 0301 	ands.w	r3, r0, #1
 8008cee:	d00a      	beq.n	8008d06 <__swsetup_r+0x9e>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60a3      	str	r3, [r4, #8]
 8008cf4:	6963      	ldr	r3, [r4, #20]
 8008cf6:	425b      	negs	r3, r3
 8008cf8:	61a3      	str	r3, [r4, #24]
 8008cfa:	6923      	ldr	r3, [r4, #16]
 8008cfc:	b943      	cbnz	r3, 8008d10 <__swsetup_r+0xa8>
 8008cfe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008d02:	d1c4      	bne.n	8008c8e <__swsetup_r+0x26>
 8008d04:	bd38      	pop	{r3, r4, r5, pc}
 8008d06:	0781      	lsls	r1, r0, #30
 8008d08:	bf58      	it	pl
 8008d0a:	6963      	ldrpl	r3, [r4, #20]
 8008d0c:	60a3      	str	r3, [r4, #8]
 8008d0e:	e7f4      	b.n	8008cfa <__swsetup_r+0x92>
 8008d10:	2000      	movs	r0, #0
 8008d12:	e7f7      	b.n	8008d04 <__swsetup_r+0x9c>
 8008d14:	20000088 	.word	0x20000088

08008d18 <_raise_r>:
 8008d18:	291f      	cmp	r1, #31
 8008d1a:	b538      	push	{r3, r4, r5, lr}
 8008d1c:	4604      	mov	r4, r0
 8008d1e:	460d      	mov	r5, r1
 8008d20:	d904      	bls.n	8008d2c <_raise_r+0x14>
 8008d22:	2316      	movs	r3, #22
 8008d24:	6003      	str	r3, [r0, #0]
 8008d26:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008d2e:	b112      	cbz	r2, 8008d36 <_raise_r+0x1e>
 8008d30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d34:	b94b      	cbnz	r3, 8008d4a <_raise_r+0x32>
 8008d36:	4620      	mov	r0, r4
 8008d38:	f000 f830 	bl	8008d9c <_getpid_r>
 8008d3c:	462a      	mov	r2, r5
 8008d3e:	4601      	mov	r1, r0
 8008d40:	4620      	mov	r0, r4
 8008d42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d46:	f000 b817 	b.w	8008d78 <_kill_r>
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d00a      	beq.n	8008d64 <_raise_r+0x4c>
 8008d4e:	1c59      	adds	r1, r3, #1
 8008d50:	d103      	bne.n	8008d5a <_raise_r+0x42>
 8008d52:	2316      	movs	r3, #22
 8008d54:	6003      	str	r3, [r0, #0]
 8008d56:	2001      	movs	r0, #1
 8008d58:	e7e7      	b.n	8008d2a <_raise_r+0x12>
 8008d5a:	2400      	movs	r4, #0
 8008d5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d60:	4628      	mov	r0, r5
 8008d62:	4798      	blx	r3
 8008d64:	2000      	movs	r0, #0
 8008d66:	e7e0      	b.n	8008d2a <_raise_r+0x12>

08008d68 <raise>:
 8008d68:	4b02      	ldr	r3, [pc, #8]	; (8008d74 <raise+0xc>)
 8008d6a:	4601      	mov	r1, r0
 8008d6c:	6818      	ldr	r0, [r3, #0]
 8008d6e:	f7ff bfd3 	b.w	8008d18 <_raise_r>
 8008d72:	bf00      	nop
 8008d74:	20000088 	.word	0x20000088

08008d78 <_kill_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	4d07      	ldr	r5, [pc, #28]	; (8008d98 <_kill_r+0x20>)
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4604      	mov	r4, r0
 8008d80:	4608      	mov	r0, r1
 8008d82:	4611      	mov	r1, r2
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	f7f9 ff11 	bl	8002bac <_kill>
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	d102      	bne.n	8008d94 <_kill_r+0x1c>
 8008d8e:	682b      	ldr	r3, [r5, #0]
 8008d90:	b103      	cbz	r3, 8008d94 <_kill_r+0x1c>
 8008d92:	6023      	str	r3, [r4, #0]
 8008d94:	bd38      	pop	{r3, r4, r5, pc}
 8008d96:	bf00      	nop
 8008d98:	20000540 	.word	0x20000540

08008d9c <_getpid_r>:
 8008d9c:	f7f9 befe 	b.w	8002b9c <_getpid>

08008da0 <__swhatbuf_r>:
 8008da0:	b570      	push	{r4, r5, r6, lr}
 8008da2:	460c      	mov	r4, r1
 8008da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da8:	2900      	cmp	r1, #0
 8008daa:	b096      	sub	sp, #88	; 0x58
 8008dac:	4615      	mov	r5, r2
 8008dae:	461e      	mov	r6, r3
 8008db0:	da0d      	bge.n	8008dce <__swhatbuf_r+0x2e>
 8008db2:	89a3      	ldrh	r3, [r4, #12]
 8008db4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008db8:	f04f 0100 	mov.w	r1, #0
 8008dbc:	bf0c      	ite	eq
 8008dbe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008dc2:	2340      	movne	r3, #64	; 0x40
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	6031      	str	r1, [r6, #0]
 8008dc8:	602b      	str	r3, [r5, #0]
 8008dca:	b016      	add	sp, #88	; 0x58
 8008dcc:	bd70      	pop	{r4, r5, r6, pc}
 8008dce:	466a      	mov	r2, sp
 8008dd0:	f000 f848 	bl	8008e64 <_fstat_r>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	dbec      	blt.n	8008db2 <__swhatbuf_r+0x12>
 8008dd8:	9901      	ldr	r1, [sp, #4]
 8008dda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008dde:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008de2:	4259      	negs	r1, r3
 8008de4:	4159      	adcs	r1, r3
 8008de6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dea:	e7eb      	b.n	8008dc4 <__swhatbuf_r+0x24>

08008dec <__smakebuf_r>:
 8008dec:	898b      	ldrh	r3, [r1, #12]
 8008dee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008df0:	079d      	lsls	r5, r3, #30
 8008df2:	4606      	mov	r6, r0
 8008df4:	460c      	mov	r4, r1
 8008df6:	d507      	bpl.n	8008e08 <__smakebuf_r+0x1c>
 8008df8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008dfc:	6023      	str	r3, [r4, #0]
 8008dfe:	6123      	str	r3, [r4, #16]
 8008e00:	2301      	movs	r3, #1
 8008e02:	6163      	str	r3, [r4, #20]
 8008e04:	b002      	add	sp, #8
 8008e06:	bd70      	pop	{r4, r5, r6, pc}
 8008e08:	ab01      	add	r3, sp, #4
 8008e0a:	466a      	mov	r2, sp
 8008e0c:	f7ff ffc8 	bl	8008da0 <__swhatbuf_r>
 8008e10:	9900      	ldr	r1, [sp, #0]
 8008e12:	4605      	mov	r5, r0
 8008e14:	4630      	mov	r0, r6
 8008e16:	f7ff fab3 	bl	8008380 <_malloc_r>
 8008e1a:	b948      	cbnz	r0, 8008e30 <__smakebuf_r+0x44>
 8008e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e20:	059a      	lsls	r2, r3, #22
 8008e22:	d4ef      	bmi.n	8008e04 <__smakebuf_r+0x18>
 8008e24:	f023 0303 	bic.w	r3, r3, #3
 8008e28:	f043 0302 	orr.w	r3, r3, #2
 8008e2c:	81a3      	strh	r3, [r4, #12]
 8008e2e:	e7e3      	b.n	8008df8 <__smakebuf_r+0xc>
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	6020      	str	r0, [r4, #0]
 8008e34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e38:	81a3      	strh	r3, [r4, #12]
 8008e3a:	9b00      	ldr	r3, [sp, #0]
 8008e3c:	6163      	str	r3, [r4, #20]
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	6120      	str	r0, [r4, #16]
 8008e42:	b15b      	cbz	r3, 8008e5c <__smakebuf_r+0x70>
 8008e44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e48:	4630      	mov	r0, r6
 8008e4a:	f000 f81d 	bl	8008e88 <_isatty_r>
 8008e4e:	b128      	cbz	r0, 8008e5c <__smakebuf_r+0x70>
 8008e50:	89a3      	ldrh	r3, [r4, #12]
 8008e52:	f023 0303 	bic.w	r3, r3, #3
 8008e56:	f043 0301 	orr.w	r3, r3, #1
 8008e5a:	81a3      	strh	r3, [r4, #12]
 8008e5c:	89a3      	ldrh	r3, [r4, #12]
 8008e5e:	431d      	orrs	r5, r3
 8008e60:	81a5      	strh	r5, [r4, #12]
 8008e62:	e7cf      	b.n	8008e04 <__smakebuf_r+0x18>

08008e64 <_fstat_r>:
 8008e64:	b538      	push	{r3, r4, r5, lr}
 8008e66:	4d07      	ldr	r5, [pc, #28]	; (8008e84 <_fstat_r+0x20>)
 8008e68:	2300      	movs	r3, #0
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	4611      	mov	r1, r2
 8008e70:	602b      	str	r3, [r5, #0]
 8008e72:	f7f9 fefa 	bl	8002c6a <_fstat>
 8008e76:	1c43      	adds	r3, r0, #1
 8008e78:	d102      	bne.n	8008e80 <_fstat_r+0x1c>
 8008e7a:	682b      	ldr	r3, [r5, #0]
 8008e7c:	b103      	cbz	r3, 8008e80 <_fstat_r+0x1c>
 8008e7e:	6023      	str	r3, [r4, #0]
 8008e80:	bd38      	pop	{r3, r4, r5, pc}
 8008e82:	bf00      	nop
 8008e84:	20000540 	.word	0x20000540

08008e88 <_isatty_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4d06      	ldr	r5, [pc, #24]	; (8008ea4 <_isatty_r+0x1c>)
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4604      	mov	r4, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	602b      	str	r3, [r5, #0]
 8008e94:	f7f9 fef9 	bl	8002c8a <_isatty>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_isatty_r+0x1a>
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_isatty_r+0x1a>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	20000540 	.word	0x20000540

08008ea8 <_init>:
 8008ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eaa:	bf00      	nop
 8008eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eae:	bc08      	pop	{r3}
 8008eb0:	469e      	mov	lr, r3
 8008eb2:	4770      	bx	lr

08008eb4 <_fini>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	bf00      	nop
 8008eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eba:	bc08      	pop	{r3}
 8008ebc:	469e      	mov	lr, r3
 8008ebe:	4770      	bx	lr
