.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__DM__MASK, 0x38000
.set DC__0__DM__SHIFT, 15
.set DC__0__DR, CYREG_PRT0_DR
.set DC__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DC__0__HSIOM_MASK, 0x00F00000
.set DC__0__HSIOM_SHIFT, 20
.set DC__0__INTCFG, CYREG_PRT0_INTCFG
.set DC__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DC__0__MASK, 0x20
.set DC__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DC__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DC__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DC__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DC__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DC__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DC__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DC__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DC__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DC__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DC__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DC__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DC__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DC__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DC__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DC__0__PC, CYREG_PRT0_PC
.set DC__0__PC2, CYREG_PRT0_PC2
.set DC__0__PORT, 0
.set DC__0__PS, CYREG_PRT0_PS
.set DC__0__SHIFT, 5
.set DC__DR, CYREG_PRT0_DR
.set DC__INTCFG, CYREG_PRT0_INTCFG
.set DC__INTSTAT, CYREG_PRT0_INTSTAT
.set DC__MASK, 0x20
.set DC__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DC__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DC__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DC__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DC__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DC__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DC__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DC__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DC__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DC__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DC__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DC__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DC__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DC__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DC__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DC__PC, CYREG_PRT0_PC
.set DC__PC2, CYREG_PRT0_PC2
.set DC__PORT, 0
.set DC__PS, CYREG_PRT0_PS
.set DC__SHIFT, 5

/* SS */
.set SS__0__DM__MASK, 0x07
.set SS__0__DM__SHIFT, 0
.set SS__0__DR, CYREG_PRT0_DR
.set SS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SS__0__HSIOM_MASK, 0x0000000F
.set SS__0__HSIOM_SHIFT, 0
.set SS__0__INTCFG, CYREG_PRT0_INTCFG
.set SS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SS__0__MASK, 0x01
.set SS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SS__0__OUT_SEL_SHIFT, 0
.set SS__0__OUT_SEL_VAL, 0
.set SS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SS__0__PC, CYREG_PRT0_PC
.set SS__0__PC2, CYREG_PRT0_PC2
.set SS__0__PORT, 0
.set SS__0__PS, CYREG_PRT0_PS
.set SS__0__SHIFT, 0
.set SS__DR, CYREG_PRT0_DR
.set SS__INTCFG, CYREG_PRT0_INTCFG
.set SS__INTSTAT, CYREG_PRT0_INTSTAT
.set SS__MASK, 0x01
.set SS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SS__PC, CYREG_PRT0_PC
.set SS__PC2, CYREG_PRT0_PC2
.set SS__PORT, 0
.set SS__PS, CYREG_PRT0_PS
.set SS__SHIFT, 0

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MISO */
.set MISO__0__DM__MASK, 0x38
.set MISO__0__DM__SHIFT, 3
.set MISO__0__DR, CYREG_PRT3_DR
.set MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MISO__0__HSIOM_MASK, 0x000000F0
.set MISO__0__HSIOM_SHIFT, 4
.set MISO__0__INTCFG, CYREG_PRT3_INTCFG
.set MISO__0__INTSTAT, CYREG_PRT3_INTSTAT
.set MISO__0__MASK, 0x02
.set MISO__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MISO__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MISO__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MISO__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MISO__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MISO__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MISO__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MISO__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MISO__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MISO__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MISO__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MISO__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MISO__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MISO__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MISO__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MISO__0__PC, CYREG_PRT3_PC
.set MISO__0__PC2, CYREG_PRT3_PC2
.set MISO__0__PORT, 3
.set MISO__0__PS, CYREG_PRT3_PS
.set MISO__0__SHIFT, 1
.set MISO__DR, CYREG_PRT3_DR
.set MISO__INTCFG, CYREG_PRT3_INTCFG
.set MISO__INTSTAT, CYREG_PRT3_INTSTAT
.set MISO__MASK, 0x02
.set MISO__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MISO__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MISO__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MISO__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MISO__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MISO__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MISO__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MISO__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MISO__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MISO__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MISO__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MISO__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MISO__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MISO__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MISO__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MISO__PC, CYREG_PRT3_PC
.set MISO__PC2, CYREG_PRT3_PC2
.set MISO__PORT, 3
.set MISO__PS, CYREG_PRT3_PS
.set MISO__SHIFT, 1

/* SCLK */
.set SCLK__0__DM__MASK, 0xE00
.set SCLK__0__DM__SHIFT, 9
.set SCLK__0__DR, CYREG_PRT0_DR
.set SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCLK__0__HSIOM_MASK, 0x0000F000
.set SCLK__0__HSIOM_SHIFT, 12
.set SCLK__0__INTCFG, CYREG_PRT0_INTCFG
.set SCLK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SCLK__0__MASK, 0x08
.set SCLK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCLK__0__OUT_SEL_SHIFT, 6
.set SCLK__0__OUT_SEL_VAL, 3
.set SCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__0__PC, CYREG_PRT0_PC
.set SCLK__0__PC2, CYREG_PRT0_PC2
.set SCLK__0__PORT, 0
.set SCLK__0__PS, CYREG_PRT0_PS
.set SCLK__0__SHIFT, 3
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INTCFG, CYREG_PRT0_INTCFG
.set SCLK__INTSTAT, CYREG_PRT0_INTSTAT
.set SCLK__MASK, 0x08
.set SCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__PC, CYREG_PRT0_PC
.set SCLK__PC2, CYREG_PRT0_PC2
.set SCLK__PORT, 0
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 3

/* SDAT */
.set SDAT__0__DM__MASK, 0x7000
.set SDAT__0__DM__SHIFT, 12
.set SDAT__0__DR, CYREG_PRT0_DR
.set SDAT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SDAT__0__HSIOM_MASK, 0x000F0000
.set SDAT__0__HSIOM_SHIFT, 16
.set SDAT__0__INTCFG, CYREG_PRT0_INTCFG
.set SDAT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SDAT__0__MASK, 0x10
.set SDAT__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SDAT__0__OUT_SEL_SHIFT, 8
.set SDAT__0__OUT_SEL_VAL, 1
.set SDAT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDAT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDAT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDAT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDAT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDAT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDAT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDAT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDAT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDAT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDAT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDAT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDAT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDAT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDAT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDAT__0__PC, CYREG_PRT0_PC
.set SDAT__0__PC2, CYREG_PRT0_PC2
.set SDAT__0__PORT, 0
.set SDAT__0__PS, CYREG_PRT0_PS
.set SDAT__0__SHIFT, 4
.set SDAT__DR, CYREG_PRT0_DR
.set SDAT__INTCFG, CYREG_PRT0_INTCFG
.set SDAT__INTSTAT, CYREG_PRT0_INTSTAT
.set SDAT__MASK, 0x10
.set SDAT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDAT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDAT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDAT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDAT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDAT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDAT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDAT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDAT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDAT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDAT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDAT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDAT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDAT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDAT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDAT__PC, CYREG_PRT0_PC
.set SDAT__PC2, CYREG_PRT0_PC2
.set SDAT__PORT, 0
.set SDAT__PS, CYREG_PRT0_PS
.set SDAT__SHIFT, 4

/* HFCLK */
.set HFCLK__DIVIDER_MASK, 0x0000FFFF
.set HFCLK__ENABLE, CYREG_CLK_DIVIDER_B01
.set HFCLK__ENABLE_MASK, 0x80000000
.set HFCLK__MASK, 0x80000000
.set HFCLK__REGISTER, CYREG_CLK_DIVIDER_B01

/* I_set */
.set I_set__0__DM__MASK, 0x1C0000
.set I_set__0__DM__SHIFT, 18
.set I_set__0__DR, CYREG_PRT2_DR
.set I_set__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set I_set__0__HSIOM_MASK, 0x0F000000
.set I_set__0__HSIOM_SHIFT, 24
.set I_set__0__INTCFG, CYREG_PRT2_INTCFG
.set I_set__0__INTSTAT, CYREG_PRT2_INTSTAT
.set I_set__0__MASK, 0x40
.set I_set__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set I_set__0__OUT_SEL_SHIFT, 12
.set I_set__0__OUT_SEL_VAL, 0
.set I_set__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set I_set__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set I_set__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set I_set__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set I_set__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set I_set__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set I_set__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set I_set__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set I_set__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set I_set__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set I_set__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set I_set__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set I_set__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set I_set__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set I_set__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set I_set__0__PC, CYREG_PRT2_PC
.set I_set__0__PC2, CYREG_PRT2_PC2
.set I_set__0__PORT, 2
.set I_set__0__PS, CYREG_PRT2_PS
.set I_set__0__SHIFT, 6
.set I_set__DR, CYREG_PRT2_DR
.set I_set__INTCFG, CYREG_PRT2_INTCFG
.set I_set__INTSTAT, CYREG_PRT2_INTSTAT
.set I_set__MASK, 0x40
.set I_set__PA__CFG0, CYREG_UDB_PA2_CFG0
.set I_set__PA__CFG1, CYREG_UDB_PA2_CFG1
.set I_set__PA__CFG10, CYREG_UDB_PA2_CFG10
.set I_set__PA__CFG11, CYREG_UDB_PA2_CFG11
.set I_set__PA__CFG12, CYREG_UDB_PA2_CFG12
.set I_set__PA__CFG13, CYREG_UDB_PA2_CFG13
.set I_set__PA__CFG14, CYREG_UDB_PA2_CFG14
.set I_set__PA__CFG2, CYREG_UDB_PA2_CFG2
.set I_set__PA__CFG3, CYREG_UDB_PA2_CFG3
.set I_set__PA__CFG4, CYREG_UDB_PA2_CFG4
.set I_set__PA__CFG5, CYREG_UDB_PA2_CFG5
.set I_set__PA__CFG6, CYREG_UDB_PA2_CFG6
.set I_set__PA__CFG7, CYREG_UDB_PA2_CFG7
.set I_set__PA__CFG8, CYREG_UDB_PA2_CFG8
.set I_set__PA__CFG9, CYREG_UDB_PA2_CFG9
.set I_set__PC, CYREG_PRT2_PC
.set I_set__PC2, CYREG_PRT2_PC2
.set I_set__PORT, 2
.set I_set__PS, CYREG_PRT2_PS
.set I_set__SHIFT, 6

/* PWM_C_cy_m0s8_tcpwm_1 */
.set PWM_C_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_C_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_C_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_C_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_C_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_C_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_C_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_C_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_C_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_C_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_C_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_C_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_V_cy_m0s8_tcpwm_1 */
.set PWM_V_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_V_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_V_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_V_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_V_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_V_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_V_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_V_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_V_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_V_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_V_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_V_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_V_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_V_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_V_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* Rot_A */
.set Rot_A__0__DM__MASK, 0xE00
.set Rot_A__0__DM__SHIFT, 9
.set Rot_A__0__DR, CYREG_PRT1_DR
.set Rot_A__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Rot_A__0__HSIOM_MASK, 0x0000F000
.set Rot_A__0__HSIOM_SHIFT, 12
.set Rot_A__0__INTCFG, CYREG_PRT1_INTCFG
.set Rot_A__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Rot_A__0__MASK, 0x08
.set Rot_A__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rot_A__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rot_A__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rot_A__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rot_A__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rot_A__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rot_A__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rot_A__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rot_A__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rot_A__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rot_A__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rot_A__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rot_A__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rot_A__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rot_A__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rot_A__0__PC, CYREG_PRT1_PC
.set Rot_A__0__PC2, CYREG_PRT1_PC2
.set Rot_A__0__PORT, 1
.set Rot_A__0__PS, CYREG_PRT1_PS
.set Rot_A__0__SHIFT, 3
.set Rot_A__DR, CYREG_PRT1_DR
.set Rot_A__INTCFG, CYREG_PRT1_INTCFG
.set Rot_A__INTSTAT, CYREG_PRT1_INTSTAT
.set Rot_A__MASK, 0x08
.set Rot_A__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rot_A__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rot_A__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rot_A__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rot_A__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rot_A__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rot_A__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rot_A__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rot_A__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rot_A__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rot_A__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rot_A__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rot_A__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rot_A__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rot_A__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rot_A__PC, CYREG_PRT1_PC
.set Rot_A__PC2, CYREG_PRT1_PC2
.set Rot_A__PORT, 1
.set Rot_A__PS, CYREG_PRT1_PS
.set Rot_A__SHIFT, 3

/* Rot_B */
.set Rot_B__0__DM__MASK, 0x1C0
.set Rot_B__0__DM__SHIFT, 6
.set Rot_B__0__DR, CYREG_PRT1_DR
.set Rot_B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Rot_B__0__HSIOM_MASK, 0x00000F00
.set Rot_B__0__HSIOM_SHIFT, 8
.set Rot_B__0__INTCFG, CYREG_PRT1_INTCFG
.set Rot_B__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Rot_B__0__MASK, 0x04
.set Rot_B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rot_B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rot_B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rot_B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rot_B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rot_B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rot_B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rot_B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rot_B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rot_B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rot_B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rot_B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rot_B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rot_B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rot_B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rot_B__0__PC, CYREG_PRT1_PC
.set Rot_B__0__PC2, CYREG_PRT1_PC2
.set Rot_B__0__PORT, 1
.set Rot_B__0__PS, CYREG_PRT1_PS
.set Rot_B__0__SHIFT, 2
.set Rot_B__DR, CYREG_PRT1_DR
.set Rot_B__INTCFG, CYREG_PRT1_INTCFG
.set Rot_B__INTSTAT, CYREG_PRT1_INTSTAT
.set Rot_B__MASK, 0x04
.set Rot_B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rot_B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rot_B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rot_B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rot_B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rot_B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rot_B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rot_B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rot_B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rot_B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rot_B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rot_B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rot_B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rot_B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rot_B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rot_B__PC, CYREG_PRT1_PC
.set Rot_B__PC2, CYREG_PRT1_PC2
.set Rot_B__PORT, 1
.set Rot_B__PS, CYREG_PRT1_PS
.set Rot_B__SHIFT, 2

/* V_set */
.set V_set__0__DM__MASK, 0x07
.set V_set__0__DM__SHIFT, 0
.set V_set__0__DR, CYREG_PRT3_DR
.set V_set__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set V_set__0__HSIOM_MASK, 0x0000000F
.set V_set__0__HSIOM_SHIFT, 0
.set V_set__0__INTCFG, CYREG_PRT3_INTCFG
.set V_set__0__INTSTAT, CYREG_PRT3_INTSTAT
.set V_set__0__MASK, 0x01
.set V_set__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set V_set__0__OUT_SEL_SHIFT, 0
.set V_set__0__OUT_SEL_VAL, 1
.set V_set__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_set__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_set__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_set__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_set__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_set__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_set__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_set__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_set__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_set__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_set__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_set__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_set__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_set__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_set__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_set__0__PC, CYREG_PRT3_PC
.set V_set__0__PC2, CYREG_PRT3_PC2
.set V_set__0__PORT, 3
.set V_set__0__PS, CYREG_PRT3_PS
.set V_set__0__SHIFT, 0
.set V_set__DR, CYREG_PRT3_DR
.set V_set__INTCFG, CYREG_PRT3_INTCFG
.set V_set__INTSTAT, CYREG_PRT3_INTSTAT
.set V_set__MASK, 0x01
.set V_set__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_set__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_set__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_set__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_set__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_set__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_set__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_set__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_set__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_set__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_set__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_set__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_set__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_set__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_set__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_set__PC, CYREG_PRT3_PC
.set V_set__PC2, CYREG_PRT3_PC2
.set V_set__PORT, 3
.set V_set__PS, CYREG_PRT3_PS
.set V_set__SHIFT, 0

/* Count7 */
.set Count7_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Count7_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Count7_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Count7_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Count7_Counter7__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Count7_Counter7__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set Count7_Counter7__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Count7_Counter7__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set Count7_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Count7_Counter7__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Count7_Counter7__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set Count7_Counter7__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set Count7_Counter7__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set Count7_Counter7__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Count7_Counter7__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set Count7_Counter7__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Count7_Counter7__COUNT_REG, CYREG_UDB_W8_CTL_00
.set Count7_Counter7__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Count7_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Count7_Counter7__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Count7_Counter7__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_02
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_02
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_01
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_03
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_03

/* SPIM_1_IntClock */
.set SPIM_1_IntClock__DIVIDER_MASK, 0x0000FFFF
.set SPIM_1_IntClock__ENABLE, CYREG_CLK_DIVIDER_C00
.set SPIM_1_IntClock__ENABLE_MASK, 0x80000000
.set SPIM_1_IntClock__MASK, 0x80000000
.set SPIM_1_IntClock__REGISTER, CYREG_CLK_DIVIDER_C00

/* QuadDec_cy_m0s8_tcpwm_1 */
.set QuadDec_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set QuadDec_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set QuadDec_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set QuadDec_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* isr_adc */
.set isr_adc__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_adc__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_adc__INTC_MASK, 0x01
.set isr_adc__INTC_NUMBER, 0
.set isr_adc__INTC_PRIOR_MASK, 0xC0
.set isr_adc__INTC_PRIOR_NUM, 3
.set isr_adc__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_adc__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_adc__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_vcb */
.set isr_vcb__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_vcb__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_vcb__INTC_MASK, 0x08
.set isr_vcb__INTC_NUMBER, 3
.set isr_vcb__INTC_PRIOR_MASK, 0xC0000000
.set isr_vcb__INTC_PRIOR_NUM, 3
.set isr_vcb__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_vcb__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_vcb__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ClockPWM */
.set ClockPWM__DIVIDER_MASK, 0x0000FFFF
.set ClockPWM__ENABLE, CYREG_CLK_DIVIDER_A00
.set ClockPWM__ENABLE_MASK, 0x80000000
.set ClockPWM__MASK, 0x80000000
.set ClockPWM__REGISTER, CYREG_CLK_DIVIDER_A00

/* ResetLCD */
.set ResetLCD__0__DM__MASK, 0x38
.set ResetLCD__0__DM__SHIFT, 3
.set ResetLCD__0__DR, CYREG_PRT0_DR
.set ResetLCD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ResetLCD__0__HSIOM_MASK, 0x000000F0
.set ResetLCD__0__HSIOM_SHIFT, 4
.set ResetLCD__0__INTCFG, CYREG_PRT0_INTCFG
.set ResetLCD__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ResetLCD__0__MASK, 0x02
.set ResetLCD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ResetLCD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ResetLCD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ResetLCD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ResetLCD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ResetLCD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ResetLCD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ResetLCD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ResetLCD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ResetLCD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ResetLCD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ResetLCD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ResetLCD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ResetLCD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ResetLCD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ResetLCD__0__PC, CYREG_PRT0_PC
.set ResetLCD__0__PC2, CYREG_PRT0_PC2
.set ResetLCD__0__PORT, 0
.set ResetLCD__0__PS, CYREG_PRT0_PS
.set ResetLCD__0__SHIFT, 1
.set ResetLCD__DR, CYREG_PRT0_DR
.set ResetLCD__INTCFG, CYREG_PRT0_INTCFG
.set ResetLCD__INTSTAT, CYREG_PRT0_INTSTAT
.set ResetLCD__MASK, 0x02
.set ResetLCD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ResetLCD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ResetLCD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ResetLCD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ResetLCD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ResetLCD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ResetLCD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ResetLCD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ResetLCD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ResetLCD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ResetLCD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ResetLCD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ResetLCD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ResetLCD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ResetLCD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ResetLCD__PC, CYREG_PRT0_PC
.set ResetLCD__PC2, CYREG_PRT0_PC2
.set ResetLCD__PORT, 0
.set ResetLCD__PS, CYREG_PRT0_PS
.set ResetLCD__SHIFT, 1

/* isr_quad */
.set isr_quad__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_quad__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_quad__INTC_MASK, 0x10000
.set isr_quad__INTC_NUMBER, 16
.set isr_quad__INTC_PRIOR_MASK, 0xC0
.set isr_quad__INTC_PRIOR_NUM, 3
.set isr_quad__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_quad__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_quad__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_speed */
.set isr_speed__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_speed__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_speed__INTC_MASK, 0x04
.set isr_speed__INTC_NUMBER, 2
.set isr_speed__INTC_PRIOR_MASK, 0xC00000
.set isr_speed__INTC_PRIOR_NUM, 3
.set isr_speed__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_speed__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_speed__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* VCB_select */
.set VCB_select__0__DM__MASK, 0xE00
.set VCB_select__0__DM__SHIFT, 9
.set VCB_select__0__DR, CYREG_PRT2_DR
.set VCB_select__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VCB_select__0__HSIOM_MASK, 0x0000F000
.set VCB_select__0__HSIOM_SHIFT, 12
.set VCB_select__0__INTCFG, CYREG_PRT2_INTCFG
.set VCB_select__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VCB_select__0__MASK, 0x08
.set VCB_select__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VCB_select__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VCB_select__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VCB_select__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VCB_select__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VCB_select__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VCB_select__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VCB_select__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VCB_select__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VCB_select__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VCB_select__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VCB_select__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VCB_select__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VCB_select__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VCB_select__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VCB_select__0__PC, CYREG_PRT2_PC
.set VCB_select__0__PC2, CYREG_PRT2_PC2
.set VCB_select__0__PORT, 2
.set VCB_select__0__PS, CYREG_PRT2_PS
.set VCB_select__0__SHIFT, 3
.set VCB_select__DR, CYREG_PRT2_DR
.set VCB_select__INTCFG, CYREG_PRT2_INTCFG
.set VCB_select__INTSTAT, CYREG_PRT2_INTSTAT
.set VCB_select__MASK, 0x08
.set VCB_select__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VCB_select__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VCB_select__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VCB_select__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VCB_select__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VCB_select__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VCB_select__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VCB_select__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VCB_select__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VCB_select__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VCB_select__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VCB_select__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VCB_select__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VCB_select__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VCB_select__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VCB_select__PC, CYREG_PRT2_PC
.set VCB_select__PC2, CYREG_PRT2_PC2
.set VCB_select__PORT, 2
.set VCB_select__PS, CYREG_PRT2_PS
.set VCB_select__SHIFT, 3

/* ClockDebounce */
.set ClockDebounce__DIVIDER_MASK, 0x0000FFFF
.set ClockDebounce__ENABLE, CYREG_CLK_DIVIDER_B02
.set ClockDebounce__ENABLE_MASK, 0x80000000
.set ClockDebounce__MASK, 0x80000000
.set ClockDebounce__REGISTER, CYREG_CLK_DIVIDER_B02

/* Clock_refresh */
.set Clock_refresh__DIVIDER_MASK, 0x0000FFFF
.set Clock_refresh__ENABLE, CYREG_CLK_DIVIDER_A01
.set Clock_refresh__ENABLE_MASK, 0x80000000
.set Clock_refresh__MASK, 0x80000000
.set Clock_refresh__REGISTER, CYREG_CLK_DIVIDER_A01

/* Current_Sense */
.set Current_Sense__0__DM__MASK, 0x38
.set Current_Sense__0__DM__SHIFT, 3
.set Current_Sense__0__DR, CYREG_PRT2_DR
.set Current_Sense__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Current_Sense__0__HSIOM_MASK, 0x000000F0
.set Current_Sense__0__HSIOM_SHIFT, 4
.set Current_Sense__0__INTCFG, CYREG_PRT2_INTCFG
.set Current_Sense__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Current_Sense__0__MASK, 0x02
.set Current_Sense__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Current_Sense__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Current_Sense__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Current_Sense__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Current_Sense__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Current_Sense__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Current_Sense__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Current_Sense__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Current_Sense__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Current_Sense__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Current_Sense__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Current_Sense__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Current_Sense__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Current_Sense__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Current_Sense__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Current_Sense__0__PC, CYREG_PRT2_PC
.set Current_Sense__0__PC2, CYREG_PRT2_PC2
.set Current_Sense__0__PORT, 2
.set Current_Sense__0__PS, CYREG_PRT2_PS
.set Current_Sense__0__SHIFT, 1
.set Current_Sense__DR, CYREG_PRT2_DR
.set Current_Sense__INTCFG, CYREG_PRT2_INTCFG
.set Current_Sense__INTSTAT, CYREG_PRT2_INTSTAT
.set Current_Sense__MASK, 0x02
.set Current_Sense__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Current_Sense__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Current_Sense__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Current_Sense__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Current_Sense__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Current_Sense__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Current_Sense__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Current_Sense__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Current_Sense__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Current_Sense__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Current_Sense__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Current_Sense__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Current_Sense__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Current_Sense__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Current_Sense__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Current_Sense__PC, CYREG_PRT2_PC
.set Current_Sense__PC2, CYREG_PRT2_PC2
.set Current_Sense__PORT, 2
.set Current_Sense__PS, CYREG_PRT2_PS
.set Current_Sense__SHIFT, 1

/* Voltage_Sense */
.set Voltage_Sense__0__DM__MASK, 0x07
.set Voltage_Sense__0__DM__SHIFT, 0
.set Voltage_Sense__0__DR, CYREG_PRT2_DR
.set Voltage_Sense__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Voltage_Sense__0__HSIOM_MASK, 0x0000000F
.set Voltage_Sense__0__HSIOM_SHIFT, 0
.set Voltage_Sense__0__INTCFG, CYREG_PRT2_INTCFG
.set Voltage_Sense__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Voltage_Sense__0__MASK, 0x01
.set Voltage_Sense__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Voltage_Sense__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Voltage_Sense__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Voltage_Sense__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Voltage_Sense__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Voltage_Sense__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Voltage_Sense__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Voltage_Sense__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Voltage_Sense__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Voltage_Sense__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Voltage_Sense__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Voltage_Sense__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Voltage_Sense__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Voltage_Sense__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Voltage_Sense__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Voltage_Sense__0__PC, CYREG_PRT2_PC
.set Voltage_Sense__0__PC2, CYREG_PRT2_PC2
.set Voltage_Sense__0__PORT, 2
.set Voltage_Sense__0__PS, CYREG_PRT2_PS
.set Voltage_Sense__0__SHIFT, 0
.set Voltage_Sense__DR, CYREG_PRT2_DR
.set Voltage_Sense__INTCFG, CYREG_PRT2_INTCFG
.set Voltage_Sense__INTSTAT, CYREG_PRT2_INTSTAT
.set Voltage_Sense__MASK, 0x01
.set Voltage_Sense__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Voltage_Sense__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Voltage_Sense__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Voltage_Sense__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Voltage_Sense__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Voltage_Sense__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Voltage_Sense__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Voltage_Sense__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Voltage_Sense__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Voltage_Sense__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Voltage_Sense__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Voltage_Sense__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Voltage_Sense__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Voltage_Sense__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Voltage_Sense__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Voltage_Sense__PC, CYREG_PRT2_PC
.set Voltage_Sense__PC2, CYREG_PRT2_PC2
.set Voltage_Sense__PORT, 2
.set Voltage_Sense__PS, CYREG_PRT2_PS
.set Voltage_Sense__SHIFT, 0

/* LCD_brightness */
.set LCD_brightness__0__DM__MASK, 0x1C0
.set LCD_brightness__0__DM__SHIFT, 6
.set LCD_brightness__0__DR, CYREG_PRT0_DR
.set LCD_brightness__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_brightness__0__HSIOM_MASK, 0x00000F00
.set LCD_brightness__0__HSIOM_SHIFT, 8
.set LCD_brightness__0__INTCFG, CYREG_PRT0_INTCFG
.set LCD_brightness__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_brightness__0__MASK, 0x04
.set LCD_brightness__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LCD_brightness__0__OUT_SEL_SHIFT, 4
.set LCD_brightness__0__OUT_SEL_VAL, 2
.set LCD_brightness__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_brightness__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_brightness__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_brightness__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_brightness__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_brightness__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_brightness__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_brightness__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_brightness__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_brightness__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_brightness__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_brightness__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_brightness__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_brightness__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_brightness__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_brightness__0__PC, CYREG_PRT0_PC
.set LCD_brightness__0__PC2, CYREG_PRT0_PC2
.set LCD_brightness__0__PORT, 0
.set LCD_brightness__0__PS, CYREG_PRT0_PS
.set LCD_brightness__0__SHIFT, 2
.set LCD_brightness__DR, CYREG_PRT0_DR
.set LCD_brightness__INTCFG, CYREG_PRT0_INTCFG
.set LCD_brightness__INTSTAT, CYREG_PRT0_INTSTAT
.set LCD_brightness__MASK, 0x04
.set LCD_brightness__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_brightness__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_brightness__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_brightness__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_brightness__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_brightness__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_brightness__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_brightness__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_brightness__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_brightness__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_brightness__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_brightness__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_brightness__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_brightness__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_brightness__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_brightness__PC, CYREG_PRT0_PC
.set LCD_brightness__PC2, CYREG_PRT0_PC2
.set LCD_brightness__PORT, 0
.set LCD_brightness__PS, CYREG_PRT0_PS
.set LCD_brightness__SHIFT, 2

/* PWM_Brightness_cy_m0s8_tcpwm_1 */
.set PWM_Brightness_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_Brightness_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_Brightness_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_Brightness_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_Brightness_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_Brightness_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_Brightness_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_Brightness_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_Brightness_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_Brightness_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_Brightness_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
