# ğŸ‘‹ Hi, I'm Vishal Shah

## ğŸ› ï¸ Verilog & SystemVerilog Projects

ğŸ”§ Digital Design Enthusiast | ğŸ§  Learning IC Design | ğŸš€ Building Practical Projects in HDL

### ğŸ” Interests
- RTL Design (Verilog, SystemVerilog)
- Verification
- FPGA Projects
- ASIC Flow Basics

### ğŸ“‚ Projects
