#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 27 11:08:53 2021
# Process ID: 2088
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Apr 27 11:09:07 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Apr 27 11:09:07 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Tue Apr 27 11:09:07 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4954
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 102596 ; free virtual = 130373
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-4678-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-4678-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 102597 ; free virtual = 130375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 103284 ; free virtual = 131061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 103283 ; free virtual = 131061
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 103264 ; free virtual = 131042
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 103246 ; free virtual = 131024
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 103245 ; free virtual = 131023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103230 ; free virtual = 131012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103230 ; free virtual = 131012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103226 ; free virtual = 131008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103220 ; free virtual = 131002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103233 ; free virtual = 131018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103031 ; free virtual = 130816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 103031 ; free virtual = 130816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2466.402 ; gain = 71.949 ; free physical = 103029 ; free virtual = 130814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 103266 ; free virtual = 131048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.340 ; gain = 13.953 ; free physical = 103324 ; free virtual = 131105
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.348 ; gain = 77.887 ; free physical = 103324 ; free virtual = 131105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.348 ; gain = 0.000 ; free physical = 103317 ; free virtual = 131099
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.246 ; gain = 0.000 ; free physical = 103350 ; free virtual = 131131
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2481.246 ; gain = 86.891 ; free physical = 103486 ; free virtual = 131268
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 11:10:52 2021...
[Tue Apr 27 11:11:03 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:37 ; elapsed = 00:01:56 . Memory (MB): peak = 2538.504 ; gain = 0.000 ; free physical = 105194 ; free virtual = 132971
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2538.504 ; gain = 0.000 ; free physical = 105007 ; free virtual = 132784
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.504 ; gain = 0.000 ; free physical = 104811 ; free virtual = 132588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:11:07 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 2775 |     0 |     53200 |  5.22 |
|   LUT as Logic             | 2737 |     0 |     53200 |  5.14 |
|   LUT as Memory            |   38 |     0 |     17400 |  0.22 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   38 |     0 |           |       |
| Slice Registers            | 3232 |     0 |    106400 |  3.04 |
|   Register as Flip Flop    | 3232 |     0 |    106400 |  3.04 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   25 |     0 |     26600 |  0.09 |
| F8 Muxes                   |    1 |     0 |     13300 | <0.01 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3231  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       220 |  7.27 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3231 |        Flop & Latch |
| LUT6     | 1123 |                 LUT |
| LUT4     |  600 |                 LUT |
| LUT3     |  528 |                 LUT |
| LUT2     |  490 |                 LUT |
| LUT5     |  373 |                 LUT |
| CARRY4   |  254 |          CarryLogic |
| LUT1     |   60 |                 LUT |
| SRL16E   |   35 |  Distributed Memory |
| MUXF7    |   25 |               MuxFx |
| DSP48E1  |   16 |    Block Arithmetic |
| SRLC32E  |    3 |  Distributed Memory |
| MUXF8    |    1 |               MuxFx |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2886.527 ; gain = 348.023 ; free physical = 104019 ; free virtual = 131796
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:11:13 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.902        0.000                      0                 4877        0.193        0.000                      0                 4877        4.020        0.000                       0                  3278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.902        0.000                      0                 4877        0.193        0.000                      0                 4877        4.020        0.000                       0                  3278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 3.928ns (43.056%)  route 5.195ns (56.944%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/reg_163_reg[57]/Q
                         net (fo=5, unplaced)         0.993     2.484    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, unplaced)         0.481     3.260    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.384 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, unplaced)        0.534     3.918    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     4.042 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_33/O
                         net (fo=4, unplaced)         1.135     5.177    bd_0_i/hls_inst/inst/val_reg_780[15]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.301 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_16/O
                         net (fo=4, unplaced)         0.926     6.227    bd_0_i/hls_inst/inst/val_reg_780[11]_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_3/O
                         net (fo=3, unplaced)         0.467     6.818    bd_0_i/hls_inst/inst/val_reg_780[3]_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     6.942 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, unplaced)         0.650     7.592    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.112 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     8.121    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.238 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.238    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.355 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.355    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.472 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.472    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.589 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.589    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.706 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.706    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.823 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.823    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.940 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.940    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.057 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.057    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.174 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.174    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.291 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.291    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.408 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.408    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.525 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.525    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.642    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.759    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.096 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.096    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[63]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_seq_1_U7/fn1_udiv_64ns_64ns_64_68_seq_1_div_U/fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_64_68_seq_1_U7_fn1_udiv_64ns_64ns_64_68_seq_1_div_U_fn1_udiv_64ns_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U4/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Apr 27 11:11:14 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Tue Apr 27 11:11:14 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2397.199 ; gain = 0.000 ; free physical = 103565 ; free virtual = 131350
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2399.312 ; gain = 0.000 ; free physical = 102768 ; free virtual = 130553
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.199 ; gain = 0.000 ; free physical = 101838 ; free virtual = 129623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2706.199 ; gain = 314.938 ; free physical = 101838 ; free virtual = 129622
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2837.605 ; gain = 118.531 ; free physical = 101779 ; free virtual = 129563

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15d57bc5c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.605 ; gain = 0.000 ; free physical = 101778 ; free virtual = 129563

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d73cf694

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101642 ; free virtual = 129426
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dc467fbc

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101640 ; free virtual = 129424
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 87 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9e0e3fa

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101638 ; free virtual = 129422
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 43 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a9e0e3fa

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101625 ; free virtual = 129409
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a9e0e3fa

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101617 ; free virtual = 129402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a9e0e3fa

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101606 ; free virtual = 129390
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              27  |                                              0  |
|  Constant propagation         |              22  |              87  |                                              0  |
|  Sweep                        |               0  |              43  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.602 ; gain = 0.000 ; free physical = 101615 ; free virtual = 129399
Ending Logic Optimization Task | Checksum: 7f70b39b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2944.602 ; gain = 24.012 ; free physical = 101615 ; free virtual = 129399

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7f70b39b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.602 ; gain = 0.000 ; free physical = 101609 ; free virtual = 129393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7f70b39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.602 ; gain = 0.000 ; free physical = 101609 ; free virtual = 129393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.602 ; gain = 0.000 ; free physical = 101608 ; free virtual = 129393
Ending Netlist Obfuscation Task | Checksum: 7f70b39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.602 ; gain = 0.000 ; free physical = 101606 ; free virtual = 129390
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101102 ; free virtual = 128888
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20600690

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101102 ; free virtual = 128888
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101102 ; free virtual = 128888

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b90e7e8e

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101125 ; free virtual = 128911

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15605e46f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101117 ; free virtual = 128903

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15605e46f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101116 ; free virtual = 128902
Phase 1 Placer Initialization | Checksum: 15605e46f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101113 ; free virtual = 128900

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15be7b379

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101075 ; free virtual = 128866

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 156a43461

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.633 ; gain = 0.000 ; free physical = 101078 ; free virtual = 128870

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 185 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 68 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 100985 ; free virtual = 128776

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             68  |                    68  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             68  |                    68  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19c314cb1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100995 ; free virtual = 128786
Phase 2.3 Global Placement Core | Checksum: 18ad5b922

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100992 ; free virtual = 128783
Phase 2 Global Placement | Checksum: 18ad5b922

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100992 ; free virtual = 128783

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1709c1d2d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100992 ; free virtual = 128783

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d1508f2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100984 ; free virtual = 128775

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eabe33f9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100984 ; free virtual = 128775

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2097925be

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100984 ; free virtual = 128776

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b06ed328

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100976 ; free virtual = 128767

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e06938e0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100972 ; free virtual = 128763

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 165e256bf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100971 ; free virtual = 128762
Phase 3 Detail Placement | Checksum: 165e256bf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100971 ; free virtual = 128762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f1ffb3fa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.400 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 136e68dff

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 101004 ; free virtual = 128795
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 968f2fba

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 101002 ; free virtual = 128793
Phase 4.1.1.1 BUFG Insertion | Checksum: f1ffb3fa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 101002 ; free virtual = 128793
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.802. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100993 ; free virtual = 128784
Phase 4.1 Post Commit Optimization | Checksum: 12f9f4a48

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100991 ; free virtual = 128782

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f9f4a48

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100990 ; free virtual = 128782

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12f9f4a48

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100990 ; free virtual = 128781
Phase 4.3 Placer Reporting | Checksum: 12f9f4a48

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100985 ; free virtual = 128776

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 100985 ; free virtual = 128776

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100985 ; free virtual = 128776
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1179be1cf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100984 ; free virtual = 128775
Ending Placer Task | Checksum: ccc66064

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 100982 ; free virtual = 128774
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3163.641 ; gain = 16.008 ; free physical = 101009 ; free virtual = 128800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 100964 ; free virtual = 128765
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 100988 ; free virtual = 128782
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 101002 ; free virtual = 128797
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3163.641 ; gain = 0.000 ; free physical = 100951 ; free virtual = 128755
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c7751934 ConstDB: 0 ShapeSum: 5514730 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f91255eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3182.254 ; gain = 0.000 ; free physical = 100805 ; free virtual = 128622
Post Restoration Checksum: NetGraph: 102f5d8e NumContArr: e8e2f85d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f91255eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3189.055 ; gain = 6.801 ; free physical = 100803 ; free virtual = 128621

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f91255eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.055 ; gain = 14.801 ; free physical = 100768 ; free virtual = 128587

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f91255eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.055 ; gain = 14.801 ; free physical = 100768 ; free virtual = 128587
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cf3986b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3211.938 ; gain = 29.684 ; free physical = 100714 ; free virtual = 128534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.837  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15c91cfba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3211.938 ; gain = 29.684 ; free physical = 100776 ; free virtual = 128597

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5881
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5881
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15c91cfba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100772 ; free virtual = 128592
Phase 3 Initial Routing | Checksum: 16916de35

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100770 ; free virtual = 128591

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 734
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.686  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 242cf32d7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100743 ; free virtual = 128552
Phase 4 Rip-up And Reroute | Checksum: 242cf32d7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100743 ; free virtual = 128552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 242cf32d7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100742 ; free virtual = 128552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 242cf32d7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100742 ; free virtual = 128552
Phase 5 Delay and Skew Optimization | Checksum: 242cf32d7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100743 ; free virtual = 128553

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 204daa82c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100739 ; free virtual = 128548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.686  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 204daa82c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100739 ; free virtual = 128548
Phase 6 Post Hold Fix | Checksum: 204daa82c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100737 ; free virtual = 128546

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.79124 %
  Global Horizontal Routing Utilization  = 1.26572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26d20e9d5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3216.062 ; gain = 33.809 ; free physical = 100740 ; free virtual = 128550

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26d20e9d5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3218.062 ; gain = 35.809 ; free physical = 100740 ; free virtual = 128550

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b81b1b3b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3250.078 ; gain = 67.824 ; free physical = 100732 ; free virtual = 128542

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.686  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b81b1b3b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3250.078 ; gain = 67.824 ; free physical = 100733 ; free virtual = 128543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3250.078 ; gain = 67.824 ; free physical = 100773 ; free virtual = 128583

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3250.078 ; gain = 86.438 ; free physical = 100773 ; free virtual = 128583
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3250.078 ; gain = 0.000 ; free physical = 100730 ; free virtual = 128551
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 11:12:22 2021...
[Tue Apr 27 11:12:37 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.97 ; elapsed = 00:01:23 . Memory (MB): peak = 2944.391 ; gain = 0.000 ; free physical = 102215 ; free virtual = 130039
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2944.391 ; gain = 0.000 ; free physical = 102210 ; free virtual = 130034
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3145.926 ; gain = 0.000 ; free physical = 102043 ; free virtual = 129867
Restored from archive | CPU: 0.250000 secs | Memory: 6.528519 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3145.926 ; gain = 0.000 ; free physical = 102043 ; free virtual = 129867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.926 ; gain = 0.000 ; free physical = 102036 ; free virtual = 129860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8668 :
       # of nets not needing routing.......... :        2785 :
           # of internally routed nets........ :        2629 :
           # of implicitly routed ports....... :         156 :
       # of routable nets..................... :        5883 :
           # of fully routed nets............. :        5883 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:12:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 3.909ns (41.779%)  route 5.447ns (58.221%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.329 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.329    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[63]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 3.805ns (41.125%)  route 5.447ns (58.875%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.225 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.225    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[62]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 3.792ns (41.042%)  route 5.447ns (58.958%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.212 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.212    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[59]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 3.784ns (40.991%)  route 5.447ns (59.009%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.204 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.204    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[61]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 3.708ns (40.501%)  route 5.447ns (59.499%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.128    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[60]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.688ns (40.371%)  route 5.447ns (59.629%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.108 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.108    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[58]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 3.675ns (40.286%)  route 5.447ns (59.714%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.095 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.095    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[55]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.667ns (40.233%)  route 5.447ns (59.767%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.087 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.087    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[57]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 3.591ns (39.731%)  route 5.447ns (60.269%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.011 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.011    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[56]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.571ns (39.597%)  route 5.447ns (60.403%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.991 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.991    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[54]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  1.007    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:12:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 2669 |     0 |     53200 |  5.02 |
|   LUT as Logic             | 2640 |     0 |     53200 |  4.96 |
|   LUT as Memory            |   29 |     0 |     17400 |  0.17 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   29 |     0 |           |       |
| Slice Registers            | 3183 |     0 |    106400 |  2.99 |
|   Register as Flip Flop    | 3183 |     0 |    106400 |  2.99 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   25 |     0 |     26600 |  0.09 |
| F8 Muxes                   |    1 |     0 |     13300 | <0.01 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3182  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 1078 |     0 |     13300 |  8.11 |
|   SLICEL                                   |  836 |     0 |           |       |
|   SLICEM                                   |  242 |     0 |           |       |
| LUT as Logic                               | 2640 |     0 |     53200 |  4.96 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     | 2142 |       |           |       |
|   using O5 and O6                          |  497 |       |           |       |
| LUT as Memory                              |   29 |     0 |     17400 |  0.17 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   29 |     0 |           |       |
|     using O5 output only                   |    4 |       |           |       |
|     using O6 output only                   |   16 |       |           |       |
|     using O5 and O6                        |    9 |       |           |       |
| Slice Registers                            | 3183 |     0 |    106400 |  2.99 |
|   Register driven from within the Slice    | 1494 |       |           |       |
|   Register driven from outside the Slice   | 1689 |       |           |       |
|     LUT in front of the register is unused | 1045 |       |           |       |
|     LUT in front of the register is used   |  644 |       |           |       |
| Unique Control Sets                        |   31 |       |     13300 |  0.23 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       220 |  7.27 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3182 |        Flop & Latch |
| LUT6     | 1102 |                 LUT |
| LUT4     |  617 |                 LUT |
| LUT3     |  527 |                 LUT |
| LUT2     |  480 |                 LUT |
| LUT5     |  352 |                 LUT |
| CARRY4   |  246 |          CarryLogic |
| LUT1     |   59 |                 LUT |
| SRL16E   |   35 |  Distributed Memory |
| MUXF7    |   25 |               MuxFx |
| DSP48E1  |   16 |    Block Arithmetic |
| SRLC32E  |    3 |  Distributed Memory |
| MUXF8    |    1 |               MuxFx |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:12:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                 4827        0.096        0.000                      0                 4827        4.020        0.000                       0                  3229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.669        0.000                      0                 4827        0.096        0.000                      0                 4827        4.020        0.000                       0                  3229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 3.909ns (41.779%)  route 5.447ns (58.221%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.329 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.329    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[63]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y47         FDRE                                         r  bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_reg_905_reg[37]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[63]_0[37]
    SLICE_X90Y47         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X90Y47         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]/C
                         clock pessimism              0.000     0.432    
    SLICE_X90Y47         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U3/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U4/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y35  bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y35  bd_0_i/hls_inst/inst/sitodp_64ns_64_6_no_dsp_1_U6/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




HLS: impl run complete: worst setup slack (WNS)=0.668675, worst hold slack (WHS)=0.095518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 1078 2669 3183 16 0 0 29 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 27 11:12:40 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1078
LUT:           2669
FF:            3183
DSP:             16
BRAM:             0
SRL:             29
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.098
CP achieved post-implementation:    9.331
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_72/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 11:12:40 2021...
