
attach ./modelgen_0.so


verilog

`modelgen
module test_res_8(p, n);
	electrical p, n;
	inout p, n;
	real a, b;
	parameter real p = 1.;
	analog begin
		a = V(n, p);
		b = 1.;
		b = -a*b*b;
		I(p,n) <+ ln(exp(-a * b));
	end
endmodule


list

!make test_res_8.so > /dev/null
attach ./test_res_8.so

parameter v=1

test_res_8 #() dut(1,0);
vsource #(.dc(v)) v1(1, 0);

print dc v(nodes) i(v1)

dc
end
