{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687754012334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687754012344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 23:33:32 2023 " "Processing started: Sun Jun 25 23:33:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687754012344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754012344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754012344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687754013609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687754013609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-cont " "Found design unit 1: contador-cont" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036347 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antirebote-registro " "Found design unit 1: antirebote-registro" {  } { { "antirebote.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/antirebote.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036357 ""} { "Info" "ISGN_ENTITY_NAME" "1 antirebote " "Found entity 1: antirebote" {  } { { "antirebote.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/antirebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffJK-memoria " "Found design unit 1: ffJK-memoria" {  } { { "ffjk.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/ffjk.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffJK " "Found entity 1: ffJK" {  } { { "ffjk.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/ffjk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036357 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD-seg.vhd " "Can't analyze file -- file BCD-seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687754036377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/div_frec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036387 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/div_frec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_BCD-code " "Found design unit 1: dec_BCD-code" {  } { { "dec_BCD.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/dec_BCD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036387 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_BCD " "Found entity 1: dec_BCD" {  } { { "dec_BCD.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/dec_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-muu " "Found design unit 1: principal-muu" {  } { { "principal.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/principal.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036397 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/principal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-tecla " "Found design unit 1: teclado-tecla" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036407 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/primer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/primer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primer-proyec " "Found design unit 1: primer-proyec" {  } { { "output_files/primer.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/primer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Primer " "Found entity 1: Primer" {  } { { "output_files/primer.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/primer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687754036527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:funcion " "Elaborating entity \"teclado\" for hierarchy \"teclado:funcion\"" {  } { { "principal.vhd" "funcion" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/principal.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl teclado.vhd(75) " "VHDL Process Statement warning at teclado.vhd(75): signal \"cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 "|principal|teclado:funcion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] teclado.vhd(85) " "Inferred latch for \"bcd\[0\]\" at teclado.vhd(85)" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 "|principal|teclado:funcion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] teclado.vhd(85) " "Inferred latch for \"bcd\[1\]\" at teclado.vhd(85)" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 "|principal|teclado:funcion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] teclado.vhd(85) " "Inferred latch for \"bcd\[2\]\" at teclado.vhd(85)" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 "|principal|teclado:funcion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] teclado.vhd(85) " "Inferred latch for \"bcd\[3\]\" at teclado.vhd(85)" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036537 "|principal|teclado:funcion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec teclado:funcion\|div_frec:df1 " "Elaborating entity \"div_frec\" for hierarchy \"teclado:funcion\|div_frec:df1\"" {  } { { "output_files/teclado.vhd" "df1" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirebote teclado:funcion\|antirebote:\\ar:0:antr " "Elaborating entity \"antirebote\" for hierarchy \"teclado:funcion\|antirebote:\\ar:0:antr\"" {  } { { "output_files/teclado.vhd" "\\ar:0:antr" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036547 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg antirebote.vhd(57) " "VHDL Process Statement warning at antirebote.vhd(57): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "antirebote.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/antirebote.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687754036547 "|contador|antirebote:anti"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_seg.vhd 2 1 " "Using design file bcd_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_seg-seleccion " "Found design unit 1: BCD_seg-seleccion" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036597 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_seg " "Found entity 1: BCD_seg" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687754036597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_seg teclado:funcion\|BCD_seg:bcd_segr " "Elaborating entity \"BCD_seg\" for hierarchy \"teclado:funcion\|BCD_seg:bcd_segr\"" {  } { { "output_files/teclado.vhd" "bcd_segr" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "siete bcd_seg.vhd(24) " "VHDL Process Statement warning at bcd_seg.vhd(24): inferring latch(es) for signal or variable \"siete\", which holds its previous value in one or more paths through the process" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[0\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[0\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[1\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[1\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[2\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[2\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[3\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[3\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[4\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[4\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[5\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[5\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete\[6\] bcd_seg.vhd(24) " "Inferred latch for \"siete\[6\]\" at bcd_seg.vhd(24)" {  } { { "bcd_seg.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/bcd_seg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754036597 "|contador|BCD_seg:uni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Primer Primer:contad " "Elaborating entity \"Primer\" for hierarchy \"Primer:contad\"" {  } { { "principal.vhd" "contad" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/principal.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "star primer.vhd(87) " "VHDL Process Statement warning at primer.vhd(87): signal \"star\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/primer.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/primer.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687754036607 "|principal|Primer:contad"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "star primer.vhd(100) " "VHDL Process Statement warning at primer.vhd(100): signal \"star\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/primer.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/primer.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687754036607 "|principal|Primer:contad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador Primer:contad\|contador:contseg " "Elaborating entity \"contador\" for hierarchy \"Primer:contad\|contador:contseg\"" {  } { { "output_files/primer.vhd" "contseg" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/primer.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036607 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Nciclos2 contador.vhd(27) " "VHDL Signal Declaration warning at contador.vhd(27): used explicit default value for signal \"Nciclos2\" because signal was never assigned a value" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687754036617 "|principal|contador:contseg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k2_bcd contador.vhd(95) " "Verilog HDL or VHDL warning at contador.vhd(95): object \"k2_bcd\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687754036617 "|principal|contador:contseg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num_bcd contador.vhd(96) " "Verilog HDL or VHDL warning at contador.vhd(96): object \"num_bcd\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687754036617 "|principal|contador:contseg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boton contador.vhd(114) " "Verilog HDL or VHDL warning at contador.vhd(114): object \"boton\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687754036617 "|principal|contador:contseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffJK Primer:contad\|contador:contseg\|ffJK:ffQ0 " "Elaborating entity \"ffJK\" for hierarchy \"Primer:contad\|contador:contseg\|ffJK:ffQ0\"" {  } { { "contador.vhd" "ffQ0" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_BCD Primer:contad\|contador:contseg\|dec_BCD:code1 " "Elaborating entity \"dec_BCD\" for hierarchy \"Primer:contad\|contador:contseg\|dec_BCD:code1\"" {  } { { "contador.vhd" "code1" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/contador.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754036627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado:funcion\|bcd\[3\] " "Latch teclado:funcion\|bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:funcion\|col_fil\[6\] " "Ports D and ENA on the latch are fed by the same signal teclado:funcion\|col_fil\[6\]" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687754040547 ""}  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687754040547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado:funcion\|bcd\[0\] " "Latch teclado:funcion\|bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:funcion\|col_fil\[6\] " "Ports D and ENA on the latch are fed by the same signal teclado:funcion\|col_fil\[6\]" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687754040547 ""}  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687754040547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado:funcion\|bcd\[1\] " "Latch teclado:funcion\|bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:funcion\|col_fil\[6\] " "Ports D and ENA on the latch are fed by the same signal teclado:funcion\|col_fil\[6\]" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687754040547 ""}  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687754040547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado:funcion\|bcd\[2\] " "Latch teclado:funcion\|bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:funcion\|col_fil\[5\] " "Ports D and ENA on the latch are fed by the same signal teclado:funcion\|col_fil\[5\]" {  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687754040547 ""}  } { { "output_files/teclado.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/output_files/teclado.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687754040547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687754043128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687754045809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687754046319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687754046319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "corriente " "No output dependent on input pin \"corriente\"" {  } { { "principal.vhd" "" { Text "C:/Users/angelo/Desktop/proyectos digital/contador/principal.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687754046609 "|principal|corriente"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687754046609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1159 " "Implemented 1159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687754046609 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687754046609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1123 " "Implemented 1123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687754046609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687754046609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687754046709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 23:34:06 2023 " "Processing ended: Sun Jun 25 23:34:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687754046709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687754046709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687754046709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687754046709 ""}
