--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2SOC_Top.twx IP2SOC_Top.ncd -o IP2SOC_Top.twr
IP2SOC_Top.pcf -ucf Org-Sword.ucf

Design file:              IP2SOC_Top.ncd
Physical constraint file: IP2SOC_Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.906ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X75Y55.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 7)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.C5      net (fanout=1)        0.435   U3_douta<25>
    SLICE_X76Y49.C       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X74Y53.C6      net (fanout=1)        0.446   U4_Cpu_data4bus<25>
    SLICE_X74Y53.CMUX    Tilo                  0.239   U1/IF_ID/out<174>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X75Y54.C5      net (fanout=12)       0.460   U5_Disp_num<25>
    SLICE_X75Y54.C       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X75Y54.B5      net (fanout=2)        0.249   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X75Y54.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X75Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X75Y54.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X75Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X75Y55.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X75Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (2.263ns logic, 2.287ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 7)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.A6      net (fanout=1)        0.373   U3_douta<27>
    SLICE_X76Y49.A       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X77Y51.C6      net (fanout=1)        0.384   U4_Cpu_data4bus<27>
    SLICE_X77Y51.CMUX    Tilo                  0.244   U1/IF_ID/out<172>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X75Y54.C3      net (fanout=13)       0.576   U5_Disp_num<27>
    SLICE_X75Y54.C       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X75Y54.B5      net (fanout=2)        0.249   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X75Y54.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X75Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X75Y54.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X75Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X75Y55.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X75Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (2.268ns logic, 2.279ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.C5      net (fanout=1)        0.435   U3_douta<25>
    SLICE_X76Y49.C       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X74Y53.C6      net (fanout=1)        0.446   U4_Cpu_data4bus<25>
    SLICE_X74Y53.CMUX    Tilo                  0.239   U1/IF_ID/out<174>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X75Y53.D5      net (fanout=12)       0.385   U5_Disp_num<25>
    SLICE_X75Y53.D       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X75Y54.B6      net (fanout=2)        0.299   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X75Y54.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X75Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X75Y54.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X75Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X75Y55.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X75Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (2.263ns logic, 2.262ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X75Y55.C5), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 6)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.A6      net (fanout=1)        0.373   U3_douta<27>
    SLICE_X76Y49.A       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X77Y51.C6      net (fanout=1)        0.384   U4_Cpu_data4bus<27>
    SLICE_X77Y51.CMUX    Tilo                  0.244   U1/IF_ID/out<172>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X74Y53.A4      net (fanout=13)       0.838   U5_Disp_num<27>
    SLICE_X74Y53.A       Tilo                  0.043   U1/IF_ID/out<174>
                                                       U6/SM1/HTS1/MSEG/XLXI_8
    SLICE_X75Y54.D3      net (fanout=1)        0.360   U6/SM1/HTS1/MSEG/XLXN_28
    SLICE_X75Y54.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X75Y55.D6      net (fanout=1)        0.211   U6/XLXN_390<15>
    SLICE_X75Y55.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X75Y55.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (2.225ns logic, 2.316ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 6)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.C5      net (fanout=1)        0.435   U3_douta<25>
    SLICE_X76Y49.C       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X74Y53.C6      net (fanout=1)        0.446   U4_Cpu_data4bus<25>
    SLICE_X74Y53.CMUX    Tilo                  0.239   U1/IF_ID/out<174>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X74Y53.A6      net (fanout=12)       0.344   U5_Disp_num<25>
    SLICE_X74Y53.A       Tilo                  0.043   U1/IF_ID/out<174>
                                                       U6/SM1/HTS1/MSEG/XLXI_8
    SLICE_X75Y54.D3      net (fanout=1)        0.360   U6/SM1/HTS1/MSEG/XLXN_28
    SLICE_X75Y54.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X75Y55.D6      net (fanout=1)        0.211   U6/XLXN_390<15>
    SLICE_X75Y55.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X75Y55.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (2.220ns logic, 1.946ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.368ns (0.994 - 1.362)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y49.C5      net (fanout=1)        0.435   U3_douta<25>
    SLICE_X76Y49.C       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X74Y53.C6      net (fanout=1)        0.446   U4_Cpu_data4bus<25>
    SLICE_X74Y53.CMUX    Tilo                  0.239   U1/IF_ID/out<174>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X75Y54.C5      net (fanout=12)       0.460   U5_Disp_num<25>
    SLICE_X75Y54.C       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X75Y54.D4      net (fanout=2)        0.236   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X75Y54.D       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X75Y55.D6      net (fanout=1)        0.211   U6/XLXN_390<15>
    SLICE_X75Y55.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux7011
    SLICE_X75Y55.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X75Y55.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (2.220ns logic, 1.938ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X74Y49.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y47.A6      net (fanout=1)        0.366   U3_douta<17>
    SLICE_X77Y47.A       Tilo                  0.043   U1/MEM_WB/out<144>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X75Y46.C5      net (fanout=1)        0.231   U4_Cpu_data4bus<17>
    SLICE_X75Y46.CMUX    Tilo                  0.244   U1/IF_ID/out<182>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X77Y49.A6      net (fanout=12)       0.553   U5_Disp_num<17>
    SLICE_X77Y49.A       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X77Y49.B1      net (fanout=2)        0.920   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X77Y49.B       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X74Y49.B6      net (fanout=1)        0.186   U6/XLXN_390<31>
    SLICE_X74Y49.B       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/M2/mux8811
    SLICE_X74Y49.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X74Y49.CLK     Tas                  -0.021   U6/M2/buffer<29>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (2.195ns logic, 2.500ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y47.B6      net (fanout=1)        0.461   U3_douta<18>
    SLICE_X77Y47.B       Tilo                  0.043   U1/MEM_WB/out<144>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X77Y47.C6      net (fanout=1)        0.098   U4_Cpu_data4bus<18>
    SLICE_X77Y47.CMUX    Tilo                  0.244   U1/MEM_WB/out<144>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X77Y49.A3      net (fanout=13)       0.567   U5_Disp_num<18>
    SLICE_X77Y49.A       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X77Y49.B1      net (fanout=2)        0.920   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X77Y49.B       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X74Y49.B6      net (fanout=1)        0.186   U6/XLXN_390<31>
    SLICE_X74Y49.B       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/M2/mux8811
    SLICE_X74Y49.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X74Y49.CLK     Tas                  -0.021   U6/M2/buffer<29>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (2.195ns logic, 2.476ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y9.DOADO16  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y48.A5      net (fanout=1)        0.514   U3_douta<16>
    SLICE_X77Y48.A       Tilo                  0.043   U1/MEM_WB/out<147>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X76Y48.C6      net (fanout=1)        0.297   U4_Cpu_data4bus<16>
    SLICE_X76Y48.CMUX    Tilo                  0.239   U1/IF_ID/out<183>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X77Y49.A5      net (fanout=13)       0.270   U5_Disp_num<16>
    SLICE_X77Y49.A       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X77Y49.B1      net (fanout=2)        0.920   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X77Y49.B       Tilo                  0.043   U1/IF_ID/out<176>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X74Y49.B6      net (fanout=1)        0.186   U6/XLXN_390<31>
    SLICE_X74Y49.B       Tilo                  0.043   U6/M2/buffer<29>
                                                       U6/M2/mux8811
    SLICE_X74Y49.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X74Y49.CLK     Tas                  -0.021   U6/M2/buffer<29>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (2.190ns logic, 2.431ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X72Y48.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.752 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y50.AQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_23
    SLICE_X72Y48.D6      net (fanout=2)        0.158   U6/M2/buffer<23>
    SLICE_X72Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X72Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X72Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.069ns logic, 0.240ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.232ns (0.752 - 0.520)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y54.AQ      Tcko                  0.118   U9_SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X72Y48.D2      net (fanout=66)       0.657   U9_SW_OK<0>
    SLICE_X72Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X72Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X72Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.087ns logic, 0.739ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (0.752 - 0.483)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X72Y48.D4      net (fanout=74)       0.731   U6/M2/state_FSM_FFd2
    SLICE_X72Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X72Y48.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X72Y48.CLK     Tah         (-Th)     0.059   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.069ns logic, 0.813ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_17 (SLICE_X73Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_17 (FF)
  Destination:          U6/M2/buffer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_17 to U6/M2/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y50.AQ      Tcko                  0.100   U6/M2/buffer<18>
                                                       U6/M2/buffer_17
    SLICE_X73Y50.A6      net (fanout=2)        0.098   U6/M2/buffer<17>
    SLICE_X73Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<18>
                                                       U6/M2/buffer_17_rstpot
                                                       U6/M2/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_43 (SLICE_X81Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_43 (FF)
  Destination:          U6/M2/buffer_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_43 to U6/M2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y47.AQ      Tcko                  0.100   U6/M2/buffer<44>
                                                       U6/M2/buffer_43
    SLICE_X81Y47.A6      net (fanout=2)        0.098   U6/M2/buffer<43>
    SLICE_X81Y47.CLK     Tah         (-Th)     0.032   U6/M2/buffer<44>
                                                       U6/M2/buffer_43_rstpot
                                                       U6/M2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.303|    4.953|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2178 connections

Design statistics:
   Minimum period:   9.906ns{1}   (Maximum frequency: 100.949MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 06 14:06:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



