
---------- Begin Simulation Statistics ----------
final_tick                                34297908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173124                       # Simulator instruction rate (inst/s)
host_mem_usage                                4527228                       # Number of bytes of host memory used
host_op_rate                                   357897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.03                       # Real time elapsed on the host
host_tick_rate                              360908497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16452331                       # Number of instructions simulated
sim_ops                                      34011716                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034298                       # Number of seconds simulated
sim_ticks                                 34297908000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.859582                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693063                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461200                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35136                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493530                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          548                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       28090608                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.145781                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5357114                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          687                       # TLB misses on write requests
system.cpu0.numCycles                        68595816                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40505208                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               86                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              277                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                13                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             95                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              82                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    277                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6452331                       # Number of instructions committed
system.cpu1.committedOps                     13034174                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             10.631167                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3461766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1587200                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        21805                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     936924                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          518                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       43842581                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.094063                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3262072                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          662                       # TLB misses on write requests
system.cpu1.numCycles                        68595806                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             364502      2.80%      2.80% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10164383     77.98%     80.78% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   962      0.01%     80.79% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  92736      0.71%     81.50% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                14726      0.11%     81.61% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.61% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 14500      0.11%     81.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 50223      0.39%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  2952      0.02%     82.15% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 50282      0.39%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                47127      0.36%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                3611      0.03%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              639      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             4529      0.03%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1241739      9.53%     92.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               851706      6.53%     99.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            88503      0.68%     99.70% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38876      0.30%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                13034174                       # Class of committed instruction
system.cpu1.tickCycles                       24753225                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        611313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2460276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4920618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23895                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             267175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46696                       # Transaction distribution
system.membus.trans_dist::CleanEvict           258447                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        267175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       917483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       917483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22583424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22583424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22583424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306170                       # Request fanout histogram
system.membus.reqLayer4.occupancy           865457000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1654097250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215056                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215056                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215056                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215056                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1141899                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1141899                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1141899                       # number of overall misses
system.cpu0.icache.overall_misses::total      1141899                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  16400089000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16400089000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  16400089000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16400089000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5356955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5356955                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5356955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5356955                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213162                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213162                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14362.118716                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14362.118716                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14362.118716                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14362.118716                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1141882                       # number of writebacks
system.cpu0.icache.writebacks::total          1141882                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1141899                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1141899                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1141899                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1141899                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  15258191000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15258191000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  15258191000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15258191000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13362.119592                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13362.119592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13362.119592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13362.119592                       # average overall mshr miss latency
system.cpu0.icache.replacements               1141882                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215056                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215056                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1141899                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1141899                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  16400089000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16400089000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5356955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5356955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14362.118716                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14362.118716                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1141899                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1141899                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  15258191000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15258191000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13362.119592                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13362.119592                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5356954                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1141898                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.691272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999601                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43997538                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43997538                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327550                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328512                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328512                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463244                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463244                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10175015500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10175015500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10175015500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10175015500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789702                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789702                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791756                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121949                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122171                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22016.599517                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22016.599517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21964.700028                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21964.700028                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          525                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          525                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       191586                       # number of writebacks
system.cpu0.dcache.writebacks::total           191586                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76375                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76375                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386815                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386815                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7705018000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7705018000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7749782500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7749782500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101796                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101796                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102015                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102015                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19972.725175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19972.725175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20034.855163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20034.855163                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386799                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074982                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074982                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5827256500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5827256500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125440                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125440                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19579.584973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19579.584973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12932                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12932                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5258442000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5258442000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18470.959334                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18470.959334                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4347759000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4347759000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26424.844864                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26424.844864                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63443                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63443                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2446576000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2446576000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24201.958651                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24201.958651                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          962                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          962                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1092                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1092                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.531646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.531646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     44764500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     44764500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 43125.722543                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43125.722543                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999627                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386815                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.604920                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999627                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720863                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720863                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2609751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2609751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2609751                       # number of overall hits
system.cpu1.icache.overall_hits::total        2609751                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       652163                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        652163                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       652163                       # number of overall misses
system.cpu1.icache.overall_misses::total       652163                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  19059928500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19059928500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  19059928500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19059928500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3261914                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3261914                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3261914                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3261914                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.199933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.199933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.199933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.199933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29225.712744                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29225.712744                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29225.712744                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29225.712744                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       652146                       # number of writebacks
system.cpu1.icache.writebacks::total           652146                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       652163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       652163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       652163                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       652163                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  18407766500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18407766500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  18407766500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18407766500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.199933                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.199933                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.199933                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.199933                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28225.714277                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28225.714277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28225.714277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28225.714277                       # average overall mshr miss latency
system.cpu1.icache.replacements                652146                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2609751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2609751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       652163                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       652163                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  19059928500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19059928500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3261914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3261914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.199933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.199933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29225.712744                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29225.712744                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       652163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       652163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  18407766500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18407766500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.199933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.199933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28225.714277                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28225.714277                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999583                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3261913                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           652162                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.001691                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999583                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26747474                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26747474                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2084402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2084402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2085297                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2085297                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       338033                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        338033                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       339192                       # number of overall misses
system.cpu1.dcache.overall_misses::total       339192                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13335169999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13335169999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13335169999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13335169999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2422435                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2422435                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2424489                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2424489                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.139543                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.139543                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.139902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.139902                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 39449.314117                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39449.314117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 39314.518028                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39314.518028                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       134176                       # number of writebacks
system.cpu1.dcache.writebacks::total           134176                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        59606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        59606                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59606                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       278427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       278427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       279465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       279465                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10870381500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10870381500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10932392000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10932392000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.114937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.114937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.115268                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.115268                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 39042.124147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39042.124147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 39119.002380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39119.002380                       # average overall mshr miss latency
system.cpu1.dcache.replacements                279449                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1319133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1319133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       212374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       212374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   9116308000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9116308000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1531507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1531507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138670                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138670                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 42925.725371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42925.725371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         8349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       204025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       204025                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8509133000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8509133000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.133218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.133218                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 41706.325205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41706.325205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       765269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        765269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       125659                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       125659                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4218861999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4218861999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       890928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       890928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.141043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.141043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33573.894421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33573.894421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        51257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        51257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        74402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        74402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2361248500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2361248500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.083511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31736.357894                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31736.357894                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          895                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          895                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1159                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1159                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.564265                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.564265                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     62010500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     62010500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 59740.366089                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 59740.366089                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999610                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2364762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           279465                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.461747                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999610                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         19675377                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        19675377                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1125221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              347241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              502550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              179160                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2154172                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1125221                       # number of overall hits
system.l2.overall_hits::.cpu0.data             347241                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             502550                       # number of overall hits
system.l2.overall_hits::.cpu1.data             179160                       # number of overall hits
system.l2.overall_hits::total                 2154172                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             16678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             39574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            149613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            100305                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            16678                       # number of overall misses
system.l2.overall_misses::.cpu0.data            39574                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           149613                       # number of overall misses
system.l2.overall_misses::.cpu1.data           100305                       # number of overall misses
system.l2.overall_misses::total                306170                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1463217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3447276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  11986489000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8577761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25474744500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1463217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3447276500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  11986489000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8577761500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25474744500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1141899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          652163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          279465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2460342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1141899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         652163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         279465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2460342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.014605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.229410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.358918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.014605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.229410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.358918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87733.391294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87109.630060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80116.627566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85516.788794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83204.574256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87733.391294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87109.630060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80116.627566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85516.788794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83204.574256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46696                       # number of writebacks
system.l2.writebacks::total                     46696                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        16678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        39574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       149613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       100305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        16678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        39574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       149613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       100305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306170                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1296437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3051536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  10490359000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7574711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22413044500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1296437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3051536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  10490359000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7574711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22413044500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.014605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.102307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.229410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.358918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.014605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.102307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.229410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.358918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77733.391294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77109.630060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70116.627566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75516.788794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73204.574256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77733.391294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77109.630060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70116.627566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75516.788794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73204.574256                       # average overall mshr miss latency
system.l2.replacements                         311578                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       325762                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           325762                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       325762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       325762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1794028                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1794028                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1794028                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1794028                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17461                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17461                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            52030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                136559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38995                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1376176000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1678910500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3055086500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        74433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            175554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.164081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.300982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.222125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82942.140791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 74941.324823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78345.595589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        22403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1210256000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1454880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2665136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.164081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.300982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72942.140791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 64941.324823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68345.595589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1125221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        502550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1627771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        16678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       149613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           166291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1463217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  11986489000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13449706500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1141899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       652163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1794062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.014605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.229410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.092690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87733.391294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80116.627566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80880.543746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        16678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       149613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       166291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1296437500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  10490359000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11786796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.014605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.229410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.092690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77733.391294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70116.627566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70880.543746                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       262712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       127130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        22982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        77902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2071100500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   6898851000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8969951500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       205032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        490726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.080443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.379950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90118.375250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88558.072963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88913.519488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        22982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        77902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       100884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1841280500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   6119831000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7961111500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.080443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.379950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80118.375250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78558.072963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78913.519488                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.913641                       # Cycle average of tags in use
system.l2.tags.total_refs                     4903157                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    312602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.684983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.340287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      308.839998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      429.987323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       67.410572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       74.335460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.139004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.301602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.419909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.065831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.072593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39677546                       # Number of tag accesses
system.l2.tags.data_accesses                 39677546                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       1067392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2532736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       9575232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6419520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19594880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1067392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      9575232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10642624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2988544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2988544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          16678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          39574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         149613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         100305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46696                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31121198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73845204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        279178310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        187169433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             571314145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31121198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    279178310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        310299509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87134877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87134877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87134877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31121198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73845204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       279178310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       187169433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658449023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     16678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     38573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    149613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     94178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001282710250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2574                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2574                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              646996                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39627                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46696                       # Number of write requests accepted
system.mem_ctrls.readBursts                    306170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4511                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4281807000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1495210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9888844500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14318.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33068.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   168404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                306170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  256508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       139541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.479200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.547452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.449864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        82070     58.81%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36611     26.24%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8320      5.96%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3691      2.65%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2228      1.60%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1126      0.81%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          715      0.51%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          550      0.39%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4230      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       139541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.099456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.216387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.988732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1730     67.21%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          217      8.43%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          159      6.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          112      4.35%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           69      2.68%     88.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           49      1.90%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           43      1.67%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           41      1.59%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           30      1.17%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           23      0.89%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           20      0.78%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           23      0.89%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           19      0.74%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           10      0.39%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.35%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      0.23%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.23%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2574                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.361025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2089     81.16%     81.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.48%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              403     15.66%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      1.63%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2574                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19138688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  456192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2698368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19594880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2988544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       558.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    571.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34297685000                       # Total gap between requests
system.mem_ctrls.avgGap                      97197.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1067392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2468672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      9575232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6027392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2698368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31121198.412451278418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71977334.594284877181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 279178310.233965277672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 175736432.671053856611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78674419.442725196481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        16678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        39574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       149613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       100305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    609801000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1428210250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   4353537750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3497295500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 844181045500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36563.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36089.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29098.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34866.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18078230.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            410150160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            217973415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           693229740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          109948860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2706874560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14438210010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1011904320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19588291065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.122037                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2503943500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1145040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30648924500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586272540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311584680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1441930140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          110136780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2706874560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15187081140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        381276000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20725155840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.268804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    858494250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1145040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32294373750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2284786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       372458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1794028                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          605368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           175554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          175554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1794062                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       490726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3425679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1956471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       838379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7380958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146161920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37017664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83475712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26473024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              293128320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          311578                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2988544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2771920                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008620                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092445                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2748025     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23895      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2771920                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4580099000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420382625                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         980072331                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580556829                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1713046101                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34297908000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
