# SoC Lab Lab4-2 

## File Path
* design.v source: ./rtl/user/*.v
* firware source: ./testbench/counter_la_fir/counter_la_fir.c, ./testbench/counter_la_fir/fir.c and ./testbench/counter_la_fir/fir.h
* vivado project: ./vvd_fir/project_1/

* synthesis area report: ./testbench/counter_la_fir/user_proj_example_utilization_synth.rpt
* synthesis timing report: ./testbench/counter_la_fir/timing_report.txt
* simulation log files: ./testbench/counter_la_fir/simulation_log.txt

* Report: Report.pdf

## How to reproduce
in this folder, run
```sh
source run_clean
source run_sim
```