# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Alex/Documents/GitHub/FPGA-sc-de-vara-ixia/modul vga/top.v} 
