C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/sign_extend.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/sign_extend.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend
-- Compiling module loads_sign_extend

Top level modules:
	sign_extend
	loads_sign_extend

} {} {}}
