#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Aug 10 16:26:03 2018
# Process ID: 4508
# Log file: H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/impl_1/ov7670_vga.vdi
# Journal file: H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ov7670_vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/DIV_32_32_synth_1/DIV_32_32.dcp' for cell 'Coordinate_calculate/Divider_32_32_1'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/DIV_32_32_synth_1/DIV_32_32.dcp' for cell 'Coordinate_calculate/Divider_32_32_2'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/DIV_32_32_synth_1/DIV_32_32.dcp' for cell 'Coordinate_calculate/Divider_32_32_3'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/DIV_32_32_synth_1/DIV_32_32.dcp' for cell 'Coordinate_calculate/Divider_32_32_4'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'DATA_processing/your_instance_name'
INFO: [Netlist 29-17] Analyzing 1555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [H:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/impl_1/.Xil/Vivado-4508-DESKTOP-U8064ML/dcp_2/clk_wiz_0.edf:336]
Parsing XDC File [h:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [h:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/aaaaaaaaa/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
