
*** Running vivado
    with args -log system_laplacian_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_laplacian_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_laplacian_0_2.tcl -notrace
Command: synth_design -top system_laplacian_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.160 ; gain = 94.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_laplacian_0_2' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_laplacian_0_2/synth/system_laplacian_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'laplacian' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian.v:75]
INFO: [Synth 8-6157] synthesizing module 'laplacian_AXILiteS_s_axi' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_IMAGE_IN_BASE bound to: 20'b01000000000000000000 
	Parameter ADDR_IMAGE_IN_HIGH bound to: 20'b01111111111111111111 
	Parameter ADDR_IMAGE_OUT_BASE bound to: 20'b10000000000000000000 
	Parameter ADDR_IMAGE_OUT_HIGH bound to: 20'b10111111111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'laplacian_AXILiteS_s_axi_ram' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:354]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'laplacian_AXILiteS_s_axi_ram' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element int_image_out_shift_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:344]
INFO: [Synth 8-6155] done synthesizing module 'laplacian_AXILiteS_s_axi' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'laplacian' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_laplacian_0_2' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_laplacian_0_2/synth/system_laplacian_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 519.340 ; gain = 165.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 519.340 ; gain = 165.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 519.340 ; gain = 165.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_laplacian_0_2/constraints/laplacian_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_laplacian_0_2/constraints/laplacian_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_laplacian_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_laplacian_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 870.738 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_laplacian_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '20' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:204]
WARNING: [Synth 8-6014] Unused sequential element int_image_in_shift_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:267]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_96_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_124_p2" won't be mapped to RAM because it is too sparse
reason is address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
Block RAM gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	            2048K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module laplacian_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	            2048K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module laplacian_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module laplacian 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_96_p2" won't be mapped to RAM because it is too sparse
reason is address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element laplacian_AXILiteS_s_axi_U/int_image_out/q0_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/af2b/hdl/verilog/laplacian_AXILiteS_s_axi.v:394]
reason is address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[0]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[1]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[2]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[3]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[4]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[5]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[6]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_161_reg[7]' (FD) to 'inst/tmp_reg_161_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_161_reg[8] )
WARNING: [Synth 8-3332] Sequential element (i_2_0) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_2) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_4) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_6) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_8) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_10) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_12) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_14) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_16) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_18) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_20) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_22) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_24) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_26) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_28) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_30) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_32) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_34) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_36) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_38) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_40) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_42) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_44) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_46) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_48) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_50) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_52) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_54) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_56) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_58) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_60) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_62) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (i_2_64) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (laplacian_AXILiteS_s_axi_U/waddr_reg[1]) is unused and will be removed from module laplacian.
WARNING: [Synth 8-3332] Sequential element (laplacian_AXILiteS_s_axi_U/waddr_reg[0]) is unused and will be removed from module laplacian.
Block RAM laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|laplacian_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
|laplacian_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_2_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_3_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 32 RAM instances of RAM laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_2_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_3/laplacian_AXILiteS_s_axi_U/int_image_out/gen_write[1].mem_reg_3_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 870.738 ; gain = 517.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 886.770 ; gain = 533.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|laplacian_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
|laplacian_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/laplacian_AXILiteS_s_axi_U/int_image_in/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_out/n_2_108  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_320 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_out/n_2_107  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_319 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_out/n_2_106  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_318 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_out/n_2_105  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_317 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_in/n_2_104  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_in/n_2_103  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_in/n_2_102  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \laplacian_AXILiteS_s_axi_U/int_image_in/n_2_101  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net j_reg_85[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net j_reg_85[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net j_reg_85[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net image_in_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |LUT1       |     3|
|3     |LUT2       |    18|
|4     |LUT3       |    98|
|5     |LUT4       |    43|
|6     |LUT5       |   175|
|7     |LUT6       |    24|
|8     |RAMB36E1   |    64|
|9     |RAMB36E1_1 |    64|
|10    |FDRE       |   289|
|11    |FDSE       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------------+------+
|      |Instance                       |Module                         |Cells |
+------+-------------------------------+-------------------------------+------+
|1     |top                            |                               |   785|
|2     |  inst                         |laplacian                      |   785|
|3     |    laplacian_AXILiteS_s_axi_U |laplacian_AXILiteS_s_axi       |   515|
|4     |      int_image_in             |laplacian_AXILiteS_s_axi_ram   |   111|
|5     |      int_image_out            |laplacian_AXILiteS_s_axi_ram_0 |   120|
+------+-------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 901.988 ; gain = 197.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 901.988 ; gain = 548.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 901.988 ; gain = 560.004
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_laplacian_0_2_synth_1/system_laplacian_0_2.dcp' has been generated.
