#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x127f45ce0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127f05db0 .scope module, "checked_tb" "checked_tb" 3 4;
 .timescale -9 -12;
v0x127f56f60_0 .var "clk_in", 0 0;
v0x127f57000_0 .net "data_out", 31 0, v0x127f55b00_0;  1 drivers
v0x127f570a0_0 .var "deq_largest_in", 0 0;
v0x127f57130_0 .var "deq_smallest_in", 0 0;
v0x127f571c0_0 .net "empty_out", 0 0, v0x127f55d90_0;  1 drivers
v0x127f57290_0 .var "enq_data_in", 31 0;
v0x127f57340_0 .var "enq_in", 0 0;
v0x127f573f0_0 .var "enq_tag_in", 15 0;
v0x127f574a0_0 .net "full_out", 0 0, v0x127f56090_0;  1 drivers
v0x127f575d0_0 .net "max_tag_out", 15 0, v0x127f56330_0;  1 drivers
v0x127f57660_0 .var "rst_in", 0 0;
v0x127f576f0_0 .net "size_out", 2 0, v0x127f56af0_0;  1 drivers
v0x127f57780_0 .net "tag_out", 15 0, v0x127f56b80_0;  1 drivers
v0x127f57830_0 .net "valid_out", 0 0, v0x127f56cc0_0;  1 drivers
S_0x127f05f20 .scope module, "Q" "CheckedQueue" 3 23, 4 4 0, S_0x127f05db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_smallest_in";
    .port_info 3 /INPUT 1 "deq_largest_in";
    .port_info 4 /INPUT 32 "enq_data_in";
    .port_info 5 /INPUT 16 "enq_tag_in";
    .port_info 6 /INPUT 1 "enq_in";
    .port_info 7 /OUTPUT 1 "full_out";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 16 "tag_out";
    .port_info 10 /OUTPUT 3 "size_out";
    .port_info 11 /OUTPUT 1 "empty_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 16 "max_tag_out";
    .port_info 14 /OUTPUT 1 "proc_deq_ready";
P_0x127f39150 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x127f39190 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x127f391d0 .param/l "TAG_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x127f57a40 .functor OR 1, v0x127f57130_0, v0x127f570a0_0, C4<0>, C4<0>;
v0x127f55850 .array "Q_data", 0 2, 31 0;
v0x127f55900_0 .var "cal_min_max", 0 0;
v0x127f559a0_0 .net "clk_in", 0 0, v0x127f56f60_0;  1 drivers
v0x127f55a70_0 .var "curval", 31 0;
v0x127f55b00_0 .var "data_out", 31 0;
v0x127f55bd0_0 .var "deq_high", 0 0;
v0x127f55c60_0 .net "deq_largest_in", 0 0, v0x127f570a0_0;  1 drivers
v0x127f55cf0_0 .net "deq_smallest_in", 0 0, v0x127f57130_0;  1 drivers
v0x127f55d90_0 .var "empty_out", 0 0;
v0x127f55ea0_0 .net "enq_data_in", 31 0, v0x127f57290_0;  1 drivers
v0x127f55f40_0 .net "enq_in", 0 0, v0x127f57340_0;  1 drivers
v0x127f55fe0_0 .net "enq_tag_in", 15 0, v0x127f573f0_0;  1 drivers
v0x127f56090_0 .var "full_out", 0 0;
v0x127f56130_0 .var "i", 3 0;
v0x127f561e0_0 .net "in_req_out", 1 0, v0x127f53e60_0;  1 drivers
v0x127f562a0_0 .net "in_req_valid_out", 0 0, v0x127f544f0_0;  1 drivers
v0x127f56330_0 .var "max_tag_out", 15 0;
v0x127f564c0_0 .var "maxval", 31 0;
v0x127f56550_0 .var "prev_read_ptr", 2 0;
v0x127f56610_0 .net "proc_deq_ready", 0 0, v0x127f53f90_0;  1 drivers
v0x127f566a0_0 .var "push_lru", 0 0;
v0x127f56730 .array "queue", 0 2, 15 0;
v0x127f567c0_0 .var "read_ptr_max", 2 0;
v0x127f56850_0 .var "read_ptr_min", 2 0;
v0x127f568e0_0 .var "ready", 0 0;
v0x127f56970_0 .var "rem_lru", 0 0;
v0x127f56a20_0 .net "rst_in", 0 0, v0x127f57660_0;  1 drivers
v0x127f56af0_0 .var "size_out", 2 0;
v0x127f56b80_0 .var "tag_out", 15 0;
v0x127f56c30 .array "valid", 0 2, 0 0;
v0x127f56cc0_0 .var "valid_out", 0 0;
v0x127f56d60_0 .net "write_ptr", 2 0, v0x127f54f40_0;  1 drivers
L_0x127f578e0 .concat [ 1 1 0 0], v0x127f570a0_0, v0x127f57130_0;
S_0x127f1ea30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 180, 4 180 0, S_0x127f05f20;
 .timescale -9 -12;
v0x127f3f160_0 .var/2s "i", 31 0;
S_0x127f53610 .scope module, "buf_out_max" "FIFO" 4 142, 5 4 0, S_0x127f05f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 2 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 2 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x127f537e0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x127f53820 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x127f53db0_0 .net "clk_in", 0 0, v0x127f56f60_0;  alias, 1 drivers
v0x127f53e60_0 .var "data_out", 1 0;
v0x127f53f00_0 .net "deq_in", 0 0, v0x127f568e0_0;  1 drivers
v0x127f53f90_0 .var "empty_out", 0 0;
v0x127f54020_0 .net "enq_data_in", 1 0, L_0x127f578e0;  1 drivers
v0x127f540d0_0 .net "enq_in", 0 0, L_0x127f57a40;  1 drivers
v0x127f54170_0 .var "full_out", 0 0;
v0x127f54210 .array "queue", 0 7, 1 0;
v0x127f542b0_0 .var "read_ptr", 3 0;
v0x127f543c0_0 .net "rst_in", 0 0, v0x127f57660_0;  alias, 1 drivers
v0x127f54460 .array "valid", 0 7, 0 0;
v0x127f544f0_0 .var "valid_out", 0 0;
v0x127f54590_0 .var "write_ptr", 3 0;
E_0x127f53ad0 .event posedge, v0x127f53db0_0;
S_0x127f53b20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 27, 5 27 0, S_0x127f53610;
 .timescale -9 -12;
v0x127f53cf0_0 .var/2s "i", 31 0;
S_0x127f54720 .scope module, "lru_cache" "PQ_FIFO_CH" 4 166, 4 233 0, S_0x127f05f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 3 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 3 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x127f54890 .param/l "DATA_WIDTH" 0 4 233, +C4<000000000000000000000000000000011>;
P_0x127f548d0 .param/l "DEPTH" 0 4 233, +C4<00000000000000000000000000000011>;
v0x127f54e80_0 .net "clk_in", 0 0, v0x127f56f60_0;  alias, 1 drivers
v0x127f54f40_0 .var "data_out", 2 0;
v0x127f54fd0_0 .net "deq_in", 0 0, v0x127f56970_0;  1 drivers
v0x127f55060_0 .var "empty_out", 0 0;
v0x127f550f0_0 .net "enq_data_in", 2 0, v0x127f56550_0;  1 drivers
v0x127f551a0_0 .net "enq_in", 0 0, v0x127f566a0_0;  1 drivers
v0x127f55240_0 .var "full_out", 0 0;
v0x127f552e0 .array "queue", 0 2, 2 0;
v0x127f553b0_0 .var "read_ptr", 2 0;
v0x127f554e0_0 .net "rst_in", 0 0, v0x127f57660_0;  alias, 1 drivers
v0x127f55590 .array "valid", 0 2, 0 0;
v0x127f55620_0 .var "valid_out", 0 0;
v0x127f556c0_0 .var "write_ptr", 2 0;
v0x127f552e0_0 .array/port v0x127f552e0, 0;
v0x127f552e0_1 .array/port v0x127f552e0, 1;
v0x127f552e0_2 .array/port v0x127f552e0, 2;
E_0x127f549a0/0 .event anyedge, v0x127f553b0_0, v0x127f552e0_0, v0x127f552e0_1, v0x127f552e0_2;
v0x127f55590_0 .array/port v0x127f55590, 0;
v0x127f55590_1 .array/port v0x127f55590, 1;
v0x127f55590_2 .array/port v0x127f55590, 2;
E_0x127f549a0/1 .event anyedge, v0x127f55590_0, v0x127f55590_1, v0x127f55590_2;
E_0x127f549a0 .event/or E_0x127f549a0/0, E_0x127f549a0/1;
S_0x127f54bf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 260, 4 260 0, S_0x127f54720;
 .timescale -9 -12;
v0x127f54dc0_0 .var/2s "i", 31 0;
    .scope S_0x127f53610;
T_0 ;
    %wait E_0x127f53ad0;
    %load/vec4 v0x127f543c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x127f53b20;
    %jmp t_0;
    .scope S_0x127f53b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f53cf0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x127f53cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x127f53cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f54210, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x127f53cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f54460, 0, 4;
    %load/vec4 v0x127f53cf0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x127f53cf0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x127f53610;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127f53e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127f542b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127f54590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f544f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127f53f00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v0x127f53f90_0;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x127f542b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127f54460, 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x127f542b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127f54210, 4;
    %assign/vec4 v0x127f53e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f544f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127f542b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f54460, 0, 4;
    %load/vec4 v0x127f542b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x127f542b0_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x127f542b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f544f0_0, 0;
T_0.5 ;
    %load/vec4 v0x127f540d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.13, 10;
    %load/vec4 v0x127f54170_0;
    %inv;
    %and;
T_0.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0x127f54590_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127f54460, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x127f54020_0;
    %load/vec4 v0x127f54590_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f54210, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127f54590_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f54460, 0, 4;
    %load/vec4 v0x127f54590_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x127f54590_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x127f54590_0, 0;
T_0.10 ;
    %load/vec4 v0x127f542b0_0;
    %load/vec4 v0x127f54590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0x127f542b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127f54460, 4;
    %inv;
    %and;
T_0.16;
    %assign/vec4 v0x127f53f90_0, 0;
    %load/vec4 v0x127f542b0_0;
    %load/vec4 v0x127f54590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0x127f542b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127f54460, 4;
    %and;
T_0.17;
    %assign/vec4 v0x127f54170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127f54720;
T_1 ;
Ewait_0 .event/or E_0x127f549a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f552e0, 4;
    %store/vec4 v0x127f54f40_0, 0, 3;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55590, 4;
    %store/vec4 v0x127f55620_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x127f54720;
T_2 ;
    %wait E_0x127f53ad0;
    %load/vec4 v0x127f554e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_3, S_0x127f54bf0;
    %jmp t_2;
    .scope S_0x127f54bf0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f54dc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x127f54dc0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x127f54dc0_0;
    %pad/s 3;
    %ix/getv/s 3, v0x127f54dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f552e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x127f54dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f55590, 0, 4;
    %load/vec4 v0x127f54dc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x127f54dc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x127f54720;
t_2 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127f553b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127f556c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127f54fd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0x127f553b0_0;
    %load/vec4 v0x127f556c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55590, 4;
    %inv;
    %and;
T_2.8;
    %inv;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55590, 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f55590, 0, 4;
    %load/vec4 v0x127f553b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0x127f553b0_0;
    %addi 1, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0x127f553b0_0, 0;
T_2.4 ;
    %load/vec4 v0x127f551a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.14, 10;
    %load/vec4 v0x127f553b0_0;
    %load/vec4 v0x127f556c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.15, 4;
    %load/vec4 v0x127f553b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55590, 4;
    %and;
T_2.15;
    %inv;
    %and;
T_2.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x127f556c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55590, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x127f550f0_0;
    %load/vec4 v0x127f556c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f552e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127f556c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f55590, 0, 4;
    %load/vec4 v0x127f556c0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x127f556c0_0;
    %addi 1, 0, 3;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x127f556c0_0, 0;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127f05f20;
T_3 ;
    %wait E_0x127f53ad0;
    %load/vec4 v0x127f56a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127f56130_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x127f55a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127f564c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f55bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x127f56330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f55900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f568e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x127f56130_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f568e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f55900_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x127f55900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x127f56130_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x127f56130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127f56130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f568e0_0, 0;
T_3.4 ;
T_3.3 ;
    %load/vec4 v0x127f55900_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.10, 10;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56c30, 4;
    %and;
T_3.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56730, 4;
    %pad/u 32;
    %load/vec4 v0x127f55a70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x127f56130_0;
    %pad/u 3;
    %assign/vec4 v0x127f56850_0, 0;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56730, 4;
    %pad/u 32;
    %assign/vec4 v0x127f55a70_0, 0;
T_3.7 ;
    %load/vec4 v0x127f55900_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.14, 10;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56c30, 4;
    %and;
T_3.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x127f56330_0;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56730, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x127f56130_0;
    %pad/u 3;
    %assign/vec4 v0x127f567c0_0, 0;
    %ix/getv 4, v0x127f56130_0;
    %load/vec4a v0x127f56730, 4;
    %assign/vec4 v0x127f56330_0, 0;
T_3.11 ;
    %load/vec4 v0x127f55f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x127f56330_0;
    %load/vec4 v0x127f55fe0_0;
    %cmp/u;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v0x127f55fe0_0;
    %assign/vec4 v0x127f56330_0, 0;
    %load/vec4 v0x127f56d60_0;
    %assign/vec4 v0x127f567c0_0, 0;
T_3.17 ;
    %load/vec4 v0x127f55fe0_0;
    %pad/u 32;
    %load/vec4 v0x127f55a70_0;
    %cmp/u;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v0x127f55fe0_0;
    %pad/u 32;
    %assign/vec4 v0x127f55a70_0, 0;
    %load/vec4 v0x127f56d60_0;
    %assign/vec4 v0x127f56850_0, 0;
T_3.19 ;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x127f55c60_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.23, 8;
    %load/vec4 v0x127f55cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.23;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f55bd0_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x127f55bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.26, 9;
    %load/vec4 v0x127f56cc0_0;
    %and;
T_3.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x127f56330_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x127f55a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f55bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127f56130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f55900_0, 0;
T_3.24 ;
T_3.22 ;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127f05f20;
T_4 ;
    %wait E_0x127f53ad0;
    %load/vec4 v0x127f56a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_5, S_0x127f1ea30;
    %jmp t_4;
    .scope S_0x127f1ea30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3f160_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x127f3f160_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x127f3f160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x127f3f160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f55850, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x127f3f160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56c30, 0, 4;
    %load/vec4 v0x127f3f160_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x127f3f160_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x127f05f20;
t_4 %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127f56550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127f55b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f56cc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127f56af0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x127f561e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.8, 11;
    %load/vec4 v0x127f562a0_0;
    %and;
T_4.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x127f55d90_0;
    %inv;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x127f56850_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f56c30, 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x127f56850_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55850, 4;
    %assign/vec4 v0x127f55b00_0, 0;
    %load/vec4 v0x127f56850_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f56730, 4;
    %assign/vec4 v0x127f56b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f566a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f56cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127f56850_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56c30, 0, 4;
    %load/vec4 v0x127f56850_0;
    %assign/vec4 v0x127f56550_0, 0;
    %load/vec4 v0x127f56af0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x127f56af0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x127f561e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v0x127f562a0_0;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v0x127f55d90_0;
    %inv;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0x127f567c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f56c30, 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x127f567c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f55850, 4;
    %assign/vec4 v0x127f55b00_0, 0;
    %load/vec4 v0x127f567c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f56730, 4;
    %assign/vec4 v0x127f56b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f566a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f56cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127f567c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56c30, 0, 4;
    %load/vec4 v0x127f567c0_0;
    %assign/vec4 v0x127f56550_0, 0;
    %load/vec4 v0x127f56af0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x127f56af0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f56cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f566a0_0, 0;
T_4.10 ;
T_4.5 ;
    %load/vec4 v0x127f55f40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.17, 10;
    %load/vec4 v0x127f56090_0;
    %inv;
    %and;
T_4.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x127f56d60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x127f56c30, 4;
    %inv;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x127f56af0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x127f56af0_0, 0;
    %load/vec4 v0x127f55ea0_0;
    %load/vec4 v0x127f56d60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f55850, 0, 4;
    %load/vec4 v0x127f55fe0_0;
    %load/vec4 v0x127f56d60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56730, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127f56970_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127f56d60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127f56c30, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127f56970_0, 0;
T_4.15 ;
    %load/vec4 v0x127f56af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x127f55d90_0, 0;
    %load/vec4 v0x127f56af0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x127f56090_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127f05db0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x127f56f60_0;
    %nor/r;
    %store/vec4 v0x127f56f60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127f05db0;
T_6 ;
    %vpi_call/w 3 48 "$dumpfile", "checked_tb.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127f05db0 {0 0 0};
    %vpi_call/w 3 50 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f56f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f570a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f57290_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127f573f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f57660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f57290_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x127f573f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x127f57290_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x127f573f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x127f57290_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x127f573f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f570a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f570a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x127f57290_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x127f573f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f57340_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 162 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/checked_tb.sv";
    "hdl/checked.sv";
    "hdl/fifo.sv";
