\t (03:02:42) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (03:02:42)     Journal start - Mon Nov 29 11:39:37 2021
\t (03:02:42)         Host=BF-202007251750 User=Administrator Pid=4600 CPUs=16
\t (03:02:42) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (03:02:42) 
\d (03:02:42) Design opened: G:/github/PLL_FM_HW/MCU/PCB/MCU-V4.brd
\i (03:02:42) placementedit 
\i (03:02:43) zoom in 1 
\i (03:02:43) setwindow pcb
\i (03:02:43) zoom in 17.6212 -40.7658
\i (03:02:43) trapsize 8935
\i (03:02:43) zoom in 1 
\i (03:02:43) setwindow pcb
\i (03:02:43) zoom in 19.5869 -39.1575
\i (03:02:43) trapsize 4467
\i (03:02:45) artwork 
\i (03:02:49) setwindow form.film_control
\i (03:02:49) FORM film_control filmtree  SILKSCREEN_TOP 
\i (03:02:49) FORM film_control filmtree popup 'Display for Visibility' SILKSCREEN_TOP 
\i (03:02:53) FORM film_control filmtree  'BOARD GEOMETRY/SWITCH_AREA_TOP' SILKSCREEN_TOP 
\i (03:02:55) FORM film_control filmtree popup Cut 'BOARD GEOMETRY/SWITCH_AREA_TOP' SILKSCREEN_TOP 
\i (03:02:55) FORM film_control filmtree  SILKSCREEN_TOP 
\i (03:02:56) FORM film_control filmtree popup 'Display for Visibility' SILKSCREEN_TOP 
\i (03:02:57) setwindow pcb
\i (03:02:57) zoom out 1 
\i (03:02:57) setwindow pcb
\i (03:02:57) zoom out 0.0196 -41.6593
\i (03:02:57) trapsize 8935
\i (03:02:58) zoom in 1 
\i (03:02:58) setwindow pcb
\i (03:02:58) zoom in 36.6524 -27.1848
\i (03:02:58) trapsize 4467
\i (03:02:58) zoom out 1 
\i (03:02:58) setwindow pcb
\i (03:02:58) zoom out 23.7863 -25.4871
\i (03:02:58) trapsize 8935
\i (03:02:59) zoom in 1 
\i (03:02:59) setwindow pcb
\i (03:02:59) zoom in 37.0098 -20.1263
\i (03:02:59) trapsize 4467
\i (03:02:59) zoom in 1 
\i (03:02:59) setwindow pcb
\i (03:02:59) zoom in 35.1335 -16.1950
\i (03:02:59) trapsize 2234
\i (03:02:59) zoom in 1 
\i (03:02:59) setwindow pcb
\i (03:02:59) zoom in 34.9101 -15.9269
\i (03:02:59) trapsize 1117
\i (03:03:00) zoom out 1 
\i (03:03:00) setwindow pcb
\i (03:03:00) zoom out 35.7143 -17.8479
\i (03:03:00) trapsize 2234
\i (03:03:01) zoom in 1 
\i (03:03:01) setwindow pcb
\i (03:03:01) zoom in 34.2846 -15.8375
\i (03:03:01) trapsize 1117
\i (03:03:02) zoom out 1 
\i (03:03:02) setwindow pcb
\i (03:03:02) zoom out 34.9100 -17.4011
\i (03:03:02) trapsize 2234
\i (03:03:02) zoom in 1 
\i (03:03:02) setwindow pcb
\i (03:03:02) zoom in 35.3568 -16.5969
\i (03:03:02) trapsize 1117
\i (03:03:02) zoom in 1 
\i (03:03:02) setwindow pcb
\i (03:03:02) zoom in 35.3568 -16.5299
\i (03:03:02) trapsize 558
\i (03:03:05) setwindow form.film_control
\i (03:03:05) FORM film_control ok  
\i (03:03:06) setwindow pcb
\i (03:03:06) zoom out 1 
\i (03:03:06) setwindow pcb
\i (03:03:06) zoom out 35.5132 -16.4405
\i (03:03:06) trapsize 1117
\i (03:03:06) placementedit 
\i (03:03:06) zoom out 1 
\i (03:03:06) setwindow pcb
\i (03:03:06) zoom out 35.5355 -16.4182
\i (03:03:06) trapsize 2234
\i (03:03:07) color192 
\i (03:03:07) placementedit 
\i (03:03:08) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Pin 1
\i (03:03:08) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 0
\i (03:03:09) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (03:03:09) zoom in 1 
\i (03:03:09) setwindow pcb
\i (03:03:09) zoom in 42.3258 -16.3735
\i (03:03:09) trapsize 1117
\i (03:03:09) zoom in 1 
\i (03:03:09) setwindow pcb
\i (03:03:09) zoom in 42.3258 -16.3735
\i (03:03:09) trapsize 558
\i (03:03:10) zoom in 1 
\i (03:03:10) setwindow pcb
\i (03:03:10) zoom in 42.3258 -16.3735
\i (03:03:10) trapsize 279
\i (03:03:13) zoom out 1 
\i (03:03:13) setwindow pcb
\i (03:03:13) zoom out 42.5604 -16.5075
\i (03:03:13) trapsize 558
\i (03:03:13) zoom out 1 
\i (03:03:13) setwindow pcb
\i (03:03:13) zoom out 42.5604 -16.5075
\i (03:03:13) trapsize 1117
\i (03:03:13) zoom out 1 
\i (03:03:13) setwindow pcb
\i (03:03:13) zoom out 42.6051 -16.5522
\i (03:03:13) trapsize 2234
\i (03:03:14) zoom in 1 
\i (03:03:14) setwindow pcb
\i (03:03:14) zoom in 21.3849 -16.8649
\i (03:03:14) trapsize 1117
\i (03:03:14) zoom in 1 
\i (03:03:14) setwindow pcb
\i (03:03:14) zoom in 21.6753 -16.7532
\i (03:03:14) trapsize 558
\i (03:03:14) zoom in 1 
\i (03:03:14) setwindow pcb
\i (03:03:14) zoom in 21.9880 -16.6862
\i (03:03:14) trapsize 279
\i (03:03:15) zoom out 1 
\i (03:03:15) setwindow pcb
\i (03:03:15) zoom out 23.0155 -16.3120
\i (03:03:15) trapsize 558
\i (03:03:16) zoom out 1 
\i (03:03:16) setwindow pcb
\i (03:03:16) zoom out 22.6246 -16.5912
\i (03:03:16) trapsize 1117
\i (03:03:17) zoom in 1 
\i (03:03:17) setwindow pcb
\i (03:03:17) zoom in 19.1624 -16.4572
\i (03:03:17) trapsize 558
\i (03:03:18) zoom out 1 
\i (03:03:18) setwindow pcb
\i (03:03:18) zoom out 21.4631 -17.0826
\i (03:03:18) trapsize 1117
\i (03:03:18) zoom out 1 
\i (03:03:18) setwindow pcb
\i (03:03:18) zoom out 20.7707 -17.2837
\i (03:03:18) trapsize 2234
\i (03:03:19) zoom in 1 
\i (03:03:19) setwindow pcb
\i (03:03:19) zoom in 14.6950 -18.6239
\i (03:03:19) trapsize 1117
\i (03:03:19) zoom in 1 
\i (03:03:19) setwindow pcb
\i (03:03:19) zoom in 14.9407 -17.8868
\i (03:03:19) trapsize 558
\i (03:03:19) zoom in 1 
\i (03:03:19) setwindow pcb
\i (03:03:19) zoom in 15.6555 -17.0826
\i (03:03:19) trapsize 279
\i (03:03:20) zoom out 1 
\i (03:03:20) setwindow pcb
\i (03:03:20) zoom out 15.9738 -17.6131
\i (03:03:20) trapsize 558
\i (03:03:20) zoom out 1 
\i (03:03:20) setwindow pcb
\i (03:03:20) zoom out 15.9738 -17.6689
\i (03:03:20) trapsize 1117
\i (03:03:20) zoom in 1 
\i (03:03:20) setwindow pcb
\i (03:03:20) zoom in 17.1130 -15.5021
\i (03:03:20) trapsize 558
\i (03:03:21) zoom in 1 
\i (03:03:21) setwindow pcb
\i (03:03:21) zoom in 17.0125 -15.7702
\i (03:03:21) trapsize 279
\i (03:03:21) zoom in 1 
\i (03:03:21) setwindow pcb
\i (03:03:21) zoom in 16.6049 -16.1108
\i (03:03:21) trapsize 140
\i (03:03:22) zoom out 1 
\i (03:03:22) setwindow pcb
\i (03:03:22) zoom out 16.1219 -15.8009
\i (03:03:22) trapsize 279
\i (03:03:22) zoom out 1 
\i (03:03:22) setwindow pcb
\i (03:03:22) zoom out 16.1218 -15.8008
\i (03:03:22) trapsize 558
\i (03:03:22) zoom out 1 
\i (03:03:22) setwindow pcb
\i (03:03:22) zoom out 16.1219 -15.8008
\i (03:03:22) trapsize 1117
\i (03:03:22) zoom out 1 
\i (03:03:22) setwindow pcb
\i (03:03:22) zoom out 16.8143 -16.0466
\i (03:03:22) trapsize 2234
\i (03:03:23) zoom in 1 
\i (03:03:23) setwindow pcb
\i (03:03:23) zoom in 17.1715 -27.3044
\i (03:03:23) trapsize 1117
\i (03:03:23) zoom in 1 
\i (03:03:23) setwindow pcb
\i (03:03:23) zoom in 17.1716 -27.3267
\i (03:03:23) trapsize 558
\i (03:03:23) zoom in 1 
\i (03:03:23) setwindow pcb
\i (03:03:23) zoom in 17.1716 -27.3267
\i (03:03:23) trapsize 279
\i (03:03:24) zoom out 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom out 18.1153 -26.4053
\i (03:03:24) trapsize 558
\i (03:03:24) zoom out 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom out 18.1042 -26.4052
\i (03:03:24) trapsize 1117
\i (03:03:24) zoom out 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom out 18.0596 -26.4722
\i (03:03:24) trapsize 2234
\i (03:03:24) zoom in 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom in 20.2932 -34.6923
\i (03:03:24) trapsize 1117
\i (03:03:24) zoom in 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom in 20.3156 -34.8263
\i (03:03:24) trapsize 558
\i (03:03:24) zoom in 1 
\i (03:03:24) setwindow pcb
\i (03:03:24) zoom in 20.3156 -34.8374
\i (03:03:24) trapsize 279
\i (03:03:26) zoom out 1 
\i (03:03:26) setwindow pcb
\i (03:03:26) zoom out 20.5166 -34.6475
\i (03:03:26) trapsize 558
\i (03:03:26) zoom out 1 
\i (03:03:26) setwindow pcb
\i (03:03:26) zoom out 20.5390 -34.6364
\i (03:03:26) trapsize 1117
\i (03:03:27) zoom in 1 
\i (03:03:27) setwindow pcb
\i (03:03:27) zoom in 12.4083 -30.6381
\i (03:03:27) trapsize 558
\i (03:03:27) zoom in 1 
\i (03:03:27) setwindow pcb
\i (03:03:27) zoom in 12.4419 -30.6380
\i (03:03:27) trapsize 279
\i (03:03:27) zoom in 1 
\i (03:03:27) setwindow pcb
\i (03:03:27) zoom in 12.5871 -30.6771
\i (03:03:27) trapsize 140
\i (03:03:27) zoom out 1 
\i (03:03:27) setwindow pcb
\i (03:03:27) zoom out 12.9947 -30.8837
\i (03:03:27) trapsize 279
\i (03:03:27) zoom out 1 
\i (03:03:27) setwindow pcb
\i (03:03:27) zoom out 13.0394 -31.0457
\i (03:03:27) trapsize 558
\i (03:03:28) zoom out 1 
\i (03:03:28) setwindow pcb
\i (03:03:28) zoom out 13.1624 -31.3695
\i (03:03:28) trapsize 1117
\i (03:03:28) zoom out 1 
\i (03:03:28) setwindow pcb
\i (03:03:28) zoom out 13.7431 -31.9949
\i (03:03:28) trapsize 2234
\i (03:03:30) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (03:03:31) zoom in 1 
\i (03:03:31) setwindow pcb
\i (03:03:31) zoom in 43.0045 -16.9843
\i (03:03:31) trapsize 1117
\i (03:03:31) zoom in 1 
\i (03:03:31) setwindow pcb
\i (03:03:31) zoom in 40.2347 -22.6133
\i (03:03:31) trapsize 558
\i (03:03:31) zoom in 1 
\i (03:03:31) setwindow pcb
\i (03:03:31) zoom in 40.2794 -22.6802
\i (03:03:31) trapsize 279
\i (03:03:32) zoom in 1 
\i (03:03:32) setwindow pcb
\i (03:03:32) zoom in 40.2794 -22.6802
\i (03:03:32) trapsize 140
\i (03:03:32) zoom out 1 
\i (03:03:32) setwindow pcb
\i (03:03:32) zoom out 39.8746 -22.2669
\i (03:03:32) trapsize 279
\i (03:03:32) zoom out 1 
\i (03:03:32) setwindow pcb
\i (03:03:32) zoom out 39.8969 -22.2669
\i (03:03:32) trapsize 558
\i (03:03:32) zoom out 1 
\i (03:03:32) setwindow pcb
\i (03:03:32) zoom out 39.9864 -22.2669
\i (03:03:32) trapsize 1117
\i (03:03:33) zoom out 1 
\i (03:03:33) setwindow pcb
\i (03:03:33) zoom out 41.0808 -21.7978
\i (03:03:33) trapsize 2234
\i (03:03:33) zoom out 1 
\i (03:03:33) setwindow pcb
\i (03:03:33) zoom out 41.1255 -21.7978
\i (03:03:33) trapsize 4467
\i (03:03:34) zoom in 1 
\i (03:03:34) setwindow pcb
\i (03:03:34) zoom in 41.7510 -40.0249
\i (03:03:34) trapsize 2234
\i (03:03:34) zoom in 1 
\i (03:03:34) setwindow pcb
\i (03:03:34) zoom in 41.7510 -40.0248
\i (03:03:34) trapsize 1117
\i (03:03:34) zoom out 1 
\i (03:03:34) setwindow pcb
\i (03:03:34) zoom out 42.0638 -37.3220
\i (03:03:34) trapsize 2234
\i (03:03:34) zoom out 1 
\i (03:03:34) setwindow pcb
\i (03:03:34) zoom out 42.1977 -37.3220
\i (03:03:34) trapsize 4467
\i (03:03:35) zoom in 1 
\i (03:03:35) setwindow pcb
\i (03:03:35) zoom in 26.0257 -60.8205
\i (03:03:35) trapsize 2234
\i (03:03:35) zoom in 1 
\i (03:03:35) setwindow pcb
\i (03:03:35) zoom in 26.0257 -60.9098
\i (03:03:35) trapsize 1117
\i (03:03:36) zoom out 1 
\i (03:03:36) setwindow pcb
\i (03:03:36) zoom out 28.0807 -62.1160
\i (03:03:36) trapsize 2234
\i (03:03:36) zoom out 1 
\i (03:03:36) setwindow pcb
\i (03:03:36) zoom out 28.1700 -62.2500
\i (03:03:36) trapsize 4467
\i (03:03:36) zoom in 1 
\i (03:03:36) setwindow pcb
\i (03:03:36) zoom in 16.3760 -39.0195
\i (03:03:36) trapsize 2234
\i (03:03:36) zoom in 1 
\i (03:03:36) setwindow pcb
\i (03:03:36) zoom in 16.3760 -39.0195
\i (03:03:36) trapsize 1117
\i (03:03:36) zoom in 1 
\i (03:03:36) setwindow pcb
\i (03:03:36) zoom in 16.5323 -39.0195
\i (03:03:36) trapsize 558
\i (03:03:37) zoom out 1 
\i (03:03:37) setwindow pcb
\i (03:03:37) zoom out 17.0349 -39.6561
\i (03:03:37) trapsize 1117
\i (03:03:37) zoom out 1 
\i (03:03:37) setwindow pcb
\i (03:03:37) zoom out 17.2583 -39.7231
\i (03:03:37) trapsize 2234
\i (03:03:42) zoom out 1 
\i (03:03:42) setwindow pcb
\i (03:03:42) zoom out 15.6052 -42.7609
\i (03:03:42) trapsize 4467
\i (03:03:42) zoom in 1 
\i (03:03:42) setwindow pcb
\i (03:03:42) zoom in 21.6810 -21.6748
\i (03:03:42) trapsize 2234
\i (03:03:43) zoom in 1 
\i (03:03:43) setwindow pcb
\i (03:03:43) zoom in 21.9490 -21.0493
\i (03:03:43) trapsize 1117
\i (03:03:43) zoom out 1 
\i (03:03:43) setwindow pcb
\i (03:03:43) zoom out 16.0297 -21.3843
\i (03:03:43) trapsize 2234
\i (03:03:44) zoom in 1 
\i (03:03:44) setwindow pcb
\i (03:03:44) zoom in 15.6276 -14.9513
\i (03:03:44) trapsize 1117
\i (03:03:44) zoom in 1 
\i (03:03:44) setwindow pcb
\i (03:03:44) zoom in 15.6276 -14.9066
\i (03:03:44) trapsize 558
\i (03:03:44) zoom in 1 
\i (03:03:44) setwindow pcb
\i (03:03:44) zoom in 15.6835 -14.8842
\i (03:03:44) trapsize 279
\i (03:03:52) refresh symbol 
\i (03:03:54) setwindow form.upd_element
\i (03:03:54) FORM upd_element tree  'Package symbols' 
\i (03:03:55) FORM upd_element tree  C1206 'Package symbols' 
\i (03:03:57) FORM upd_element tree 'MULTISEL YES' C1206 'Package symbols' 
\i (03:03:58) FORM upd_element refresh  
\t (03:03:58) Starting Refresh Symbol...
\t (03:04:00) Opening existing design...
\i (03:04:00) setwindow pcb
\i (03:04:00) trapsize 279
\i (03:04:02) setwindow form.upd_element
\i (03:04:02) FORM upd_element close  
\i (03:04:02) setwindow pcb
\i (03:04:02) placementedit 
\i (03:04:02) zoom out 1 
\i (03:04:02) setwindow pcb
\i (03:04:02) zoom out 16.1190 -16.5204
\i (03:04:02) trapsize 558
\i (03:04:02) zoom out 1 
\i (03:04:02) setwindow pcb
\i (03:04:02) zoom out 16.0633 -16.5203
\i (03:04:02) trapsize 1117
\i (03:04:03) zoom out 1 
\i (03:04:03) setwindow pcb
\i (03:04:03) zoom out 16.1080 -16.5426
\i (03:04:03) trapsize 2234
\i (03:04:05) save 
\i (03:04:06) fillin yes 
\i (03:04:06) placementedit 
\i (03:04:06) zoom out 1 
\i (03:04:06) setwindow pcb
\i (03:04:06) zoom out 12.8020 -9.6629
\i (03:04:06) trapsize 4467
\i (03:04:06) zoom out 1 
\i (03:04:06) setwindow pcb
\i (03:04:06) zoom out 12.8020 -9.6628
\i (03:04:06) trapsize 8935
\i (03:04:08) artwork 
\i (03:04:09) setwindow form.film_control
\i (03:04:09) FORM film_control select_all  
\i (03:04:10) FORM film_control create  
\i (03:04:11) fillin yes 
\t (03:04:11) Checking db records
\t (03:04:11)     checking for orphans...
\t (03:04:11)     Checked  20 percent
\t (03:04:11)     Checked  40 percent
\t (03:04:11)     Checked  60 percent
\t (03:04:11)     Checked  80 percent
\t (03:04:11)     Checked 100 percent
\w (03:04:11) Run batch DRC to correctly regenerate DRC errs.

\t (03:04:11) Done dbdoctor.
\t (03:04:11) Starting Create artwork films...
\w (03:04:12) WARNING(SPMHGE-269): artwork had warnings, use Viewlog to review the log file.
\w (03:04:13) Artwork generated with warnings.
\i (03:04:18) setwindow text
\i (03:04:18) close
\i (03:04:19) setwindow form.film_control
\i (03:04:19) FORM film_control ok  
\i (03:04:19) setwindow pcb
\i (03:04:19) placementedit 
\i (03:04:25) nctape_full 
\i (03:04:26) setwindow form.nc_drill
\i (03:04:26) FORM nc_drill execute  
\t (03:04:26) Starting Generating NC Drill...
\i (03:04:30) setwindow pcb
\i (03:04:30) save 
\i (03:04:31) fillin yes 
   (03:04:31) Loading signal.cxt 
\i (03:04:31) placementedit 
\i (03:04:32) exit 
\t (03:04:35)     Journal end - Mon Nov 29 11:41:30 2021
