<module name="DSI_PHY_DSS_A" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSI_PHY_REGISTER0" acronym="DSI_PHY_REGISTER0" offset="0x0" width="32" description="Configuration register for HS mode timings">
    <bitfield id="REG_THSPREPARE" width="8" begin="31" end="24" resetval="0x1E" description="REG_THSPREPARE timing parameter in multiples of DDR clock period. DDR clock = CLKIN2DDR/2.D-PHY specification: 40 ns + 4 * UI &#247; 85 ns + 6 * UI. UI = Unit Interval, equal to the duration of any HS state on the clock lane. . Default value is programmed for 400 MHz. ." range="" rwaccess="RW"/>
    <bitfield id="REG_THSPRPR_THSZERO" width="8" begin="23" end="16" resetval="0x48" description="REG_THSPREPARE_THSZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN2DDR/2.D-PHY specification: &amp;gt; 145 ns + 10 * UI. . Default value is programmed for 400 MHz. ." range="" rwaccess="RW"/>
    <bitfield id="REG_THSTRAIL" width="8" begin="15" end="8" resetval="0x1D" description="REG_THSTRAIL timing parameter in multiples of DDR clock period. DDR clock = CLKIN2DDR/2.D-PHY specification: &amp;gt; 60 ns + 4 * UI. . Default value is programmed for 400 MHz. ." range="" rwaccess="RW"/>
    <bitfield id="REG_THSEXIT" width="8" begin="7" end="0" resetval="0x3A" description="REG_THSEXIT timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN2DDR/2.D-PHY specification: &amp;gt; 100 ns. . Default value is programmed for 400 MHz. ." range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_REGISTER1" acronym="DSI_PHY_REGISTER1" offset="0x4" width="32" description="Configuration register for LP mode and HS mode timings">
    <bitfield id="REG_TTAGO" width="3" begin="31" end="29" resetval="0x2" description="TTA-GO timing in terms of number of TXCLKESC clocks. 0x0: 2 cyclesDefault value: 4 cycles ." range="" rwaccess="RW">
      <bitenum value="1" id="3_cycles" token="REG_TTAGO_1" description="3 cycles"/>
      <bitenum value="2" id="4_cycles" token="REG_TTAGO_2" description="4 cycles"/>
      <bitenum value="3" id="5_cycles" token="REG_TTAGO_3" description="5 cycles"/>
      <bitenum value="4" id="6_cycles" token="REG_TTAGO_4" description="6 cycles"/>
      <bitenum value="5" id="7_cycles" token="REG_TTAGO_5" description="7 cycles"/>
      <bitenum value="6" id="8_cycles" token="REG_TTAGO_6" description="8 cycles"/>
      <bitenum value="7" id="9_cycles" token="REG_TTAGO_7" description="9 cycles"/>
    </bitfield>
    <bitfield id="REG_TTASURE" width="2" begin="28" end="27" resetval="0x0" description="TTA-SURE timing in terms of number of TXCLKESC clocks.Default value: 2 cycles ." range="" rwaccess="RW">
      <bitenum value="0" id="2_cycles" token="REG_TTASURE_0" description="2 cycles"/>
      <bitenum value="1" id="1_cycles" token="REG_TTASURE_1" description="1 cycles"/>
      <bitenum value="2" id="3_cycles" token="REG_TTASURE_2" description="3 cycles"/>
      <bitenum value="3" id="4_cycles" token="REG_TTASURE_3" description="4 cycles"/>
    </bitfield>
    <bitfield id="REG_TTAGET" width="3" begin="26" end="24" resetval="0x2" description="TTA-GET timing in terms of number of TXCLKESC clocks.Default value: 5 cycles ." range="" rwaccess="RW">
      <bitenum value="0" id="3_cycles" token="REG_TTAGET_0" description="3 cycles"/>
      <bitenum value="1" id="4_cycles" token="REG_TTAGET_1" description="4 cycles"/>
      <bitenum value="2" id="5_cycles" token="REG_TTAGET_2" description="5 cycles"/>
      <bitenum value="3" id="6_cycles" token="REG_TTAGET_3" description="6 cycles"/>
      <bitenum value="4" id="7_cycles" token="REG_TTAGET_4" description="7 cycles"/>
      <bitenum value="5" id="8_cycles" token="REG_TTAGET_5" description="8 cycles"/>
      <bitenum value="6" id="9_cycles" token="REG_TTAGET_6" description="9 cycles"/>
      <bitenum value="7" id="10_cycles" token="REG_TTAGET_7" description="10 cycles"/>
    </bitfield>
    <bitfield id="REG_CLKINP_SEL" width="1" begin="23" end="23" resetval="0x0" description="0x0: Default Selects DCC Output" range="" rwaccess="RW">
      <bitenum value="1" id="Selects_Divby2_Output" token="REG_CLKINP_SEL_1" description="Selects Divby2 Output"/>
    </bitfield>
    <bitfield id="REG_CLKPINP_DIVBY2EN" width="1" begin="22" end="22" resetval="0x0" description="0x0: Default" range="" rwaccess="RW">
      <bitenum value="1" id="Enables_DivBy2_in_Clock_Input_Path" token="REG_CLKPINP_DIVBY2EN_1" description="Enables DivBy2 in Clock Input Path"/>
    </bitfield>
    <bitfield id="REG_DCCEN" width="1" begin="21" end="21" resetval="0x1" description="0x0: Default Enables Duty Cycle Corrector" range="" rwaccess="RW">
      <bitenum value="1" id="Disable_the_DCC_clock_path" token="REG_DCCEN_1" description="Disable the DCC clock path"/>
    </bitfield>
    <bitfield id="REG_TLPXBY2" width="5" begin="20" end="16" resetval="0x0A" description="(TLPX)/2 timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN2DDR/2.Default value is programmed for 400 MHz. This is the internal timer value. The value seen on line will have variance due to rise/fall mismatch effects. . Note: TLPX is used to define the length of LP-01 state in HS start of Transmission sequences on clock and data lanes. For all other purposes TLPX is defined by the period of TXLPESC ." range="" rwaccess="RW"/>
    <bitfield id="REG_TCLKTRAIL" width="8" begin="15" end="8" resetval="0x1A" description="REG_TCLKTRAIL timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN2DDR/2.D-PHY specification: &amp;gt; 60 ns. . Default value is programmed for 400 MHz ." range="" rwaccess="RW"/>
    <bitfield id="REG_TCLKZERO" width="8" begin="7" end="0" resetval="0x6A" description="REG_TCLKZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN2DDR/2.D-PHY specification: (REG_TCLKPREPARE + REG_TCLKZERO) &amp;gt; 300 ns. . Derived specification for REG_TCLKZERO (Min REG_TCLKPREPARE = 38 ns): REG_TCLKZERO &amp;gt; 262 ns. . Default value is programmed for 400 MHz ." range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_REGISTER2" acronym="DSI_PHY_REGISTER2" offset="0x8" width="32" description="Sync pattern">
    <bitfield id="HSSYNCPATTERN" width="8" begin="31" end="24" resetval="0xB8" description="Default : 184 (10111000). MSB (last received bit of sync pattern), LSB (first received bit of sync pattern)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x00" description="Reserved. Read returns zero. Write only zero for future compatibility." range="" rwaccess="R"/>
    <bitfield id="OVRRDULPMTX" width="1" begin="16" end="16" resetval="0" description="Global enable of the weak pulldown on the DSI lanes, configured through the [15:11] REGULPMTX bit field:" range="" rwaccess="RW">
      <bitenum value="1" id="Enable_weak_pulldown_on_DSI_lanes." token="OVRRDULPMTX_1" description="Enable weak pulldown on DSI lanes."/>
      <bitenum value="0" id="DSI_0" token="OVRRDULPMTX_0" description="Disable weak pulldown on DSI lanes (default)."/>
    </bitfield>
    <bitfield id="REGULPMTX" width="5" begin="15" end="11" resetval="0x00" description="Configuration of the weak pulldowns on the DSI lanes.For each bit, the following settings apply: . Bit [15]: DSI lane 4 (applies only to DSI1_A and DSI1_C) . Bit [14]: DSI lane 3 (applies only to DSI1_A and DSI1_C) . Bit [13]: DSI lane 2 (applies to DSI1_A and DSI1_C) . Bit [12]: DSI lane 1 (applies to DSI1_A and DSI1_C) . Bit [11]: DSI lane 0 (applies to DSI1_A and DSI1_C) ." range="" rwaccess="RW">
      <bitenum value="1" id="Enable_weak_pulldown_on_the_lane." token="REGULPMTX_1" description="Enable weak pulldown on the lane."/>
      <bitenum value="0" id="0" token="REGULPMTX_0" description="Disable weak pulldown on the lane (default)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="REG_TCLKPREPARE" width="8" begin="7" end="0" resetval="0x1A" description="TCLK-PREPARE timing parameter in multiples of DDR clock period.D-PHY specification: 38 ns &#247; 95 ns. . Default value is programmed for 400 MHz. ." range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_REGISTER3" acronym="DSI_PHY_REGISTER3" offset="0xC" width="32" description="Transmitted pattern">
    <bitfield id="REG_TXTRIGGERESC3" width="8" begin="31" end="24" resetval="0x62" description="Transmitted pattern when REG_TXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted). Default: 01100010" range="" rwaccess="RW"/>
    <bitfield id="REG_TXTRIGGERESC2" width="8" begin="23" end="16" resetval="0x5D" description="Default: 01011101" range="" rwaccess="RW"/>
    <bitfield id="REG_TXTRIGGERESC1" width="8" begin="15" end="8" resetval="0x21" description="Default: 00100001" range="" rwaccess="RW"/>
    <bitfield id="REG_TXTRIGGERESC0" width="8" begin="7" end="0" resetval="0xA0" description="Default: 10100000" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_REGISTER4" acronym="DSI_PHY_REGISTER4" offset="0x10" width="32" description="Received pattern">
    <bitfield id="REG_RXTRIGGERESC3" width="8" begin="31" end="24" resetval="0x62" description="Received pattern for which REG_RXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted). Default: 01100010" range="" rwaccess="RW"/>
    <bitfield id="REG_RXTRIGGERESC2" width="8" begin="23" end="16" resetval="0x5D" description="Default: 01011101" range="" rwaccess="RW"/>
    <bitfield id="REG_RXTRIGGERESC1" width="8" begin="15" end="8" resetval="0x21" description="Default: 00100001" range="" rwaccess="RW"/>
    <bitfield id="REG_RXTRIGGERESC0" width="8" begin="7" end="0" resetval="0xA0" description="Default: 10100000" range="" rwaccess="RW"/>
  </register>
  <register id="DSI_PHY_REGISTER5" acronym="DSI_PHY_REGISTER5" offset="0x14" width="32" description="Reset done bits">
    <bitfield id="RESETDONETXBYTECLK" width="1" begin="31" end="31" resetval="0" description="RESETDONETXBYTECLK 0x0: No reset 0x1: Reset done for the TXBYTECLK domain" range="" rwaccess="R"/>
    <bitfield id="RESETDONESCPCLK" width="1" begin="30" end="30" resetval="0" description="RESETDONESCPCLK 0x0: No reset 0x1: Reset done for the SCP clock domain" range="" rwaccess="R"/>
    <bitfield id="RESETDONEPWRCLK" width="1" begin="29" end="29" resetval="0" description="RESETDONEPWRCLK 0x0: No reset 0x1: Reset done for the PWR clock domain" range="" rwaccess="R"/>
    <bitfield id="RESETDONETXCLKESC4" width="1" begin="28" end="28" resetval="0" description="RESETDONETXCLKESC4 0x0: No reset 0x1: Reset done for the TXCLKESC domain for lane 4" range="" rwaccess="R"/>
    <bitfield id="RESETDONETXCLKESC3" width="1" begin="27" end="27" resetval="0" description="RESETDONETXCLKESC3 0x0: No reset 0x1: Reset done for the TXCLKESC domain for lane 3" range="" rwaccess="R"/>
    <bitfield id="RESETDONETXCLKESC2" width="1" begin="26" end="26" resetval="0" description="RESETDONETXCLKESC2 0x0: No reset 0x1: Reset done for the TXCLKESC domain for lane 2" range="" rwaccess="R"/>
    <bitfield id="RESETDONETXCLKESC1" width="1" begin="25" end="25" resetval="0" description="RESETDONETXCLKESC1 0x0: No reset 0x1: Reset done for the TXCLKESC domain for lane 1" range="" rwaccess="R"/>
    <bitfield id="RESETDONETXCLKESC0" width="1" begin="24" end="24" resetval="0" description="RESETDONETXCLKESC0 0x0: No reset 0x1: Reset done for the TXCLKESC domain for lane 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0x000000" description="Read-Only register. Read returns zero." range="" rwaccess="R"/>
  </register>
</module>
