0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/Lab/Counter_160_163/Counter_160_163.sim/sim_1/behav/xsim/glbl.v,1544106880,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/Lab/Counter_160_163/Counter_160_163.srcs/sim_1/new/tb_counter_160_163.v,1665456992,verilog,,,,tb_counter_160_163,,,,,,,,
D:/HDL_PRAC/Lab/Counter_160_163/Counter_160_163.srcs/sources_1/new/Counter_160_163.v,1669557158,verilog,,D:/HDL_PRAC/Lab/Counter_160_163/Counter_160_163.srcs/sim_1/new/tb_counter_160_163.v,,counter_160_163,,,,,,,,
