<module name="DEBUGSS_DEBUGSS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DEBUGSS_ONEMCU_APB_BASE" acronym="DEBUGSS_ONEMCU_APB_BASE" offset="0x0" width="32" description="">
		<bitfield id="ONEMCU_APB_BASE" width="32" begin="31" end="0" resetval="0x0" description="OneMCU APB Space : Start Address of ROM Table" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_APB_BASE_END" acronym="DEBUGSS_ONEMCU_APB_BASE_END" offset="0xFFC" width="32" description="">
		<bitfield id="ONEMCU_APB_BASE_END" width="32" begin="31" end="0" resetval="0x0" description="OneMCU APB Space : Endt Address of ROM Table" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_CONTROL" acronym="DEBUGSS_ONEMCU_CTI_CONTROL" offset="0x1000" width="32" description="">
		<bitfield id="ONEMCU_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INTACK" acronym="DEBUGSS_ONEMCU_CTI_INTACK" offset="0x1010" width="32" description="">
		<bitfield id="ONEMCU_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_APPSET" acronym="DEBUGSS_ONEMCU_CTI_APPSET" offset="0x1014" width="32" description="">
		<bitfield id="ONEMCU_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_APPCLEAR" acronym="DEBUGSS_ONEMCU_CTI_APPCLEAR" offset="0x1018" width="32" description="">
		<bitfield id="ONEMCU_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_APPPULSE" acronym="DEBUGSS_ONEMCU_CTI_APPPULSE" offset="0x101C" width="32" description="">
		<bitfield id="ONEMCU_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN0" acronym="DEBUGSS_ONEMCU_CTI_INEN0" offset="0x1020" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN1" acronym="DEBUGSS_ONEMCU_CTI_INEN1" offset="0x1024" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN2" acronym="DEBUGSS_ONEMCU_CTI_INEN2" offset="0x1028" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN3" acronym="DEBUGSS_ONEMCU_CTI_INEN3" offset="0x102C" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN4" acronym="DEBUGSS_ONEMCU_CTI_INEN4" offset="0x1030" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN5" acronym="DEBUGSS_ONEMCU_CTI_INEN5" offset="0x1034" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN6" acronym="DEBUGSS_ONEMCU_CTI_INEN6" offset="0x1038" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_INEN7" acronym="DEBUGSS_ONEMCU_CTI_INEN7" offset="0x103C" width="32" description="">
		<bitfield id="ONEMCU_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN0" acronym="DEBUGSS_ONEMCU_CTI_OUTEN0" offset="0x10A0" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN1" acronym="DEBUGSS_ONEMCU_CTI_OUTEN1" offset="0x10A4" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN2" acronym="DEBUGSS_ONEMCU_CTI_OUTEN2" offset="0x10A8" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN3" acronym="DEBUGSS_ONEMCU_CTI_OUTEN3" offset="0x10AC" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN4" acronym="DEBUGSS_ONEMCU_CTI_OUTEN4" offset="0x10B0" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN5" acronym="DEBUGSS_ONEMCU_CTI_OUTEN5" offset="0x10B4" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN6" acronym="DEBUGSS_ONEMCU_CTI_OUTEN6" offset="0x10B8" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_OUTEN7" acronym="DEBUGSS_ONEMCU_CTI_OUTEN7" offset="0x10BC" width="32" description="">
		<bitfield id="ONEMCU_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_TRIGINSTATUS" acronym="DEBUGSS_ONEMCU_CTI_TRIGINSTATUS" offset="0x1130" width="32" description="">
		<bitfield id="ONEMCU_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_ONEMCU_CTI_TRIGOUTSTATUS" offset="0x1134" width="32" description="">
		<bitfield id="ONEMCU_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_CHINSTATUS" acronym="DEBUGSS_ONEMCU_CTI_CHINSTATUS" offset="0x1138" width="32" description="">
		<bitfield id="ONEMCU_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_CHOUTSTATUS" acronym="DEBUGSS_ONEMCU_CTI_CHOUTSTATUS" offset="0x113C" width="32" description="">
		<bitfield id="ONEMCU_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_GATE" acronym="DEBUGSS_ONEMCU_CTI_GATE" offset="0x1140" width="32" description="">
		<bitfield id="ONEMCU_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ASICCTL" acronym="DEBUGSS_ONEMCU_CTI_ASICCTL" offset="0x1144" width="32" description="">
		<bitfield id="ONEMCU_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITCHINACK" acronym="DEBUGSS_ONEMCU_CTI_ITCHINACK" offset="0x1EDC" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITTRIGINACK" acronym="DEBUGSS_ONEMCU_CTI_ITTRIGINACK" offset="0x1EE0" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITCHOUT" acronym="DEBUGSS_ONEMCU_CTI_ITCHOUT" offset="0x1EE4" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITTRIGOUT" acronym="DEBUGSS_ONEMCU_CTI_ITTRIGOUT" offset="0x1EE8" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITCHOUTACK" acronym="DEBUGSS_ONEMCU_CTI_ITCHOUTACK" offset="0x1EEC" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITTRIGOUTACK" acronym="DEBUGSS_ONEMCU_CTI_ITTRIGOUTACK" offset="0x1EF0" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITCHIN" acronym="DEBUGSS_ONEMCU_CTI_ITCHIN" offset="0x1EF4" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITTRIGIN" acronym="DEBUGSS_ONEMCU_CTI_ITTRIGIN" offset="0x1EF8" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_ITCTRL" acronym="DEBUGSS_ONEMCU_CTI_ITCTRL" offset="0x1F00" width="32" description="">
		<bitfield id="ONEMCU_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_ONEMCU_CTI_CLAIM_TAG_SET" offset="0x1FA0" width="32" description="">
		<bitfield id="ONEMCU_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_ONEMCU_CTI_CLAIM_TAG_CLEAR" offset="0x1FA4" width="32" description="">
		<bitfield id="ONEMCU_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_ONEMCU_CTI_LOCK_ACCESS_REGISTER" offset="0x1FB0" width="32" description="">
		<bitfield id="ONEMCU_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_ONEMCU_CTI_LOCK_STATUS_REGISTER" offset="0x1FB4" width="32" description="">
		<bitfield id="ONEMCU_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_ONEMCU_CTI_AUTHENTICATION_STATUS" offset="0x1FB8" width="32" description="">
		<bitfield id="ONEMCU_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_DEVICE_ID" acronym="DEBUGSS_ONEMCU_CTI_DEVICE_ID" offset="0x1FC8" width="32" description="">
		<bitfield id="ONEMCU_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_ONEMCU_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x1FCC" width="32" description="">
		<bitfield id="ONEMCU_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID4" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID4" offset="0x1FD0" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID5" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID5" offset="0x1FD4" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID6" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID6" offset="0x1FD8" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID7" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID7" offset="0x1FDC" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID0" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID0" offset="0x1FE0" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID1" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID1" offset="0x1FE4" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID2" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID2" offset="0x1FE8" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_PERIPHERALID3" acronym="DEBUGSS_ONEMCU_CTI_PERIPHERALID3" offset="0x1FEC" width="32" description="">
		<bitfield id="ONEMCU_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_COMPONENT_ID0" acronym="DEBUGSS_ONEMCU_CTI_COMPONENT_ID0" offset="0x1FF0" width="32" description="">
		<bitfield id="ONEMCU_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_COMPONENT_ID1" acronym="DEBUGSS_ONEMCU_CTI_COMPONENT_ID1" offset="0x1FF4" width="32" description="">
		<bitfield id="ONEMCU_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_COMPONENT_ID2" acronym="DEBUGSS_ONEMCU_CTI_COMPONENT_ID2" offset="0x1FF8" width="32" description="">
		<bitfield id="ONEMCU_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_CTI_COMPONENT_ID3" acronym="DEBUGSS_ONEMCU_CTI_COMPONENT_ID3" offset="0x1FFC" width="32" description="">
		<bitfield id="ONEMCU_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_SPORTSZ" acronym="DEBUGSS_ONEMCU_TPIU_SPORTSZ" offset="0x2000" width="32" description="">
		<bitfield id="ONEMCU_TPIU_SPORTSZ" width="32" begin="31" end="0" resetval="0x268435455" description="Supported port sizes" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CPORTSZ" acronym="DEBUGSS_ONEMCU_TPIU_CPORTSZ" offset="0x2004" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CPORTSZ" width="32" begin="31" end="0" resetval="0x1" description="Current port size" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_STRIGM" acronym="DEBUGSS_ONEMCU_TPIU_STRIGM" offset="0x2100" width="32" description="">
		<bitfield id="ONEMCU_TPIU_STRIGM" width="32" begin="31" end="0" resetval="0x287" description="Supported trigger modes" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_TRIGCNT" acronym="DEBUGSS_ONEMCU_TPIU_TRIGCNT" offset="0x2104" width="32" description="">
		<bitfield id="ONEMCU_TPIU_TRIGCNT" width="32" begin="31" end="0" resetval="0x0" description="Trigger counter value" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_TRIGMUL" acronym="DEBUGSS_ONEMCU_TPIU_TRIGMUL" offset="0x2108" width="32" description="">
		<bitfield id="ONEMCU_TPIU_TRIGMUL" width="32" begin="31" end="0" resetval="0x0" description="Trigger multiplier" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_STSTPTRN" acronym="DEBUGSS_ONEMCU_TPIU_STSTPTRN" offset="0x2200" width="32" description="">
		<bitfield id="ONEMCU_TPIU_STSTPTRN" width="32" begin="31" end="0" resetval="0x196623" description="Supported test pattern/modes" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CTSTPTRN" acronym="DEBUGSS_ONEMCU_TPIU_CTSTPTRN" offset="0x2204" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CTSTPTRN" width="32" begin="31" end="0" resetval="0x0" description="Current test pattern/mode" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_TPRCNTR" acronym="DEBUGSS_ONEMCU_TPIU_TPRCNTR" offset="0x2208" width="32" description="">
		<bitfield id="ONEMCU_TPIU_TPRCNTR" width="32" begin="31" end="0" resetval="0x0" description="Test pattern repeat counter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_FFSTS" acronym="DEBUGSS_ONEMCU_TPIU_FFSTS" offset="0x2300" width="32" description="">
		<bitfield id="ONEMCU_TPIU_FFSTS" width="32" begin="31" end="0" resetval="0x2" description="Formatter and flush status" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_FFCTRL" acronym="DEBUGSS_ONEMCU_TPIU_FFCTRL" offset="0x2304" width="32" description="">
		<bitfield id="ONEMCU_TPIU_FFCTRL" width="32" begin="31" end="0" resetval="0x4096" description="Formatter and flush control" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_FSCNTR" acronym="DEBUGSS_ONEMCU_TPIU_FSCNTR" offset="0x2308" width="32" description="">
		<bitfield id="ONEMCU_TPIU_FSCNTR" width="32" begin="31" end="0" resetval="0x64" description="Formatter synchronization counter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_EXCTLIN" acronym="DEBUGSS_ONEMCU_TPIU_EXCTLIN" offset="0x2400" width="32" description="">
		<bitfield id="ONEMCU_TPIU_EXCTLIN" width="32" begin="31" end="0" resetval="0x0" description="EXTCTL In Port" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_EXCTLOUT" acronym="DEBUGSS_ONEMCU_TPIU_EXCTLOUT" offset="0x2404" width="32" description="">
		<bitfield id="ONEMCU_TPIU_EXCTLOUT" width="32" begin="31" end="0" resetval="0x0" description="EXTCTL Out Port" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITTRFLINACK" acronym="DEBUGSS_ONEMCU_TPIU_ITTRFLINACK" offset="0x2EE4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITTRFLINACK" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITTRFLINACK" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITTRFLIN" acronym="DEBUGSS_ONEMCU_TPIU_ITTRFLIN" offset="0x2EE8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITTRFLIN" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITTRFLIN" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITATBDATA0" acronym="DEBUGSS_ONEMCU_TPIU_ITATBDATA0" offset="0x2EEC" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITATBDATA0" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITATBCTR2" acronym="DEBUGSS_ONEMCU_TPIU_ITATBCTR2" offset="0x2EF0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITATBCTR2" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITATBCTR1" acronym="DEBUGSS_ONEMCU_TPIU_ITATBCTR1" offset="0x2EF4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITATBCTR1" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITATBCTR0" acronym="DEBUGSS_ONEMCU_TPIU_ITATBCTR0" offset="0x2EF8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Integration Register, ITATBCTR0" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_ITCTRL" acronym="DEBUGSS_ONEMCU_TPIU_ITCTRL" offset="0x2F00" width="32" description="">
		<bitfield id="ONEMCU_TPIU_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Integration Mode Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CLAIMSET" acronym="DEBUGSS_ONEMCU_TPIU_CLAIMSET" offset="0x2FA0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CLAIMSET" width="32" begin="31" end="0" resetval="0x15" description="Claim Tag Set" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CLAIMCLR" acronym="DEBUGSS_ONEMCU_TPIU_CLAIMCLR" offset="0x2FA4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Clear" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_LAR" acronym="DEBUGSS_ONEMCU_TPIU_LAR" offset="0x2FB0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_LAR" width="32" begin="31" end="0" resetval="0x0" description="Lock status" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_LSR" acronym="DEBUGSS_ONEMCU_TPIU_LSR" offset="0x2FB4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_LSR" width="32" begin="31" end="0" resetval="0x0" description="Lock Access" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_AUTHSTATUS" acronym="DEBUGSS_ONEMCU_TPIU_AUTHSTATUS" offset="0x2FB8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Authentication status" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_DEVID" acronym="DEBUGSS_ONEMCU_TPIU_DEVID" offset="0x2FC8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_DEVID" width="32" begin="31" end="0" resetval="0x160" description="Device ID" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_DEVTYPE" acronym="DEBUGSS_ONEMCU_TPIU_DEVTYPE" offset="0x2FCC" width="32" description="">
		<bitfield id="ONEMCU_TPIU_DEVTYPE" width="32" begin="31" end="0" resetval="0x17" description="Device type identifier" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR4" acronym="DEBUGSS_ONEMCU_TPIU_PIDR4" offset="0x2FD0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR4" width="32" begin="31" end="0" resetval="0x4" description="Peripheral ID4" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR5" acronym="DEBUGSS_ONEMCU_TPIU_PIDR5" offset="0x2FD4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR5" width="32" begin="31" end="0" resetval="0x0" description="Peripheral ID5" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR6" acronym="DEBUGSS_ONEMCU_TPIU_PIDR6" offset="0x2FD8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR6" width="32" begin="31" end="0" resetval="0x0" description="Peripheral ID6" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR7" acronym="DEBUGSS_ONEMCU_TPIU_PIDR7" offset="0x2FDC" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR7" width="32" begin="31" end="0" resetval="0x0" description="Peripheral ID7" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR0" acronym="DEBUGSS_ONEMCU_TPIU_PIDR0" offset="0x2FE0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR0" width="32" begin="31" end="0" resetval="0x18" description="Peripheral ID0" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR1" acronym="DEBUGSS_ONEMCU_TPIU_PIDR1" offset="0x2FE4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR1" width="32" begin="31" end="0" resetval="0x185" description="Peripheral ID1" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR2" acronym="DEBUGSS_ONEMCU_TPIU_PIDR2" offset="0x2FE8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR2" width="32" begin="31" end="0" resetval="0x59" description="Peripheral ID2" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_PIDR3" acronym="DEBUGSS_ONEMCU_TPIU_PIDR3" offset="0x2FEC" width="32" description="">
		<bitfield id="ONEMCU_TPIU_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Peripheral ID3" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CIDR0" acronym="DEBUGSS_ONEMCU_TPIU_CIDR0" offset="0x2FF0" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CIDR0" width="32" begin="31" end="0" resetval="0x13" description="Component ID0" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CIDR1" acronym="DEBUGSS_ONEMCU_TPIU_CIDR1" offset="0x2FF4" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CIDR1" width="32" begin="31" end="0" resetval="0x144" description="Component ID1" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CIDR2" acronym="DEBUGSS_ONEMCU_TPIU_CIDR2" offset="0x2FF8" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CIDR2" width="32" begin="31" end="0" resetval="0x5" description="Component ID2" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ONEMCU_TPIU_CIDR3" acronym="DEBUGSS_ONEMCU_TPIU_CIDR3" offset="0x2FFC" width="32" description="">
		<bitfield id="ONEMCU_TPIU_CIDR3" width="32" begin="31" end="0" resetval="0x177" description="Component ID3" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_APB_EXT_PORT0_ROM" acronym="DEBUGSS_APB_EXT_PORT0_ROM" offset="0x10000" width="32" description="">
		<bitfield id="ATB_REPLICATOR_IDFILTER0" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDFGIED.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDBDCII.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_IDFILTER0" acronym="DEBUGSS_ATB_REPLICATOR_IDFILTER0" offset="0x11000" width="32" description="">
		<bitfield id="ATB_REPLICATOR_IDFILTER1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_IDFILTER1" acronym="DEBUGSS_ATB_REPLICATOR_IDFILTER1" offset="0x11004" width="32" description="">
		<bitfield id="ATB_REPLICATOR_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_ITATBCTR1" acronym="DEBUGSS_ATB_REPLICATOR_ITATBCTR1" offset="0x11EF8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_ITATBCTR0" acronym="DEBUGSS_ATB_REPLICATOR_ITATBCTR0" offset="0x11EFC" width="32" description="">
		<bitfield id="ATB_REPLICATOR_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_ITCTRL" acronym="DEBUGSS_ATB_REPLICATOR_ITCTRL" offset="0x11F00" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CLAIMSET" width="32" begin="31" end="0" resetval="0x15" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CLAIMSET" acronym="DEBUGSS_ATB_REPLICATOR_CLAIMSET" offset="0x11FA0" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CLAIMCLR" acronym="DEBUGSS_ATB_REPLICATOR_CLAIMCLR" offset="0x11FA4" width="32" description="">
		<bitfield id="ATB_REPLICATOR_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_LAR" acronym="DEBUGSS_ATB_REPLICATOR_LAR" offset="0x11FB0" width="32" description="">
		<bitfield id="ATB_REPLICATOR_LSR" width="32" begin="31" end="0" resetval="0x3" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_LSR" acronym="DEBUGSS_ATB_REPLICATOR_LSR" offset="0x11FB4" width="32" description="">
		<bitfield id="ATB_REPLICATOR_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_AUTHSTATUS" acronym="DEBUGSS_ATB_REPLICATOR_AUTHSTATUS" offset="0x11FB8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_DEVID" width="32" begin="31" end="0" resetval="0x2" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_DEVID" acronym="DEBUGSS_ATB_REPLICATOR_DEVID" offset="0x11FC8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_DEVTYPE" width="32" begin="31" end="0" resetval="0x34" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_DEVTYPE" acronym="DEBUGSS_ATB_REPLICATOR_DEVTYPE" offset="0x11FCC" width="32" description="">
		<bitfield id="ATB_REPLICATOR_PIDR4" width="32" begin="31" end="0" resetval="0x4" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_PIDR4" acronym="DEBUGSS_ATB_REPLICATOR_PIDR4" offset="0x11FD0" width="32" description="">
		<bitfield id="ATB_REPLICATOR_RESERVED1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_RESERVED1" acronym="DEBUGSS_ATB_REPLICATOR_RESERVED1" offset="0x11FD4" width="32" description="">
		<bitfield id="ATB_REPLICATOR_RESERVED2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_RESERVED2" acronym="DEBUGSS_ATB_REPLICATOR_RESERVED2" offset="0x11FD8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_RESERVED3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_RESERVED3" acronym="DEBUGSS_ATB_REPLICATOR_RESERVED3" offset="0x11FDC" width="32" description="">
		<bitfield id="ATB_REPLICATOR_PIDR0" width="32" begin="31" end="0" resetval="0x9" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_PIDR0" acronym="DEBUGSS_ATB_REPLICATOR_PIDR0" offset="0x11FE0" width="32" description="">
		<bitfield id="ATB_REPLICATOR_PIDR1" width="32" begin="31" end="0" resetval="0x185" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_PIDR1" acronym="DEBUGSS_ATB_REPLICATOR_PIDR1" offset="0x11FE4" width="32" description="">
		<bitfield id="ATB_REPLICATOR_PIDR2" width="32" begin="31" end="0" resetval="0x27" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_PIDR2" acronym="DEBUGSS_ATB_REPLICATOR_PIDR2" offset="0x11FE8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_PIDR3" acronym="DEBUGSS_ATB_REPLICATOR_PIDR3" offset="0x11FEC" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CIDR0" width="32" begin="31" end="0" resetval="0x13" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CIDR0" acronym="DEBUGSS_ATB_REPLICATOR_CIDR0" offset="0x11FF0" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CIDR1" width="32" begin="31" end="0" resetval="0x144" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CIDR1" acronym="DEBUGSS_ATB_REPLICATOR_CIDR1" offset="0x11FF4" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CIDR2" width="32" begin="31" end="0" resetval="0x5" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CIDR2" acronym="DEBUGSS_ATB_REPLICATOR_CIDR2" offset="0x11FF8" width="32" description="">
		<bitfield id="ATB_REPLICATOR_CIDR3" width="32" begin="31" end="0" resetval="0x177" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ATB_REPLICATOR_CIDR3" acronym="DEBUGSS_ATB_REPLICATOR_CIDR3" offset="0x11FFC" width="32" description="">
		<bitfield id="ETB_RDP" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDIEIAJ.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDDBEHG.html" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_RDP" acronym="DEBUGSS_ETB_RDP" offset="0x12004" width="32" description="">
		<bitfield id="ETB_STS" width="32" begin="31" end="0" resetval="0x8" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_STS" acronym="DEBUGSS_ETB_STS" offset="0x1200C" width="32" description="">
		<bitfield id="ETB_RRD" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_RRD" acronym="DEBUGSS_ETB_RRD" offset="0x12010" width="32" description="">
		<bitfield id="ETB_RRP" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_RRP" acronym="DEBUGSS_ETB_RRP" offset="0x12014" width="32" description="">
		<bitfield id="ETB_RWP" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_RWP" acronym="DEBUGSS_ETB_RWP" offset="0x12018" width="32" description="">
		<bitfield id="ETB_TRG" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_TRG" acronym="DEBUGSS_ETB_TRG" offset="0x1201C" width="32" description="">
		<bitfield id="ETB_CTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_CTL" acronym="DEBUGSS_ETB_CTL" offset="0x12020" width="32" description="">
		<bitfield id="ETB_RWD" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ETB_RWD" acronym="DEBUGSS_ETB_RWD" offset="0x12024" width="32" description="">
		<bitfield id="ETB_FFSR" width="32" begin="31" end="0" resetval="0x2" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_FFSR" acronym="DEBUGSS_ETB_FFSR" offset="0x12300" width="32" description="">
		<bitfield id="ETB_FFCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_FFCR" acronym="DEBUGSS_ETB_FFCR" offset="0x12304" width="32" description="">
		<bitfield id="ETB_ITMISCOP0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ETB_ITMISCOP0" acronym="DEBUGSS_ETB_ITMISCOP0" offset="0x12EE0" width="32" description="">
		<bitfield id="ETB_ITTRFLINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ETB_ITTRFLINACK" acronym="DEBUGSS_ETB_ITTRFLINACK" offset="0x12EE4" width="32" description="">
		<bitfield id="ETB_ITTRFLIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_ITTRFLIN" acronym="DEBUGSS_ETB_ITTRFLIN" offset="0x12EE8" width="32" description="">
		<bitfield id="ETB_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_ITATBDATA0" acronym="DEBUGSS_ETB_ITATBDATA0" offset="0x12EEC" width="32" description="">
		<bitfield id="ETB_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ETB_ITATBCTR2" acronym="DEBUGSS_ETB_ITATBCTR2" offset="0x12EF0" width="32" description="">
		<bitfield id="ETB_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_ITATBCTR1" acronym="DEBUGSS_ETB_ITATBCTR1" offset="0x12EF4" width="32" description="">
		<bitfield id="ETB_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_ITATBCTR0" acronym="DEBUGSS_ETB_ITATBCTR0" offset="0x12EF8" width="32" description="">
		<bitfield id="ETB_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_ITCTRL" acronym="DEBUGSS_ETB_ITCTRL" offset="0x12F00" width="32" description="">
		<bitfield id="ETB_CLAIMSET" width="32" begin="31" end="0" resetval="0x15" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_CLAIMSET" acronym="DEBUGSS_ETB_CLAIMSET" offset="0x12FA0" width="32" description="">
		<bitfield id="ETB_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_ETB_CLAIMCLR" acronym="DEBUGSS_ETB_CLAIMCLR" offset="0x12FA4" width="32" description="">
		<bitfield id="ETB_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_ETB_LAR" acronym="DEBUGSS_ETB_LAR" offset="0x12FB0" width="32" description="">
		<bitfield id="ETB_LSR" width="32" begin="31" end="0" resetval="0x3" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_LSR" acronym="DEBUGSS_ETB_LSR" offset="0x12FB4" width="32" description="">
		<bitfield id="ETB_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_AUTHSTATUS" acronym="DEBUGSS_ETB_AUTHSTATUS" offset="0x12FB8" width="32" description="">
		<bitfield id="ETB_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_DEVID" acronym="DEBUGSS_ETB_DEVID" offset="0x12FC8" width="32" description="">
		<bitfield id="ETB_DEVTYPE" width="32" begin="31" end="0" resetval="0x33" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_DEVTYPE" acronym="DEBUGSS_ETB_DEVTYPE" offset="0x12FCC" width="32" description="">
		<bitfield id="ETB_PIDR4" width="32" begin="31" end="0" resetval="0x4" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_PIDR4" acronym="DEBUGSS_ETB_PIDR4" offset="0x12FD0" width="32" description="">
		<bitfield id="ETB_RESERVED4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_RESERVED4" acronym="DEBUGSS_ETB_RESERVED4" offset="0x12FD4" width="32" description="">
		<bitfield id="ETB_RESERVED5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_RESERVED5" acronym="DEBUGSS_ETB_RESERVED5" offset="0x12FD8" width="32" description="">
		<bitfield id="ETB_RESERVED6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_RESERVED6" acronym="DEBUGSS_ETB_RESERVED6" offset="0x12FDC" width="32" description="">
		<bitfield id="ETB_PIDR0" width="32" begin="31" end="0" resetval="0x7" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_PIDR0" acronym="DEBUGSS_ETB_PIDR0" offset="0x12FE0" width="32" description="">
		<bitfield id="ETB_PIDR1" width="32" begin="31" end="0" resetval="0x185" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_PIDR1" acronym="DEBUGSS_ETB_PIDR1" offset="0x12FE4" width="32" description="">
		<bitfield id="ETB_PIDR2" width="32" begin="31" end="0" resetval="0x59" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_PIDR2" acronym="DEBUGSS_ETB_PIDR2" offset="0x12FE8" width="32" description="">
		<bitfield id="ETB_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_PIDR3" acronym="DEBUGSS_ETB_PIDR3" offset="0x12FEC" width="32" description="">
		<bitfield id="ETB_CIDR0" width="32" begin="31" end="0" resetval="0x13" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_CIDR0" acronym="DEBUGSS_ETB_CIDR0" offset="0x12FF0" width="32" description="">
		<bitfield id="ETB_CIDR1" width="32" begin="31" end="0" resetval="0x144" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_CIDR1" acronym="DEBUGSS_ETB_CIDR1" offset="0x12FF4" width="32" description="">
		<bitfield id="ETB_CIDR2" width="32" begin="31" end="0" resetval="0x5" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_CIDR2" acronym="DEBUGSS_ETB_CIDR2" offset="0x12FF8" width="32" description="">
		<bitfield id="ETB_CIDR3" width="32" begin="31" end="0" resetval="0x177" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_ETB_CIDR3" acronym="DEBUGSS_ETB_CIDR3" offset="0x12FFC" width="32" description="">
		<bitfield id="STMDMASTARTR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMDMASTARTR" acronym="DEBUGSS_STMDMASTARTR" offset="0x13C04" width="32" description="">
		<bitfield id="STMDMASTOPR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMDMASTOPR" acronym="DEBUGSS_STMDMASTOPR" offset="0x13C08" width="32" description="">
		<bitfield id="STMDMASTATR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMDMASTATR" acronym="DEBUGSS_STMDMASTATR" offset="0x13C0C" width="8" description="">
		<bitfield id="SENS" width="2" begin="3" end="2" resetval="0x0" description="Determines the sensitivity of the DMA request to the current buffer level in the STM:0b00 Buffer is &#60;25% full.0b01 Buffer is &#60;50% full.0b10 Buffer is &#60;75% full.0b11 Buffer is &#60;100% full." range="3 - 2" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMDMACTLR" acronym="DEBUGSS_STMDMACTLR" offset="0x13C10" width="32" description="">
		<bitfield id="STMDMAIDR" width="32" begin="31" end="0" resetval="0x2" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMDMAIDR" acronym="DEBUGSS_STMDMAIDR" offset="0x13CFC" width="32" description="">
		<bitfield id="STMHEER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMHEER" acronym="DEBUGSS_STMHEER" offset="0x13D00" width="32" description="">
		<bitfield id="STMHETER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMHETER" acronym="DEBUGSS_STMHETER" offset="0x13D20" width="32" description="">
		<bitfield id="STMHEBSR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMHEBSR" acronym="DEBUGSS_STMHEBSR" offset="0x13D60" width="32" description="">
		<bitfield id="STMHEMCR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMHEMCR" acronym="DEBUGSS_STMHEMCR" offset="0x13D64" width="8" description="">
		<bitfield id="EXTMUX" width="8" begin="7" end="0" resetval="0x0" description="Specifies the value that the optional external multiplexing logic uses to select the hardware events to connectto the STM.The value of this register is output from the STM on the HEEXTMUX[7:0] signals. The behavior of themultiplexing logic is IMPLEMENTATION DEFINED.This field is reset to zero." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMHEEXTMUXR" acronym="DEBUGSS_STMHEEXTMUXR" offset="0x13D68" width="16" description="">
		<bitfield id="MASTER" width="16" begin="15" end="0" resetval="0x128" description="The STPv2 master number for the hardware event trace:0x80 Hardware events are associated with master ID 0x80." range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMHEMASTR" acronym="DEBUGSS_STMHEMASTR" offset="0x13DF4" width="32" description="">
		<bitfield id="HEEXTMUXSIZE" width="3" begin="30" end="28" resetval="0x3" description="The size of the STMHEEXTMUXR.EXTMUX bit field:0b011 8 bits wide." range="30 - 28" rwaccess="RO"/> 
		<bitfield id="NUMHE" width="9" begin="23" end="15" resetval="0x64" description="The number of hardware events supported by the STM:0b001000000 64 hardware events." range="23 - 15" rwaccess="RO"/> 
		<bitfield id="HECOMP" width="2" begin="5" end="4" resetval="0x3" description="Data compression on hardware event tracing support:0b11 Programmable data compression support. The STM implements theSTMHEMCR.COMPEN bit." range="5 - 4" rwaccess="RO"/> 
		<bitfield id="HEMASTR" width="1" begin="3" end="3" resetval="0x0" description="Specifies the STMHEMASTR support:0b0 The STMHEMASTR is read-only." range="3" rwaccess="RO"/> 
		<bitfield id="HEERR" width="1" begin="2" end="2" resetval="0x1" description="Hardware event error detection support:0b1 Implemented. The STM implements the STMHEMCR.ERRDETECT bit." range="2" rwaccess="RO"/> 
		<bitfield id="HETER" width="1" begin="0" end="0" resetval="0x1" description="Specifies the STMHETER support:0b1 Implemented." range="0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMHEFEAT1R" acronym="DEBUGSS_STMHEFEAT1R" offset="0x13DF8" width="16" description="">
		<bitfield id="VENDSPEC" width="4" begin="11" end="8" resetval="0x0" description="Identifies vendor-specific modifications or mappings:0b0000 Vendor-specific information." range="11 - 8" rwaccess="RO"/> 
		<bitfield id="CLASSREV" width="4" begin="7" end="4" resetval="0x1" description="Identifies the revision of the programmers model:0b0001 Revision." range="7 - 4" rwaccess="RO"/> 
		<bitfield id="CLASS" width="4" begin="3" end="0" resetval="0x1" description="Identifies the programmers model:0b0001 Hardware event control." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMHEIDR" acronym="DEBUGSS_STMHEIDR" offset="0x13DFC" width="32" description="">
		<bitfield id="STMSPER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPER" acronym="DEBUGSS_STMSPER" offset="0x13E00" width="32" description="">
		<bitfield id="STMSPTER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPTER" acronym="DEBUGSS_STMSPTER" offset="0x13E20" width="32" description="">
		<bitfield id="STMSPSCR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPSCR" acronym="DEBUGSS_STMSPSCR" offset="0x13E60" width="32" description="">
		<bitfield id="STMSPMSCR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPMSCR" acronym="DEBUGSS_STMSPMSCR" offset="0x13E64" width="32" description="">
		<bitfield id="STMSPOVERRIDER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPOVERRIDER" acronym="DEBUGSS_STMSPOVERRIDER" offset="0x13E68" width="32" description="">
		<bitfield id="STMSPMOVERRIDER" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPMOVERRIDER" acronym="DEBUGSS_STMSPMOVERRIDER" offset="0x13E6C" width="32" description="">
		<bitfield id="STMSPTRIGCSR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSPTRIGCSR" acronym="DEBUGSS_STMSPTRIGCSR" offset="0x13E70" width="24" description="">
		<bitfield id="BUSY" width="1" begin="23" end="23" resetval="0x0" description="Indicates whether the STM is busy, for example the STM trace FIFO is not empty:0b0 Not busy.0b1 Busy." range="23" rwaccess="RW"/> 
		<bitfield id="TRACEID" width="7" begin="22" end="16" resetval="0x0" description="ATB trace ID. Setting this value to all zeroes or to a value greater than 0x6F might result in UNPREDICTABLEtracing. Reset value of this bit field is UNKNOWN." range="22 - 16" rwaccess="RW"/> 
		<bitfield id="COMPEN" width="1" begin="5" end="5" resetval="0x0" description="Compression enable for stimulus ports:0b0 Disabled, the STM transmits data transfers based on the size of the transaction.0b1 Enabled, the STM compresses data transfers to save bandwidth." range="5" rwaccess="RW"/> 
		<bitfield id="SYNCEN" width="1" begin="2" end="2" resetval="0x0" description="The STM implements the STMSYNCR, so this bit is Read As One.0b1 The STM implements the STMSYNCR." range="2" rwaccess="RW"/> 
		<bitfield id="TSEN" width="1" begin="1" end="1" resetval="0x0" description="Determines whether to ignore timestamp requests:0b0 Disable timestamping. The STM ignores requests for timestamp generation, and treatsstimulus port writes that select timestamping as if timestamping were not selected.0b1 Enable timestamping. If stimulus writes select timestamping, the STM outputs a timestampaccording to STPv2." range="1" rwaccess="RW"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Global STM enable:0b0 Disabled0b1 Enabled." range="0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMTCSR" acronym="DEBUGSS_STMTCSR" offset="0x13E80" width="32" description="">
		<bitfield id="STMTSSTIMR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMTSSTIMR" acronym="DEBUGSS_STMTSSTIMR" offset="0x13E84" width="32" description="">
		<bitfield id="STMTSFREQR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMTSFREQR" acronym="DEBUGSS_STMTSFREQR" offset="0x13E8C" width="32" description="">
		<bitfield id="STMSYNCR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMSYNCR" acronym="DEBUGSS_STMSYNCR" offset="0x13E90" width="8" description="">
		<bitfield id="QHWEVOVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="Low-power interface override when hardware event tracing is enabled:0b0 The STM can accept a quiescence request on the STM low-power interface whenthe STMHEMCR.EN bit is set to 0b1.0b1 If the STMHEMCR.EN bit is set to 0b1, all quiescence requests on the STMlow-power interface are denied.Reset value is 0b0." range="7" rwaccess="RW"/> 
		<bitfield id="PRIORINVDIS" width="1" begin="2" end="2" resetval="0x0" description="Controls arbitration between the AXI interface and the hardware event observation interface duringflush:0b0 Priority inversion. When the AXI flush completes, the hardware event observationinterface gets priority until the hardware event observation interface flushcompletes.0b1 Priority inversion disabled. The AXI always has priority over the hardware eventobservation interface.Reset value is 0b0." range="2" rwaccess="RW"/> 
		<bitfield id="ASYNCPE" width="1" begin="1" end="1" resetval="0x0" description="ASYNC priority:0b0 Always lower than trace.0b1 Escalates on second synchronization request.Reset value is 0b0." range="1" rwaccess="RW"/> 
		<bitfield id="FIFOAF" width="1" begin="0" end="0" resetval="0x0" description="Auto-flush:0b0 Disabled.0b1 Enabled. The STM automatically drains all data even if the ATB interface is notfully utilized.Reset value is 0b0." range="0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMAUXCR" acronym="DEBUGSS_STMAUXCR" offset="0x13E94" width="24" description="">
		<bitfield id="SWOEN" width="2" begin="23" end="22" resetval="0x1" description="Specifies the STMTCSR.SWOEN bit support:0b01 Not implemented." range="23 - 22" rwaccess="RO"/> 
		<bitfield id="SYNCEN" width="2" begin="21" end="20" resetval="0x2" description="Specifies the STMTCSR.SYNCEN bit support:0b10 Implemented but always reads as 0b1." range="21 - 20" rwaccess="RO"/> 
		<bitfield id="HWTEN" width="2" begin="19" end="18" resetval="0x1" description="Specifies the STMTCSR.HWTEN bit support:0b01 Not implemented." range="19 - 18" rwaccess="RO"/> 
		<bitfield id="TSPRESCALE" width="2" begin="17" end="16" resetval="0x1" description="Timestamp prescale support:0b01 Not implemented." range="17 - 16" rwaccess="RO"/> 
		<bitfield id="TRIGCTL" width="2" begin="15" end="14" resetval="0x2" description="Trigger control support:0b10 Multi-shot and single-shot triggers supported, the STM implements the STMTRIGCSR." range="15 - 14" rwaccess="RO"/> 
		<bitfield id="TRACEBUS" width="4" begin="13" end="10" resetval="0x1" description="Trace bus support:0b0001 CoreSight ATB plus ATB trigger support implemented, the STM implements theSTMTCSR.TRACEID and STMTRIGCSR.ATBTRIGEN bit fields." range="13 - 10" rwaccess="RO"/> 
		<bitfield id="SYNC" width="2" begin="9" end="8" resetval="0x3" description="Specifies the STMSYNCR support:0b11 Implemented with MODE control." range="9 - 8" rwaccess="RO"/> 
		<bitfield id="FORCETS" width="1" begin="7" end="7" resetval="0x1" description="Specifies the STMTSSTIMR support:0b1 The STM implements the STMTSSTIMR.FORCETS bit." range="7" rwaccess="RO"/> 
		<bitfield id="TSFREQ" width="1" begin="6" end="6" resetval="0x1" description="Timestamp frequency indication configuration:0b1 The STMTSFREQR is read-write." range="6" rwaccess="RO"/> 
		<bitfield id="TS" width="2" begin="5" end="4" resetval="0x1" description="Timestamp support:0b01 Absolute timestamps implemented." range="5 - 4" rwaccess="RO"/> 
		<bitfield id="PROT" width="4" begin="3" end="0" resetval="0x1" description="Protocol:0b0001 STPv2 protocol." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMFEAT1R" acronym="DEBUGSS_STMFEAT1R" offset="0x13EA0" width="24" description="">
		<bitfield id="SPTYPE" width="2" begin="17" end="16" resetval="0x1" description="Stimulus port type support:0b01 Only extended stimulus ports." range="17 - 16" rwaccess="RO"/> 
		<bitfield id="DSIZE" width="4" begin="15" end="12" resetval="0x1" description="Fundamental data size:0b0001 64-bit data." range="15 - 12" rwaccess="RO"/> 
		<bitfield id="SPTRTYPE" width="2" begin="10" end="9" resetval="0x2" description="Stimulus port transaction type support:0b10 Both invariant timing and guaranteed transactions." range="10 - 9" rwaccess="RO"/> 
		<bitfield id="PRIVMASK" width="2" begin="8" end="7" resetval="0x1" description="Specifies the STMPRIVMASKR support:0b01 Not implemented." range="8 - 7" rwaccess="RO"/> 
		<bitfield id="SPOVERRIDE" width="1" begin="6" end="6" resetval="0x1" description="Specifies the STMSPOVERRIDER support:0b1 STMSPOVERRIDER and STMSPMOVERRIDER implemented." range="6" rwaccess="RO"/> 
		<bitfield id="SPCOMP" width="2" begin="5" end="4" resetval="0x3" description="Data compression on stimulus ports support:0b11 Data compression support is programmable, the STM implements theSTMTCSR.COMPEN bit." range="5 - 4" rwaccess="RO"/> 
		<bitfield id="SPER" width="1" begin="2" end="2" resetval="0x0" description="Specifies the STMSPER presence:0b0 Implemented." range="2" rwaccess="RO"/> 
		<bitfield id="SPTER" width="2" begin="1" end="0" resetval="0x2" description="Specifies the STMSPTER support:0b10 Implemented." range="1 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMFEAT2R" acronym="DEBUGSS_STMFEAT2R" offset="0x13EA4" width="8" description="">
		<bitfield id="NUMMAST" width="7" begin="6" end="0" resetval="0x127" description="The number of stimulus port masters implemented minus 1:0b1111111 128 ports." range="6 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMFEAT3R" acronym="DEBUGSS_STMFEAT3R" offset="0x13EA8" width="8" description="">
		<bitfield id="ASYNCOUT_W" width="1" begin="3" end="3" resetval="0x0" description="Sets the value of the ASYNCOUT output signal in integration mode:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="3" rwaccess="WO"/> 
		<bitfield id="TRIGOUTHETE_W" width="1" begin="2" end="2" resetval="0x0" description="Sets the value of the TRIGOUTHETE output signal in integration mode:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="2" rwaccess="WO"/> 
		<bitfield id="TRIGOUTSW_W" width="1" begin="1" end="1" resetval="0x0" description="Sets the value of the TRIGOUTSW output signal in integration mode:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="1" rwaccess="WO"/> 
		<bitfield id="TRIGOUTSPTE_W" width="1" begin="0" end="0" resetval="0x0" description="Sets the value of the TRIGOUTSPTE output signal in integration mode:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMITTRIGGER" acronym="DEBUGSS_STMITTRIGGER" offset="0x13EE8" width="8" description="">
		<bitfield id="ATDATAM63_W" width="1" begin="8" end="8" resetval="0x0" description="Sets the value of the ATDATAM[63] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="8" rwaccess="WO"/> 
		<bitfield id="ATDATAM55_W" width="1" begin="7" end="7" resetval="0x0" description="Sets the value of the ATDATAM[55] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="7" rwaccess="WO"/> 
		<bitfield id="ATDATAM47_W" width="1" begin="6" end="6" resetval="0x0" description="Sets the value of the ATDATAM[47] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="6" rwaccess="WO"/> 
		<bitfield id="ATDATAM39_W" width="1" begin="5" end="5" resetval="0x0" description="Sets the value of the ATDATAM[39] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="5" rwaccess="WO"/> 
		<bitfield id="ATDATAM31_W" width="1" begin="4" end="4" resetval="0x0" description="Sets the value of the ATDATAM[31] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="4" rwaccess="WO"/> 
		<bitfield id="ATDATAM23_W" width="1" begin="3" end="3" resetval="0x0" description="Sets the value of the ATDATAM[23] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="3" rwaccess="WO"/> 
		<bitfield id="ATDATAM15_W" width="1" begin="2" end="2" resetval="0x0" description="Sets the value of the ATDATAM[15] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="2" rwaccess="WO"/> 
		<bitfield id="ATDATAM7_W" width="1" begin="1" end="1" resetval="0x0" description="Sets the value of the ATDATAM[7] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="1" rwaccess="WO"/> 
		<bitfield id="ATDATAM0_W" width="1" begin="0" end="0" resetval="0x0" description="Sets the value of the ATDATAM[0] output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMITATBDATA0" acronym="DEBUGSS_STMITATBDATA0" offset="0x13EEC" width="8" description="">
		<bitfield id="AFVALIDM_R" width="1" begin="1" end="1" resetval="0x0" description="Reads the value of the AFVALIDM input signal:0b1 The signal is at logic 0b1.0b0 The signal is at logic 0b0." range="1" rwaccess="RO"/> 
		<bitfield id="ATREADYM_R" width="1" begin="0" end="0" resetval="0x0" description="Reads the value of the ATREADYM input signal:0b1 The signal is at logic 0b1.0b0 The signal is at logic 0b0." range="0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMITATBCTR2" acronym="DEBUGSS_STMITATBCTR2" offset="0x13EF0" width="8" description="">
		<bitfield id="ATIDM_W" width="7" begin="6" end="0" resetval="0x0" description="Sets the value of the ATIDM output signal." range="6 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMITATBID" acronym="DEBUGSS_STMITATBID" offset="0x13EF4" width="16" description="">
		<bitfield id="ATBYTESM_W" width="3" begin="10" end="8" resetval="0x0" description="Sets the value of the ATBYTESM output signal:0b111 Drive logic 0b111.0b110 Drive logic 0b110.0b101 Drive logic 0b101.0b100 Drive logic 0b100.0b011 Drive logic 0b011.0b010 Drive logic 0b010.0b001 Drive logic 0b001.0b000 Drive logic 0b000." range="10 - 8" rwaccess="WO"/> 
		<bitfield id="AFREADYM_W" width="1" begin="1" end="1" resetval="0x0" description="Sets the value of the AFREADYM output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="1" rwaccess="WO"/> 
		<bitfield id="ATVALIDM_W" width="1" begin="0" end="0" resetval="0x0" description="Sets the value of the ATVALIDM output signal:0b1 Drive logic 0b1.0b0 Drive logic 0b0." range="0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMITATBCTR0" acronym="DEBUGSS_STMITATBCTR0" offset="0x13EF8" width="0" description="">
		<bitfield id="IME" width="1" begin="0" end="0" resetval="0x0" description="Enables the component to switch between functional and integration mode.0b1 Enable integration mode.0b0 Disable integration mode." range="0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMITCTRL" acronym="DEBUGSS_STMITCTRL" offset="0x13F00" width="32" description="">
		<bitfield id="STMCLAIMSET" width="32" begin="31" end="0" resetval="0x15" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMCLAIMSET" acronym="DEBUGSS_STMCLAIMSET" offset="0x13FA0" width="32" description="">
		<bitfield id="STMCLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="ARM? System Trace Macrocell Programmers? ModelArchitecture Specification" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STMCLAIMCLR" acronym="DEBUGSS_STMCLAIMCLR" offset="0x13FA4" width="32" description="">
		<bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Ignores writes when the PADDRDBG31 signal is HIGH.When the PADDRDBG31 signal is LOW, a write of 0xC5ACCE55 unlocks the lock control mechanism, enablingfurther writes with the PADDRDBG31 signal LOW.Other values lock the lock control mechanism, preventing further writes with the PADDRDBG31 signal LOW,except to the STMLAR." range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMLAR" acronym="DEBUGSS_STMLAR" offset="0x13FB0" width="8" description="">
		<bitfield id="NTT" width="1" begin="2" end="2" resetval="0x0" description="Indicates whether the component implements the STMLAR as 8 bit or 32 bit.0b0 32 bit." range="2" rwaccess="WO"/> 
		<bitfield id="SLK" width="1" begin="1" end="1" resetval="0x0" description="Returns the current status of the lock.0b0 Enables write access to the STM. For read accesses to the STMLSR when the PADDRDBG31signal is HIGH, this bit is always 0b0.0b1 Blocks write access to the STM. The STM ignores all write accesses to the registers when thePADDRDBG31 signal is LOW. Reads are permitted" range="1" rwaccess="WO"/> 
		<bitfield id="SLI" width="1" begin="0" end="0" resetval="0x0" description="Indicates that a lock control mechanism exists for the device.0b0 No lock control mechanism exists. The STM ignores writes to the STMLAR. For read accessesto the STMLSR when the PADDRDBG31 signal is HIGH, this bit is always 0b0.0b1 Lock control mechanism is present. For read accesses to the STMLSR when the PADDRDBG31signal is LOW, this bit is always 0b1." range="0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STMLSR" acronym="DEBUGSS_STMLSR" offset="0x13FB4" width="8" description="">
		<bitfield id="SNID" width="2" begin="7" end="6" resetval="0x2" description="Indicates the security level for Secure non-invasive debug:0b10 Disabled.0b11 Enabled." range="7 - 6" rwaccess="RO"/> 
		<bitfield id="SID" width="2" begin="5" end="4" resetval="0x2" description="Indicates the security level for Secure invasive debug:0b10 Disabled.0b11 Enabled." range="5 - 4" rwaccess="RO"/> 
		<bitfield id="NSNID" width="2" begin="3" end="2" resetval="0x2" description="Indicates the security level for Non-secure non-invasive debug:0b10 Disabled.0b11 Enabled." range="3 - 2" rwaccess="RO"/> 
		<bitfield id="NSID" width="2" begin="1" end="0" resetval="0x2" description="Indicates the security level for Non-secure invasive debug:0b10 Disabled.0b11 Enabled." range="1 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMAUTHSTATUS" acronym="DEBUGSS_STMAUTHSTATUS" offset="0x13FB8" width="32" description="">
		<bitfield id="ARCHITECT" width="11" begin="31" end="21" resetval="0x571" description="Defines the architect of the component:Bits[31:28] Indicates the JEP106 continuation code.Bits[27:21] Indicates the JEP106 identification code.See the Standard Manufacturer?s Identification Code for information about JEP106. For the STM-500,ARM is the architect, and this 11-bit field returns 0x23B." range="31 - 21" rwaccess="RO"/> 
		<bitfield id="PRESENT" width="1" begin="20" end="20" resetval="0x1" description="Indicates the presence of the STMDEVARCH register:0b1 The STMDEVARCH register is present." range="20" rwaccess="RO"/> 
		<bitfield id="REVISION" width="4" begin="19" end="16" resetval="0x1" description="Architecture revision. Returns the revision of the architecture that the ARCHID field specifies. For theSTM, this value is 0x1, indicating the STMv1.1 architecture." range="19 - 16" rwaccess="RO"/> 
		<bitfield id="ARCHID" width="16" begin="15" end="0" resetval="0x2659" description="Architecture ID. Returns a value that identifies the architecture of the component. For the STM, this valueis 0x0A63, indicating the STMv1.1 architecture." range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMDEVARCH" acronym="DEBUGSS_STMDEVARCH" offset="0x13FBC" width="16" description="">
		<bitfield id="NUMSP" width="17" begin="16" end="0" resetval="0x65536" description="Indicates the number of stimulus ports implemented.0x10000    65536" range="16 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMDEVID" acronym="DEBUGSS_STMDEVID" offset="0x13FC8" width="8" description="">
		<bitfield id="SUB" width="4" begin="7" end="4" resetval="0x6" description="Sub-classification within the major category:0b0110 The component generates trace based on software and hardware stimulus" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="MAJOR" width="4" begin="3" end="0" resetval="0x3" description="Major classification grouping for the debug or trace component:0b0011 The component is a trace source." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMDEVTYPE" acronym="DEBUGSS_STMDEVTYPE" offset="0x13FCC" width="8" description="">
		<bitfield id="SIZE" width="4" begin="7" end="4" resetval="0x0" description="This 4-bit value indicates the total contiguous size of the memory window used by the component in powers oftwo from the standard 4KB. If a component only requires the standard 4KB, this bit field must read as 0x0, 4KBonly. For 8KB set to 0x1, for 16KB set to 0x2, for 32KB set to 0x3, and so on.0x0 The device only occupies 4KB of memory." range="7 - 4" rwaccess="RO"/> 
		<bitfield id="DES_2" width="4" begin="3" end="0" resetval="0x4" description="JEDEC continuation code indicating the designer of the component, together with the identity code.0x4 ARM JEDEC identity code is on the fifth bank." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMPIDR4" acronym="DEBUGSS_STMPIDR4" offset="0x13FD0" width="8" description="">
		<bitfield id="PART_0" width="8" begin="7" end="0" resetval="0x99" description="Bits [7:0] of the component part number, specified by the designer of the component.0b01100011 Lowest eight bits of the part number, 0x963." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMPIDR0" acronym="DEBUGSS_STMPIDR0" offset="0x13FE0" width="8" description="">
		<bitfield id="DES_0" width="4" begin="7" end="4" resetval="0x11" description="Bits [3:0] of the JEDEC identity code indicating the designer of the component, together with the continuationcode.0b1011 Lowest four bits of the JEP106 identity code." range="7 - 4" rwaccess="RO"/> 
		<bitfield id="PART_1" width="4" begin="3" end="0" resetval="0x9" description="Bits [11:8] of the component part number, specified by the designer of the component.0b1001 Upper four bits of the part number, 0x963." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMPIDR1" acronym="DEBUGSS_STMPIDR1" offset="0x13FE4" width="8" description="">
		<bitfield id="REVISION" width="4" begin="7" end="4" resetval="0x0" description="An incremental value starting at 0x0 for the first design of this component. The value increases by one for bothmajor and minor revisions and is used as a look-up to establish the exact major and minor revision.0b0000 The device is at r0p0" range="7 - 4" rwaccess="RO"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x1" description="Indicates the use of a JEDEC assigned value. This bit is always set.0b1 The designer ID is specified by JEDEC (http://www.jedec.org)." range="3" rwaccess="RO"/> 
		<bitfield id="DES_1" width="3" begin="2" end="0" resetval="0x3" description="Bits [6:4] of the JEDEC identity code indicating the designer of the component, together with the continuationcode.0b011 Upper three bits of the JEP106 identity code" range="2 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMPIDR2" acronym="DEBUGSS_STMPIDR2" offset="0x13FE8" width="8" description="">
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description="Indicates minor errata fixes specific to the design, for example metal fixes after implementation. In most casesthis field is zero. ARM recommends that the component designers ensure that the bit field can be changed by ametal fix if required, for example by driving the bit field from registers that reset to zero.0x0 No metal fixes in the component." range="7 - 4" rwaccess="RO"/> 
		<bitfield id="CMOD" width="4" begin="3" end="0" resetval="0x0" description="Where the component is reusable IP, this value indicates whether the customer has modified the behavior of thecomponent. In most cases this field is zero.0x0 No modifications made." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMPIDR3" acronym="DEBUGSS_STMPIDR3" offset="0x13FEC" width="8" description="">
		<bitfield id="PRMBL_0" width="8" begin="7" end="0" resetval="0x13" description="Contains bits [31:21] of the component identification.0x0D Identification value." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMCIDR0" acronym="DEBUGSS_STMCIDR0" offset="0x13FF0" width="8" description="">
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x9" description="Class of the component, for example, the ROM table or CoreSight component.0x9 Indicates the component is a CoreSight component." range="7 - 4" rwaccess="RO"/> 
		<bitfield id="PRMBL_1" width="4" begin="3" end="0" resetval="0x0" description="Contains bits [19:16] of the component identification.0x0 Identification value." range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMCIDR1" acronym="DEBUGSS_STMCIDR1" offset="0x13FF4" width="8" description="">
		<bitfield id="PRMBL_2" width="8" begin="7" end="0" resetval="0x5" description="Contains bits [15:8] of the component identification.0x05 Identification value." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMCIDR2" acronym="DEBUGSS_STMCIDR2" offset="0x13FF8" width="8" description="">
		<bitfield id="PRMBL_3" width="8" begin="7" end="0" resetval="0x177" description="Contains bits [7:0] of the component identification.0xB1 Identification value." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STMCIDR3" acronym="DEBUGSS_STMCIDR3" offset="0x13FFC" width="32" description="">
		<bitfield id="STM_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_CONTROL" acronym="DEBUGSS_STM_CTI_CONTROL" offset="0x14000" width="32" description="">
		<bitfield id="STM_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INTACK" acronym="DEBUGSS_STM_CTI_INTACK" offset="0x14010" width="32" description="">
		<bitfield id="STM_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_APPSET" acronym="DEBUGSS_STM_CTI_APPSET" offset="0x14014" width="32" description="">
		<bitfield id="STM_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_APPCLEAR" acronym="DEBUGSS_STM_CTI_APPCLEAR" offset="0x14018" width="32" description="">
		<bitfield id="STM_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_APPPULSE" acronym="DEBUGSS_STM_CTI_APPPULSE" offset="0x1401C" width="32" description="">
		<bitfield id="STM_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN0" acronym="DEBUGSS_STM_CTI_INEN0" offset="0x14020" width="32" description="">
		<bitfield id="STM_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN1" acronym="DEBUGSS_STM_CTI_INEN1" offset="0x14024" width="32" description="">
		<bitfield id="STM_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN2" acronym="DEBUGSS_STM_CTI_INEN2" offset="0x14028" width="32" description="">
		<bitfield id="STM_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN3" acronym="DEBUGSS_STM_CTI_INEN3" offset="0x1402C" width="32" description="">
		<bitfield id="STM_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN4" acronym="DEBUGSS_STM_CTI_INEN4" offset="0x14030" width="32" description="">
		<bitfield id="STM_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN5" acronym="DEBUGSS_STM_CTI_INEN5" offset="0x14034" width="32" description="">
		<bitfield id="STM_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN6" acronym="DEBUGSS_STM_CTI_INEN6" offset="0x14038" width="32" description="">
		<bitfield id="STM_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_INEN7" acronym="DEBUGSS_STM_CTI_INEN7" offset="0x1403C" width="32" description="">
		<bitfield id="STM_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN0" acronym="DEBUGSS_STM_CTI_OUTEN0" offset="0x140A0" width="32" description="">
		<bitfield id="STM_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN1" acronym="DEBUGSS_STM_CTI_OUTEN1" offset="0x140A4" width="32" description="">
		<bitfield id="STM_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN2" acronym="DEBUGSS_STM_CTI_OUTEN2" offset="0x140A8" width="32" description="">
		<bitfield id="STM_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN3" acronym="DEBUGSS_STM_CTI_OUTEN3" offset="0x140AC" width="32" description="">
		<bitfield id="STM_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN4" acronym="DEBUGSS_STM_CTI_OUTEN4" offset="0x140B0" width="32" description="">
		<bitfield id="STM_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN5" acronym="DEBUGSS_STM_CTI_OUTEN5" offset="0x140B4" width="32" description="">
		<bitfield id="STM_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN6" acronym="DEBUGSS_STM_CTI_OUTEN6" offset="0x140B8" width="32" description="">
		<bitfield id="STM_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_OUTEN7" acronym="DEBUGSS_STM_CTI_OUTEN7" offset="0x140BC" width="32" description="">
		<bitfield id="STM_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_TRIGINSTATUS" acronym="DEBUGSS_STM_CTI_TRIGINSTATUS" offset="0x14130" width="32" description="">
		<bitfield id="STM_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_STM_CTI_TRIGOUTSTATUS" offset="0x14134" width="32" description="">
		<bitfield id="STM_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_CHINSTATUS" acronym="DEBUGSS_STM_CTI_CHINSTATUS" offset="0x14138" width="32" description="">
		<bitfield id="STM_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_CHOUTSTATUS" acronym="DEBUGSS_STM_CTI_CHOUTSTATUS" offset="0x1413C" width="32" description="">
		<bitfield id="STM_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_GATE" acronym="DEBUGSS_STM_CTI_GATE" offset="0x14140" width="32" description="">
		<bitfield id="STM_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ASICCTL" acronym="DEBUGSS_STM_CTI_ASICCTL" offset="0x14144" width="32" description="">
		<bitfield id="STM_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITCHINACK" acronym="DEBUGSS_STM_CTI_ITCHINACK" offset="0x14EDC" width="32" description="">
		<bitfield id="STM_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITTRIGINACK" acronym="DEBUGSS_STM_CTI_ITTRIGINACK" offset="0x14EE0" width="32" description="">
		<bitfield id="STM_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITCHOUT" acronym="DEBUGSS_STM_CTI_ITCHOUT" offset="0x14EE4" width="32" description="">
		<bitfield id="STM_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITTRIGOUT" acronym="DEBUGSS_STM_CTI_ITTRIGOUT" offset="0x14EE8" width="32" description="">
		<bitfield id="STM_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITCHOUTACK" acronym="DEBUGSS_STM_CTI_ITCHOUTACK" offset="0x14EEC" width="32" description="">
		<bitfield id="STM_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITTRIGOUTACK" acronym="DEBUGSS_STM_CTI_ITTRIGOUTACK" offset="0x14EF0" width="32" description="">
		<bitfield id="STM_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITCHIN" acronym="DEBUGSS_STM_CTI_ITCHIN" offset="0x14EF4" width="32" description="">
		<bitfield id="STM_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITTRIGIN" acronym="DEBUGSS_STM_CTI_ITTRIGIN" offset="0x14EF8" width="32" description="">
		<bitfield id="STM_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_ITCTRL" acronym="DEBUGSS_STM_CTI_ITCTRL" offset="0x14F00" width="32" description="">
		<bitfield id="STM_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_STM_CTI_CLAIM_TAG_SET" offset="0x14FA0" width="32" description="">
		<bitfield id="STM_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_STM_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_STM_CTI_CLAIM_TAG_CLEAR" offset="0x14FA4" width="32" description="">
		<bitfield id="STM_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_STM_CTI_LOCK_ACCESS_REGISTER" offset="0x14FB0" width="32" description="">
		<bitfield id="STM_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_STM_CTI_LOCK_STATUS_REGISTER" offset="0x14FB4" width="32" description="">
		<bitfield id="STM_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_STM_CTI_AUTHENTICATION_STATUS" offset="0x14FB8" width="32" description="">
		<bitfield id="STM_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_DEVICE_ID" acronym="DEBUGSS_STM_CTI_DEVICE_ID" offset="0x14FC8" width="32" description="">
		<bitfield id="STM_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_STM_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x14FCC" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID4" acronym="DEBUGSS_STM_CTI_PERIPHERALID4" offset="0x14FD0" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID5" acronym="DEBUGSS_STM_CTI_PERIPHERALID5" offset="0x14FD4" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID6" acronym="DEBUGSS_STM_CTI_PERIPHERALID6" offset="0x14FD8" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID7" acronym="DEBUGSS_STM_CTI_PERIPHERALID7" offset="0x14FDC" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID0" acronym="DEBUGSS_STM_CTI_PERIPHERALID0" offset="0x14FE0" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID1" acronym="DEBUGSS_STM_CTI_PERIPHERALID1" offset="0x14FE4" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID2" acronym="DEBUGSS_STM_CTI_PERIPHERALID2" offset="0x14FE8" width="32" description="">
		<bitfield id="STM_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_PERIPHERALID3" acronym="DEBUGSS_STM_CTI_PERIPHERALID3" offset="0x14FEC" width="32" description="">
		<bitfield id="STM_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_COMPONENT_ID0" acronym="DEBUGSS_STM_CTI_COMPONENT_ID0" offset="0x14FF0" width="32" description="">
		<bitfield id="STM_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_COMPONENT_ID1" acronym="DEBUGSS_STM_CTI_COMPONENT_ID1" offset="0x14FF4" width="32" description="">
		<bitfield id="STM_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_COMPONENT_ID2" acronym="DEBUGSS_STM_CTI_COMPONENT_ID2" offset="0x14FF8" width="32" description="">
		<bitfield id="STM_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_STM_CTI_COMPONENT_ID3" acronym="DEBUGSS_STM_CTI_COMPONENT_ID3" offset="0x14FFC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_CONTROL" acronym="DEBUGSS_HSM_CM4_CTI_CONTROL" offset="0x15000" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INTACK" acronym="DEBUGSS_HSM_CM4_CTI_INTACK" offset="0x15010" width="32" description="">
		<bitfield id="HSM_CM4_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_APPSET" acronym="DEBUGSS_HSM_CM4_CTI_APPSET" offset="0x15014" width="32" description="">
		<bitfield id="HSM_CM4_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_APPCLEAR" acronym="DEBUGSS_HSM_CM4_CTI_APPCLEAR" offset="0x15018" width="32" description="">
		<bitfield id="HSM_CM4_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_APPPULSE" acronym="DEBUGSS_HSM_CM4_CTI_APPPULSE" offset="0x1501C" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN0" acronym="DEBUGSS_HSM_CM4_CTI_INEN0" offset="0x15020" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN1" acronym="DEBUGSS_HSM_CM4_CTI_INEN1" offset="0x15024" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN2" acronym="DEBUGSS_HSM_CM4_CTI_INEN2" offset="0x15028" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN3" acronym="DEBUGSS_HSM_CM4_CTI_INEN3" offset="0x1502C" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN4" acronym="DEBUGSS_HSM_CM4_CTI_INEN4" offset="0x15030" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN5" acronym="DEBUGSS_HSM_CM4_CTI_INEN5" offset="0x15034" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN6" acronym="DEBUGSS_HSM_CM4_CTI_INEN6" offset="0x15038" width="32" description="">
		<bitfield id="HSM_CM4_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_INEN7" acronym="DEBUGSS_HSM_CM4_CTI_INEN7" offset="0x1503C" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN0" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN0" offset="0x150A0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN1" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN1" offset="0x150A4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN2" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN2" offset="0x150A8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN3" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN3" offset="0x150AC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN4" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN4" offset="0x150B0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN5" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN5" offset="0x150B4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN6" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN6" offset="0x150B8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_OUTEN7" acronym="DEBUGSS_HSM_CM4_CTI_OUTEN7" offset="0x150BC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_TRIGINSTATUS" acronym="DEBUGSS_HSM_CM4_CTI_TRIGINSTATUS" offset="0x15130" width="32" description="">
		<bitfield id="HSM_CM4_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_HSM_CM4_CTI_TRIGOUTSTATUS" offset="0x15134" width="32" description="">
		<bitfield id="HSM_CM4_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_CHINSTATUS" acronym="DEBUGSS_HSM_CM4_CTI_CHINSTATUS" offset="0x15138" width="32" description="">
		<bitfield id="HSM_CM4_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_CHOUTSTATUS" acronym="DEBUGSS_HSM_CM4_CTI_CHOUTSTATUS" offset="0x1513C" width="32" description="">
		<bitfield id="HSM_CM4_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_GATE" acronym="DEBUGSS_HSM_CM4_CTI_GATE" offset="0x15140" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ASICCTL" acronym="DEBUGSS_HSM_CM4_CTI_ASICCTL" offset="0x15144" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITCHINACK" acronym="DEBUGSS_HSM_CM4_CTI_ITCHINACK" offset="0x15EDC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITTRIGINACK" acronym="DEBUGSS_HSM_CM4_CTI_ITTRIGINACK" offset="0x15EE0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITCHOUT" acronym="DEBUGSS_HSM_CM4_CTI_ITCHOUT" offset="0x15EE4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITTRIGOUT" acronym="DEBUGSS_HSM_CM4_CTI_ITTRIGOUT" offset="0x15EE8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITCHOUTACK" acronym="DEBUGSS_HSM_CM4_CTI_ITCHOUTACK" offset="0x15EEC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITTRIGOUTACK" acronym="DEBUGSS_HSM_CM4_CTI_ITTRIGOUTACK" offset="0x15EF0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITCHIN" acronym="DEBUGSS_HSM_CM4_CTI_ITCHIN" offset="0x15EF4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITTRIGIN" acronym="DEBUGSS_HSM_CM4_CTI_ITTRIGIN" offset="0x15EF8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_ITCTRL" acronym="DEBUGSS_HSM_CM4_CTI_ITCTRL" offset="0x15F00" width="32" description="">
		<bitfield id="HSM_CM4_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_HSM_CM4_CTI_CLAIM_TAG_SET" offset="0x15FA0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_HSM_CM4_CTI_CLAIM_TAG_CLEAR" offset="0x15FA4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_HSM_CM4_CTI_LOCK_ACCESS_REGISTER" offset="0x15FB0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_HSM_CM4_CTI_LOCK_STATUS_REGISTER" offset="0x15FB4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_HSM_CM4_CTI_AUTHENTICATION_STATUS" offset="0x15FB8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_DEVICE_ID" acronym="DEBUGSS_HSM_CM4_CTI_DEVICE_ID" offset="0x15FC8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_HSM_CM4_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x15FCC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID4" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID4" offset="0x15FD0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID5" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID5" offset="0x15FD4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID6" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID6" offset="0x15FD8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID7" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID7" offset="0x15FDC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID0" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID0" offset="0x15FE0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID1" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID1" offset="0x15FE4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID2" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID2" offset="0x15FE8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_PERIPHERALID3" acronym="DEBUGSS_HSM_CM4_CTI_PERIPHERALID3" offset="0x15FEC" width="32" description="">
		<bitfield id="HSM_CM4_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID0" acronym="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID0" offset="0x15FF0" width="32" description="">
		<bitfield id="HSM_CM4_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID1" acronym="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID1" offset="0x15FF4" width="32" description="">
		<bitfield id="HSM_CM4_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID2" acronym="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID2" offset="0x15FF8" width="32" description="">
		<bitfield id="HSM_CM4_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID3" acronym="DEBUGSS_HSM_CM4_CTI_COMPONENT_ID3" offset="0x15FFC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDIDR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.htmlDebug Identification Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_ROM" acronym="DEBUGSS_MSS_R5SS0_ROM" offset="0x20000" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWFAR" width="32" begin="31" end="0" resetval="0x0" description="Watchpoint Fault Address Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDIDR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDIDR" offset="0x30000" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGVCR" width="32" begin="31" end="0" resetval="0x0" description="Vector Catch Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWFAR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWFAR" offset="0x30018" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGECR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGVCR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGVCR" offset="0x3001C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDSCCR" width="32" begin="31" end="0" resetval="0x0" description="Debug State Cache Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGECR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGECR" offset="0x30024" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDTRRX" width="32" begin="31" end="0" resetval="0x0" description="Host to Target Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDSCCR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDSCCR" offset="0x30028" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGITR" width="32" begin="31" end="0" resetval="0x0" description="Instruction Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDTRRX" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDTRRX" offset="0x30080" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDSCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Status and Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGITR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGITR" offset="0x30084" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDTRTX" width="32" begin="31" end="0" resetval="0x0" description="Target to Host Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDSCR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDSCR" offset="0x30088" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDRCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Run Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDTRTX" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDTRTX" offset="0x3008C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGDRCR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGDRCR" offset="0x30090" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR0" offset="0x30100" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR1" offset="0x30104" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR2" offset="0x30108" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR3" offset="0x3010C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR4" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR4" offset="0x30110" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR5" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR5" offset="0x30114" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR6" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR6" offset="0x30118" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR7" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBVR7" offset="0x3011C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR0" offset="0x30140" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR1" offset="0x30144" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR2" offset="0x30148" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR3" offset="0x3014C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR4" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR4" offset="0x30150" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR5" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR5" offset="0x30154" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR6" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR6" offset="0x30158" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR7" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGBCR7" offset="0x3015C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR0" offset="0x30180" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR1" offset="0x30184" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR2" offset="0x30188" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR3" offset="0x3018C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR4" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR4" offset="0x30190" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR5" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR5" offset="0x30194" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR6" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR6" offset="0x30198" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR7" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWVR7" offset="0x3019C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR0" offset="0x301C0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR1" offset="0x301C4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR2" offset="0x301C8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR3" offset="0x301CC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR4" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR4" offset="0x301D0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR5" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR5" offset="0x301D4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR6" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR6" offset="0x301D8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSLAR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR7" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGWCR7" offset="0x301DC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSLSR" width="32" begin="31" end="0" resetval="0x0" description="Operating System Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGOSLAR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGOSLAR" offset="0x30300" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSSRR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGOSLSR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGOSLSR" offset="0x30304" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGPRCR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Control Regsiter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGOSSRR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGOSSRR" offset="0x30308" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGPRSR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGPRCR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGPRCR" offset="0x30310" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MIDR" width="32" begin="31" end="0" resetval="0x0" description="Main ID Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_DBGPRSR" acronym="DEBUGSS_MSS_R5SS0_A_APB_DBGPRSR" offset="0x30314" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_CTR" width="32" begin="31" end="0" resetval="0x0" description="Cache Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MIDR" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MIDR" offset="0x30D00" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_TCMTR" width="32" begin="31" end="0" resetval="0x0" description="TCM Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_CTR" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_CTR" offset="0x30D04" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MPUIR" width="32" begin="31" end="0" resetval="0x0" description="MPU Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_TCMTR" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_TCMTR" offset="0x30D08" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MPIDR" width="32" begin="31" end="0" resetval="0x0" description="Multiprocessor Affinity Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MPUIR" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MPUIR" offset="0x30D10" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_PFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MPIDR" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MPIDR" offset="0x30D14" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_PFR1" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_PFR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_PFR0" offset="0x30D20" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_DFR0" width="32" begin="31" end="0" resetval="0x0" description="Debug Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_PFR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_PFR1" offset="0x30D24" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_AFR0" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_DFR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_DFR0" offset="0x30D28" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_AFR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_AFR0" offset="0x30D2C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR1" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR0" offset="0x30D30" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR2" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR1" offset="0x30D34" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR3" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR2" offset="0x30D38" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR0" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_MMFR3" offset="0x30D3C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR1" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR0" offset="0x30D40" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR2" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR1" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR1" offset="0x30D44" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR3" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR2" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR2" offset="0x30D48" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR4" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR3" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR3" offset="0x30D4C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR5" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR4" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR4" offset="0x30D50" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Integration Mode Control Registers" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR5" acronym="DEBUGSS_MSS_R5SS0_A_APB_PROCID_ISAR5" offset="0x30D54" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Set Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_ITCTRL" offset="0x30F00" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Clear Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_CLAIMSET" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_CLAIMSET" offset="0x30FA0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_LOCKACCESS" width="32" begin="31" end="0" resetval="0x0" description="Lock Access Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_CLAIMCLR" offset="0x30FA4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_LOCKSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_LOCKACCESS" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_LOCKACCESS" offset="0x30FB0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Authentication Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_LOCKSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_LOCKSTATUS" offset="0x30FB4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Device Identifier" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_AUTHSTATUS" offset="0x30FB8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Device Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_DEVID" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_DEVID" offset="0x30FC8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_MR_DEVTYPE" acronym="DEBUGSS_MSS_R5SS0_A_APB_MR_DEVTYPE" offset="0x30FCC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID4" acronym="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID4" offset="0x30FD0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID0" acronym="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID0" offset="0x30FE0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID1" acronym="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID1" offset="0x30FE4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID2" acronym="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID2" offset="0x30FE8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID3" acronym="DEBUGSS_MSS_R5SS0_A_APB_PERIP_ID3" offset="0x30FEC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID0" acronym="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID0" offset="0x30FF0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID1" acronym="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID1" offset="0x30FF4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID2" acronym="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID2" offset="0x30FF8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDIDR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.htmlDebug Identification Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID3" acronym="DEBUGSS_MSS_R5SS0_A_APB_COMP_ID3" offset="0x30FFC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWFAR" width="32" begin="31" end="0" resetval="0x0" description="Watchpoint Fault Address Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDIDR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDIDR" offset="0x32000" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGVCR" width="32" begin="31" end="0" resetval="0x0" description="Vector Catch Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWFAR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWFAR" offset="0x32018" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGECR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGVCR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGVCR" offset="0x3201C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDSCCR" width="32" begin="31" end="0" resetval="0x0" description="Debug State Cache Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGECR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGECR" offset="0x32024" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDTRRX" width="32" begin="31" end="0" resetval="0x0" description="Host to Target Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDSCCR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDSCCR" offset="0x32028" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGITR" width="32" begin="31" end="0" resetval="0x0" description="Instruction Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDTRRX" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDTRRX" offset="0x32080" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDSCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Status and Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGITR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGITR" offset="0x32084" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDTRTX" width="32" begin="31" end="0" resetval="0x0" description="Target to Host Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDSCR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDSCR" offset="0x32088" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGDRCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Run Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDTRTX" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDTRTX" offset="0x3208C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGDRCR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGDRCR" offset="0x32090" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR0" offset="0x32100" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR1" offset="0x32104" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR2" offset="0x32108" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR3" offset="0x3210C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR4" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR4" offset="0x32110" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR5" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR5" offset="0x32114" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBVR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR6" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR6" offset="0x32118" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR7" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBVR7" offset="0x3211C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR0" offset="0x32140" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR1" offset="0x32144" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR2" offset="0x32148" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR3" offset="0x3214C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR4" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR4" offset="0x32150" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR5" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR5" offset="0x32154" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGBCR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR6" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR6" offset="0x32158" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR7" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGBCR7" offset="0x3215C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR0" offset="0x32180" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR1" offset="0x32184" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR2" offset="0x32188" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR3" offset="0x3218C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR4" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR4" offset="0x32190" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR5" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR5" offset="0x32194" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWVR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR6" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR6" offset="0x32198" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR7" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWVR7" offset="0x3219C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR0" offset="0x321C0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR1" offset="0x321C4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR2" offset="0x321C8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR3" offset="0x321CC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR4" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR4" offset="0x321D0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR5" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR5" offset="0x321D4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGWCR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR6" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR6" offset="0x321D8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSLAR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR7" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGWCR7" offset="0x321DC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSLSR" width="32" begin="31" end="0" resetval="0x0" description="Operating System Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGOSLAR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGOSLAR" offset="0x32300" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGOSSRR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGOSLSR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGOSLSR" offset="0x32304" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGPRCR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Control Regsiter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGOSSRR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGOSSRR" offset="0x32308" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_DBGPRSR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGPRCR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGPRCR" offset="0x32310" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MIDR" width="32" begin="31" end="0" resetval="0x0" description="Main ID Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_DBGPRSR" acronym="DEBUGSS_MSS_R5SS0_B_APB_DBGPRSR" offset="0x32314" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_CTR" width="32" begin="31" end="0" resetval="0x0" description="Cache Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MIDR" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MIDR" offset="0x32D00" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_TCMTR" width="32" begin="31" end="0" resetval="0x0" description="TCM Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_CTR" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_CTR" offset="0x32D04" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MPUIR" width="32" begin="31" end="0" resetval="0x0" description="MPU Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_TCMTR" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_TCMTR" offset="0x32D08" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MPIDR" width="32" begin="31" end="0" resetval="0x0" description="Multiprocessor Affinity Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MPUIR" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MPUIR" offset="0x32D10" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_PFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MPIDR" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MPIDR" offset="0x32D14" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_PFR1" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_PFR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_PFR0" offset="0x32D20" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_DFR0" width="32" begin="31" end="0" resetval="0x0" description="Debug Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_PFR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_PFR1" offset="0x32D24" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_AFR0" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_DFR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_DFR0" offset="0x32D28" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_AFR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_AFR0" offset="0x32D2C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR1" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR0" offset="0x32D30" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR2" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR1" offset="0x32D34" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_MMFR3" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR2" offset="0x32D38" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR0" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_MMFR3" offset="0x32D3C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR1" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR0" offset="0x32D40" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR2" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR1" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR1" offset="0x32D44" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR3" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR2" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR2" offset="0x32D48" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR4" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR3" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR3" offset="0x32D4C" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PROCID_ISAR5" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR4" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR4" offset="0x32D50" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Integration Mode Control Registers" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR5" acronym="DEBUGSS_MSS_R5SS0_B_APB_PROCID_ISAR5" offset="0x32D54" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Set Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_ITCTRL" offset="0x32F00" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Clear Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_CLAIMSET" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_CLAIMSET" offset="0x32FA0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_LOCKACCESS" width="32" begin="31" end="0" resetval="0x0" description="Lock Access Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_CLAIMCLR" offset="0x32FA4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_LOCKSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_LOCKACCESS" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_LOCKACCESS" offset="0x32FB0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Authentication Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_LOCKSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_LOCKSTATUS" offset="0x32FB4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Device Identifier" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_AUTHSTATUS" offset="0x32FB8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_MR_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Device Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_DEVID" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_DEVID" offset="0x32FC8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_MR_DEVTYPE" acronym="DEBUGSS_MSS_R5SS0_B_APB_MR_DEVTYPE" offset="0x32FCC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID4" acronym="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID4" offset="0x32FD0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID0" acronym="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID0" offset="0x32FE0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID1" acronym="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID1" offset="0x32FE4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_PERIP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID2" acronym="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID2" offset="0x32FE8" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID3" acronym="DEBUGSS_MSS_R5SS0_B_APB_PERIP_ID3" offset="0x32FEC" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID0" acronym="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID0" offset="0x32FF0" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID1" acronym="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID1" offset="0x32FF4" width="32" description="">
		<bitfield id="MSS_R5SS0_APB_COMP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID2" acronym="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID2" offset="0x32FF8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID3" acronym="DEBUGSS_MSS_R5SS0_B_APB_COMP_ID3" offset="0x32FFC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_CONTROL" acronym="DEBUGSS_MSS_R5SS0_A_CTI_CONTROL" offset="0x38000" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INTACK" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INTACK" offset="0x38010" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_APPSET" acronym="DEBUGSS_MSS_R5SS0_A_CTI_APPSET" offset="0x38014" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_APPCLEAR" acronym="DEBUGSS_MSS_R5SS0_A_CTI_APPCLEAR" offset="0x38018" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_APPPULSE" acronym="DEBUGSS_MSS_R5SS0_A_CTI_APPPULSE" offset="0x3801C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN0" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN0" offset="0x38020" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN1" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN1" offset="0x38024" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN2" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN2" offset="0x38028" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN3" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN3" offset="0x3802C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN4" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN4" offset="0x38030" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN5" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN5" offset="0x38034" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN6" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN6" offset="0x38038" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_INEN7" acronym="DEBUGSS_MSS_R5SS0_A_CTI_INEN7" offset="0x3803C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN0" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN0" offset="0x380A0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN1" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN1" offset="0x380A4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN2" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN2" offset="0x380A8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN3" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN3" offset="0x380AC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN4" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN4" offset="0x380B0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN5" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN5" offset="0x380B4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN6" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN6" offset="0x380B8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN7" acronym="DEBUGSS_MSS_R5SS0_A_CTI_OUTEN7" offset="0x380BC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_TRIGINSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_CTI_TRIGINSTATUS" offset="0x38130" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_CTI_TRIGOUTSTATUS" offset="0x38134" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_CHINSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_CTI_CHINSTATUS" offset="0x38138" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_CHOUTSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_CTI_CHOUTSTATUS" offset="0x3813C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_GATE" acronym="DEBUGSS_MSS_R5SS0_A_CTI_GATE" offset="0x38140" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ASICCTL" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ASICCTL" offset="0x38144" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITCHINACK" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITCHINACK" offset="0x38EDC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGINACK" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGINACK" offset="0x38EE0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITCHOUT" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITCHOUT" offset="0x38EE4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGOUT" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGOUT" offset="0x38EE8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITCHOUTACK" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITCHOUTACK" offset="0x38EEC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGOUTACK" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGOUTACK" offset="0x38EF0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITCHIN" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITCHIN" offset="0x38EF4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGIN" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITTRIGIN" offset="0x38EF8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_A_CTI_ITCTRL" offset="0x38F00" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_MSS_R5SS0_A_CTI_CLAIM_TAG_SET" offset="0x38FA0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_MSS_R5SS0_A_CTI_CLAIM_TAG_CLEAR" offset="0x38FA4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_MSS_R5SS0_A_CTI_LOCK_ACCESS_REGISTER" offset="0x38FB0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_MSS_R5SS0_A_CTI_LOCK_STATUS_REGISTER" offset="0x38FB4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_MSS_R5SS0_A_CTI_AUTHENTICATION_STATUS" offset="0x38FB8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_DEVICE_ID" acronym="DEBUGSS_MSS_R5SS0_A_CTI_DEVICE_ID" offset="0x38FC8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_MSS_R5SS0_A_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x38FCC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID4" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID4" offset="0x38FD0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID5" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID5" offset="0x38FD4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID6" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID6" offset="0x38FD8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID7" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID7" offset="0x38FDC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID0" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID0" offset="0x38FE0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID1" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID1" offset="0x38FE4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID2" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID2" offset="0x38FE8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID3" acronym="DEBUGSS_MSS_R5SS0_A_CTI_PERIPHERALID3" offset="0x38FEC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID0" acronym="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID0" offset="0x38FF0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID1" acronym="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID1" offset="0x38FF4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID2" acronym="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID2" offset="0x38FF8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID3" acronym="DEBUGSS_MSS_R5SS0_A_CTI_COMPONENT_ID3" offset="0x38FFC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_CONTROL" acronym="DEBUGSS_MSS_R5SS0_B_CTI_CONTROL" offset="0x39000" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INTACK" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INTACK" offset="0x39010" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_APPSET" acronym="DEBUGSS_MSS_R5SS0_B_CTI_APPSET" offset="0x39014" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_APPCLEAR" acronym="DEBUGSS_MSS_R5SS0_B_CTI_APPCLEAR" offset="0x39018" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_APPPULSE" acronym="DEBUGSS_MSS_R5SS0_B_CTI_APPPULSE" offset="0x3901C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN0" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN0" offset="0x39020" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN1" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN1" offset="0x39024" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN2" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN2" offset="0x39028" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN3" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN3" offset="0x3902C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN4" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN4" offset="0x39030" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN5" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN5" offset="0x39034" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN6" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN6" offset="0x39038" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_INEN7" acronym="DEBUGSS_MSS_R5SS0_B_CTI_INEN7" offset="0x3903C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN0" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN0" offset="0x390A0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN1" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN1" offset="0x390A4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN2" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN2" offset="0x390A8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN3" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN3" offset="0x390AC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN4" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN4" offset="0x390B0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN5" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN5" offset="0x390B4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN6" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN6" offset="0x390B8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN7" acronym="DEBUGSS_MSS_R5SS0_B_CTI_OUTEN7" offset="0x390BC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_TRIGINSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_CTI_TRIGINSTATUS" offset="0x39130" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_CTI_TRIGOUTSTATUS" offset="0x39134" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_CHINSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_CTI_CHINSTATUS" offset="0x39138" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_CHOUTSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_CTI_CHOUTSTATUS" offset="0x3913C" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_GATE" acronym="DEBUGSS_MSS_R5SS0_B_CTI_GATE" offset="0x39140" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ASICCTL" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ASICCTL" offset="0x39144" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITCHINACK" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITCHINACK" offset="0x39EDC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGINACK" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGINACK" offset="0x39EE0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITCHOUT" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITCHOUT" offset="0x39EE4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGOUT" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGOUT" offset="0x39EE8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITCHOUTACK" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITCHOUTACK" offset="0x39EEC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGOUTACK" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGOUTACK" offset="0x39EF0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITCHIN" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITCHIN" offset="0x39EF4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGIN" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITTRIGIN" offset="0x39EF8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_B_CTI_ITCTRL" offset="0x39F00" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_MSS_R5SS0_B_CTI_CLAIM_TAG_SET" offset="0x39FA0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_MSS_R5SS0_B_CTI_CLAIM_TAG_CLEAR" offset="0x39FA4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_MSS_R5SS0_B_CTI_LOCK_ACCESS_REGISTER" offset="0x39FB0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_MSS_R5SS0_B_CTI_LOCK_STATUS_REGISTER" offset="0x39FB4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_MSS_R5SS0_B_CTI_AUTHENTICATION_STATUS" offset="0x39FB8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_DEVICE_ID" acronym="DEBUGSS_MSS_R5SS0_B_CTI_DEVICE_ID" offset="0x39FC8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_MSS_R5SS0_B_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x39FCC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID4" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID4" offset="0x39FD0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID5" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID5" offset="0x39FD4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID6" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID6" offset="0x39FD8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID7" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID7" offset="0x39FDC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID0" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID0" offset="0x39FE0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID1" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID1" offset="0x39FE4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID2" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID2" offset="0x39FE8" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID3" acronym="DEBUGSS_MSS_R5SS0_B_CTI_PERIPHERALID3" offset="0x39FEC" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID0" acronym="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID0" offset="0x39FF0" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID1" acronym="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID1" offset="0x39FF4" width="32" description="">
		<bitfield id="MSS_R5SS0_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID2" acronym="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID2" offset="0x39FF8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/Chdfiagc.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/I84249.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID3" acronym="DEBUGSS_MSS_R5SS0_B_CTI_COMPONENT_ID3" offset="0x39FFC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CR" offset="0x3C000" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TRIGGER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CCR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CCR" offset="0x3C004" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ASICCTLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TRIGGER" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TRIGGER" offset="0x3C008" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ASICCTLR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ASICCTLR" offset="0x3C00C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SR" offset="0x3C010" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TSSCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SCR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SCR" offset="0x3C014" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TECR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TSSCR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TSSCR" offset="0x3C018" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TEEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TECR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TECR2" offset="0x3C01C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TECR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TEEVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TEEVR" offset="0x3C020" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_FFRR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TECR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TECR1" offset="0x3C024" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_FFLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_FFRR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_FFRR" offset="0x3C028" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_FFLR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_FFLR" offset="0x3C02C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_VDEVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_VDEVR" offset="0x3C030" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_VDCR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_VDCR1" offset="0x3C034" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_VDCR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_VDCR2" offset="0x3C038" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_VDCR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_VDCR3" offset="0x3C03C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR1" offset="0x3C040" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR2" offset="0x3C044" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR3" offset="0x3C048" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR4" offset="0x3C04C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR5" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR5" offset="0x3C050" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR6" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR6" offset="0x3C054" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR7" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR7" offset="0x3C058" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR8" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR8" offset="0x3C05C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR9" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR9" offset="0x3C060" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR10" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR10" offset="0x3C064" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR11" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR11" offset="0x3C068" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR12" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR12" offset="0x3C06C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR13" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR13" offset="0x3C070" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR14" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR14" offset="0x3C074" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR15" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR15" offset="0x3C078" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACVR16" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACVR16" offset="0x3C07C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR1" offset="0x3C080" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR2" offset="0x3C084" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR3" offset="0x3C088" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR4" offset="0x3C08C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR5" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR5" offset="0x3C090" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR6" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR6" offset="0x3C094" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR7" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR7" offset="0x3C098" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR8" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR8" offset="0x3C09C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR9" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR9" offset="0x3C0A0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR10" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR10" offset="0x3C0A4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR11" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR11" offset="0x3C0A8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR12" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR12" offset="0x3C0AC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR13" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR13" offset="0x3C0B0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR14" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR14" offset="0x3C0B4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR15" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR15" offset="0x3C0B8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ACTR16" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ACTR16" offset="0x3C0BC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR1" offset="0x3C0C0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR2" offset="0x3C0C8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR3" offset="0x3C0D0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR4" offset="0x3C0D8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR5" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR5" offset="0x3C0E0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR6" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR6" offset="0x3C0E8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR7" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR7" offset="0x3C0F0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCVR8" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCVR8" offset="0x3C0F8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR1" offset="0x3C100" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR2" offset="0x3C108" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR3" offset="0x3C110" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR4" offset="0x3C118" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR5" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR5" offset="0x3C120" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR6" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR6" offset="0x3C128" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR7" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR7" offset="0x3C130" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DCMR8" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DCMR8" offset="0x3C138" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR1" offset="0x3C140" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR2" offset="0x3C144" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR3" offset="0x3C148" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDVR4" offset="0x3C14C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR1" offset="0x3C150" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR2" offset="0x3C154" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR3" offset="0x3C158" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTENR4" offset="0x3C15C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR1" offset="0x3C160" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR2" offset="0x3C164" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR3" offset="0x3C168" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTRLDEVR4" offset="0x3C16C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR1" offset="0x3C170" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR2" offset="0x3C174" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR3" offset="0x3C178" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ12EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CNTVR4" offset="0x3C17C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ21EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ12EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ12EVR" offset="0x3C180" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ23EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ21EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ21EVR" offset="0x3C184" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ31EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ23EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ23EVR" offset="0x3C188" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ32EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ31EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ31EVR" offset="0x3C18C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ13EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ32EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ32EVR" offset="0x3C190" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQ13EVR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQ13EVR" offset="0x3C194" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SQR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SQR" offset="0x3C19C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR1" offset="0x3C1A0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR2" offset="0x3C1A4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR3" offset="0x3C1A8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_EXTOUTEVR4" offset="0x3C1AC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR1" offset="0x3C1B0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR2" offset="0x3C1B4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCMR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDCVR3" offset="0x3C1B8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SYNCFR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDCMR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDCMR" offset="0x3C1BC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_IDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_SYNCFR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_SYNCFR" offset="0x3C1E0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CCER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_IDR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_IDR" offset="0x3C1E4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTINSELR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CCER" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CCER" offset="0x3C1E8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TRACEIDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_EXTINSELR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_EXTINSELR" offset="0x3C1EC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PDSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_TRACEIDR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_TRACEIDR" offset="0x3C200" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITETMIF" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PDSR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PDSR" offset="0x3C314" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITMISCOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITETMIF" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITETMIF" offset="0x3CED8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITMISCIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITMISCOUT" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITMISCOUT" offset="0x3CEDC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITTRIGGERACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITMISCIN" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITMISCIN" offset="0x3CEE0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITTRIGGERREQ" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITTRIGGERACK" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITTRIGGERACK" offset="0x3CEE4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITTRIGGERREQ" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITTRIGGERREQ" offset="0x3CEE8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITATBDATA0" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITATBDATA0" offset="0x3CEEC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR2" offset="0x3CEF0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR1" offset="0x3CEF4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR0" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITATBCTR0" offset="0x3CEF8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_A_ETM_ITCTRL" offset="0x3CF00" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CLAIMSET" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CLAIMSET" offset="0x3CFA0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CLAIMCLR" offset="0x3CFA4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_LSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_LAR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_LAR" offset="0x3CFB0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_LSR" acronym="DEBUGSS_MSS_R5SS0_A_ETM_LSR" offset="0x3CFB4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS0_A_ETM_AUTHSTATUS" offset="0x3CFB8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DEVID" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DEVID" offset="0x3CFC8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_DEVTYPE" acronym="DEBUGSS_MSS_R5SS0_A_ETM_DEVTYPE" offset="0x3CFCC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR4" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR4" offset="0x3CFD0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR5" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR5" offset="0x3CFD4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR6" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR6" offset="0x3CFD8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR7" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR7" offset="0x3CFDC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR0" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR0" offset="0x3CFE0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR1" offset="0x3CFE4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR2" offset="0x3CFE8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_PIDR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_PIDR3" offset="0x3CFEC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDR0" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDR0" offset="0x3CFF0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDR1" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDR1" offset="0x3CFF4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDR2" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDR2" offset="0x3CFF8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/Chdfiagc.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/I84249.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_A_ETM_CIDR3" acronym="DEBUGSS_MSS_R5SS0_A_ETM_CIDR3" offset="0x3CFFC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CR" offset="0x3D000" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TRIGGER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CCR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CCR" offset="0x3D004" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ASICCTLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TRIGGER" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TRIGGER" offset="0x3D008" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ASICCTLR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ASICCTLR" offset="0x3D00C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SR" offset="0x3D010" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TSSCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SCR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SCR" offset="0x3D014" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TECR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TSSCR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TSSCR" offset="0x3D018" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TEEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TECR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TECR2" offset="0x3D01C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TECR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TEEVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TEEVR" offset="0x3D020" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_FFRR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TECR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TECR1" offset="0x3D024" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_FFLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_FFRR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_FFRR" offset="0x3D028" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_FFLR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_FFLR" offset="0x3D02C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_VDEVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_VDEVR" offset="0x3D030" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_VDCR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_VDCR1" offset="0x3D034" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_VDCR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_VDCR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_VDCR2" offset="0x3D038" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_VDCR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_VDCR3" offset="0x3D03C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR1" offset="0x3D040" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR2" offset="0x3D044" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR3" offset="0x3D048" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR4" offset="0x3D04C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR5" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR5" offset="0x3D050" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR6" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR6" offset="0x3D054" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR7" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR7" offset="0x3D058" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR8" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR8" offset="0x3D05C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR9" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR9" offset="0x3D060" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR10" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR10" offset="0x3D064" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR11" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR11" offset="0x3D068" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR12" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR12" offset="0x3D06C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR13" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR13" offset="0x3D070" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR14" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR14" offset="0x3D074" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACVR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR15" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR15" offset="0x3D078" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACVR16" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACVR16" offset="0x3D07C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR1" offset="0x3D080" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR2" offset="0x3D084" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR3" offset="0x3D088" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR4" offset="0x3D08C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR5" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR5" offset="0x3D090" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR6" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR6" offset="0x3D094" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR7" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR7" offset="0x3D098" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR8" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR8" offset="0x3D09C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR9" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR9" offset="0x3D0A0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR10" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR10" offset="0x3D0A4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR11" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR11" offset="0x3D0A8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR12" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR12" offset="0x3D0AC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR13" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR13" offset="0x3D0B0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR14" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR14" offset="0x3D0B4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ACTR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR15" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR15" offset="0x3D0B8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ACTR16" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ACTR16" offset="0x3D0BC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR1" offset="0x3D0C0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR2" offset="0x3D0C8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR3" offset="0x3D0D0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR4" offset="0x3D0D8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR5" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR5" offset="0x3D0E0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR6" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR6" offset="0x3D0E8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR7" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR7" offset="0x3D0F0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCVR8" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCVR8" offset="0x3D0F8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR1" offset="0x3D100" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR2" offset="0x3D108" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR3" offset="0x3D110" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR4" offset="0x3D118" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR5" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR5" offset="0x3D120" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR6" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR6" offset="0x3D128" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DCMR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR7" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR7" offset="0x3D130" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DCMR8" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DCMR8" offset="0x3D138" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR1" offset="0x3D140" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR2" offset="0x3D144" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR3" offset="0x3D148" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDVR4" offset="0x3D14C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR1" offset="0x3D150" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR2" offset="0x3D154" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTENR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR3" offset="0x3D158" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTENR4" offset="0x3D15C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR1" offset="0x3D160" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR2" offset="0x3D164" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTRLDEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR3" offset="0x3D168" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTRLDEVR4" offset="0x3D16C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR1" offset="0x3D170" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR2" offset="0x3D174" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CNTVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR3" offset="0x3D178" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ12EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CNTVR4" offset="0x3D17C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ21EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ12EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ12EVR" offset="0x3D180" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ23EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ21EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ21EVR" offset="0x3D184" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ31EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ23EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ23EVR" offset="0x3D188" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ32EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ31EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ31EVR" offset="0x3D18C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQ13EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ32EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ32EVR" offset="0x3D190" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SQR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQ13EVR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQ13EVR" offset="0x3D194" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SQR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SQR" offset="0x3D19C" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR1" offset="0x3D1A0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR2" offset="0x3D1A4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTOUTEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR3" offset="0x3D1A8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_EXTOUTEVR4" offset="0x3D1AC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR1" offset="0x3D1B0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR2" offset="0x3D1B4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDCMR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDCVR3" offset="0x3D1B8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_SYNCFR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDCMR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDCMR" offset="0x3D1BC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_IDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_SYNCFR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_SYNCFR" offset="0x3D1E0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CCER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_IDR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_IDR" offset="0x3D1E4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_EXTINSELR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CCER" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CCER" offset="0x3D1E8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_TRACEIDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_EXTINSELR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_EXTINSELR" offset="0x3D1EC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PDSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_TRACEIDR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_TRACEIDR" offset="0x3D200" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITETMIF" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PDSR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PDSR" offset="0x3D314" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITMISCOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITETMIF" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITETMIF" offset="0x3DED8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITMISCIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITMISCOUT" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITMISCOUT" offset="0x3DEDC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITTRIGGERACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITMISCIN" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITMISCIN" offset="0x3DEE0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITTRIGGERREQ" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITTRIGGERACK" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITTRIGGERACK" offset="0x3DEE4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITTRIGGERREQ" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITTRIGGERREQ" offset="0x3DEE8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITATBDATA0" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITATBDATA0" offset="0x3DEEC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR2" offset="0x3DEF0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR1" offset="0x3DEF4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR0" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITATBCTR0" offset="0x3DEF8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_ITCTRL" acronym="DEBUGSS_MSS_R5SS0_B_ETM_ITCTRL" offset="0x3DF00" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CLAIMSET" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CLAIMSET" offset="0x3DFA0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CLAIMCLR" offset="0x3DFA4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_LSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_LAR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_LAR" offset="0x3DFB0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_LSR" acronym="DEBUGSS_MSS_R5SS0_B_ETM_LSR" offset="0x3DFB4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS0_B_ETM_AUTHSTATUS" offset="0x3DFB8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DEVID" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DEVID" offset="0x3DFC8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_DEVTYPE" acronym="DEBUGSS_MSS_R5SS0_B_ETM_DEVTYPE" offset="0x3DFCC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR4" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR4" offset="0x3DFD0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR5" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR5" offset="0x3DFD4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR6" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR6" offset="0x3DFD8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR7" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR7" offset="0x3DFDC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR0" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR0" offset="0x3DFE0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR1" offset="0x3DFE4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR2" offset="0x3DFE8" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_PIDR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_PIDR3" offset="0x3DFEC" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDR0" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDR0" offset="0x3DFF0" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDR1" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDR1" offset="0x3DFF4" width="32" description="">
		<bitfield id="MSS_R5SS0_ETM_CIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDR2" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDR2" offset="0x3DFF8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDIDR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.htmlDebug Identification Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS0_B_ETM_CIDR3" acronym="DEBUGSS_MSS_R5SS0_B_ETM_CIDR3" offset="0x3DFFC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWFAR" width="32" begin="31" end="0" resetval="0x0" description="Watchpoint Fault Address Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_ROM" acronym="DEBUGSS_MSS_R5SS1_ROM" offset="0x40000" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGVCR" width="32" begin="31" end="0" resetval="0x0" description="Vector Catch Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDIDR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDIDR" offset="0x50000" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGECR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWFAR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWFAR" offset="0x50018" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDSCCR" width="32" begin="31" end="0" resetval="0x0" description="Debug State Cache Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGVCR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGVCR" offset="0x5001C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDTRRX" width="32" begin="31" end="0" resetval="0x0" description="Host to Target Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGECR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGECR" offset="0x50024" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGITR" width="32" begin="31" end="0" resetval="0x0" description="Instruction Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDSCCR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDSCCR" offset="0x50028" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDSCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Status and Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDTRRX" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDTRRX" offset="0x50080" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDTRTX" width="32" begin="31" end="0" resetval="0x0" description="Target to Host Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGITR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGITR" offset="0x50084" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDRCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Run Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDSCR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDSCR" offset="0x50088" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDTRTX" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDTRTX" offset="0x5008C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGDRCR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGDRCR" offset="0x50090" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR0" offset="0x50100" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR1" offset="0x50104" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR2" offset="0x50108" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR3" offset="0x5010C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR4" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR4" offset="0x50110" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR5" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR5" offset="0x50114" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR6" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR6" offset="0x50118" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR7" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBVR7" offset="0x5011C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR0" offset="0x50140" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR1" offset="0x50144" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR2" offset="0x50148" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR3" offset="0x5014C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR4" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR4" offset="0x50150" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR5" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR5" offset="0x50154" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR6" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR6" offset="0x50158" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR7" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGBCR7" offset="0x5015C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR0" offset="0x50180" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR1" offset="0x50184" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR2" offset="0x50188" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR3" offset="0x5018C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR4" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR4" offset="0x50190" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR5" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR5" offset="0x50194" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR6" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR6" offset="0x50198" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR7" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWVR7" offset="0x5019C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR0" offset="0x501C0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR1" offset="0x501C4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR2" offset="0x501C8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR3" offset="0x501CC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR4" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR4" offset="0x501D0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR5" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR5" offset="0x501D4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSLAR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR6" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR6" offset="0x501D8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSLSR" width="32" begin="31" end="0" resetval="0x0" description="Operating System Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR7" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGWCR7" offset="0x501DC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSSRR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGOSLAR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGOSLAR" offset="0x50300" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGPRCR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Control Regsiter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGOSLSR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGOSLSR" offset="0x50304" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGPRSR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGOSSRR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGOSSRR" offset="0x50308" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MIDR" width="32" begin="31" end="0" resetval="0x0" description="Main ID Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGPRCR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGPRCR" offset="0x50310" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_CTR" width="32" begin="31" end="0" resetval="0x0" description="Cache Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_DBGPRSR" acronym="DEBUGSS_MSS_R5SS1_A_APB_DBGPRSR" offset="0x50314" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_TCMTR" width="32" begin="31" end="0" resetval="0x0" description="TCM Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MIDR" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MIDR" offset="0x50D00" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MPUIR" width="32" begin="31" end="0" resetval="0x0" description="MPU Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_CTR" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_CTR" offset="0x50D04" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MPIDR" width="32" begin="31" end="0" resetval="0x0" description="Multiprocessor Affinity Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_TCMTR" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_TCMTR" offset="0x50D08" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_PFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MPUIR" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MPUIR" offset="0x50D10" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_PFR1" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MPIDR" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MPIDR" offset="0x50D14" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_DFR0" width="32" begin="31" end="0" resetval="0x0" description="Debug Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_PFR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_PFR0" offset="0x50D20" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_AFR0" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_PFR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_PFR1" offset="0x50D24" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_DFR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_DFR0" offset="0x50D28" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR1" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_AFR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_AFR0" offset="0x50D2C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR2" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR0" offset="0x50D30" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR3" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR1" offset="0x50D34" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR0" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR2" offset="0x50D38" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR1" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_MMFR3" offset="0x50D3C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR2" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR0" offset="0x50D40" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR3" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR1" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR1" offset="0x50D44" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR4" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR2" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR2" offset="0x50D48" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR5" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR3" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR3" offset="0x50D4C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Integration Mode Control Registers" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR4" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR4" offset="0x50D50" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Set Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR5" acronym="DEBUGSS_MSS_R5SS1_A_APB_PROCID_ISAR5" offset="0x50D54" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Clear Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_ITCTRL" offset="0x50F00" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_LOCKACCESS" width="32" begin="31" end="0" resetval="0x0" description="Lock Access Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_CLAIMSET" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_CLAIMSET" offset="0x50FA0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_LOCKSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_CLAIMCLR" offset="0x50FA4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Authentication Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_LOCKACCESS" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_LOCKACCESS" offset="0x50FB0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Device Identifier" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_LOCKSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_LOCKSTATUS" offset="0x50FB4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Device Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_AUTHSTATUS" offset="0x50FB8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_DEVID" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_DEVID" offset="0x50FC8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_MR_DEVTYPE" acronym="DEBUGSS_MSS_R5SS1_A_APB_MR_DEVTYPE" offset="0x50FCC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID4" acronym="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID4" offset="0x50FD0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID0" acronym="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID0" offset="0x50FE0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID1" acronym="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID1" offset="0x50FE4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID2" acronym="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID2" offset="0x50FE8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID3" acronym="DEBUGSS_MSS_R5SS1_A_APB_PERIP_ID3" offset="0x50FEC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID0" acronym="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID0" offset="0x50FF0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID1" acronym="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID1" offset="0x50FF4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDIDR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.htmlDebug Identification Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID2" acronym="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID2" offset="0x50FF8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWFAR" width="32" begin="31" end="0" resetval="0x0" description="Watchpoint Fault Address Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID3" acronym="DEBUGSS_MSS_R5SS1_A_APB_COMP_ID3" offset="0x50FFC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGVCR" width="32" begin="31" end="0" resetval="0x0" description="Vector Catch Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDIDR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDIDR" offset="0x52000" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGECR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWFAR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWFAR" offset="0x52018" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDSCCR" width="32" begin="31" end="0" resetval="0x0" description="Debug State Cache Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGVCR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGVCR" offset="0x5201C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDTRRX" width="32" begin="31" end="0" resetval="0x0" description="Host to Target Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGECR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGECR" offset="0x52024" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGITR" width="32" begin="31" end="0" resetval="0x0" description="Instruction Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDSCCR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDSCCR" offset="0x52028" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDSCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Status and Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDTRRX" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDTRRX" offset="0x52080" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDTRTX" width="32" begin="31" end="0" resetval="0x0" description="Target to Host Data Transfer Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGITR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGITR" offset="0x52084" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGDRCR" width="32" begin="31" end="0" resetval="0x0" description="Debug Run Control Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDSCR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDSCR" offset="0x52088" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDTRTX" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDTRTX" offset="0x5208C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGDRCR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGDRCR" offset="0x52090" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR0" offset="0x52100" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR1" offset="0x52104" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR2" offset="0x52108" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR3" offset="0x5210C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR4" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR4" offset="0x52110" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBVR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR5" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR5" offset="0x52114" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR0" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR6" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR6" offset="0x52118" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR1" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR7" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBVR7" offset="0x5211C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR2" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR0" offset="0x52140" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR3" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR1" offset="0x52144" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR4" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR2" offset="0x52148" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR5" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR3" offset="0x5214C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR6" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR4" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR4" offset="0x52150" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGBCR7" width="32" begin="31" end="0" resetval="0x0" description="Break Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR5" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR5" offset="0x52154" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR6" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR6" offset="0x52158" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR7" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGBCR7" offset="0x5215C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR0" offset="0x52180" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR1" offset="0x52184" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR2" offset="0x52188" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR3" offset="0x5218C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR4" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR4" offset="0x52190" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWVR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Value Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR5" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR5" offset="0x52194" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR0" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR6" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR6" offset="0x52198" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR1" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR7" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWVR7" offset="0x5219C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR2" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR0" offset="0x521C0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR3" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR1" offset="0x521C4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR4" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR2" offset="0x521C8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR5" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR3" offset="0x521CC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR6" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 6" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR4" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR4" offset="0x521D0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGWCR7" width="32" begin="31" end="0" resetval="0x0" description="Watch Point Control Register 7" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR5" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR5" offset="0x521D4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSLAR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR6" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR6" offset="0x521D8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSLSR" width="32" begin="31" end="0" resetval="0x0" description="Operating System Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR7" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGWCR7" offset="0x521DC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGOSSRR" width="32" begin="31" end="0" resetval="0x0" description="Not Implemented" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGOSLAR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGOSLAR" offset="0x52300" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGPRCR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Control Regsiter" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGOSLSR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGOSLSR" offset="0x52304" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_DBGPRSR" width="32" begin="31" end="0" resetval="0x0" description="Device Power Down and Reset Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGOSSRR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGOSSRR" offset="0x52308" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MIDR" width="32" begin="31" end="0" resetval="0x0" description="Main ID Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGPRCR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGPRCR" offset="0x52310" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_CTR" width="32" begin="31" end="0" resetval="0x0" description="Cache Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_DBGPRSR" acronym="DEBUGSS_MSS_R5SS1_B_APB_DBGPRSR" offset="0x52314" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_TCMTR" width="32" begin="31" end="0" resetval="0x0" description="TCM Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MIDR" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MIDR" offset="0x52D00" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MPUIR" width="32" begin="31" end="0" resetval="0x0" description="MPU Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_CTR" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_CTR" offset="0x52D04" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MPIDR" width="32" begin="31" end="0" resetval="0x0" description="Multiprocessor Affinity Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_TCMTR" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_TCMTR" offset="0x52D08" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_PFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MPUIR" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MPUIR" offset="0x52D10" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_PFR1" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MPIDR" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MPIDR" offset="0x52D14" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_DFR0" width="32" begin="31" end="0" resetval="0x0" description="Debug Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_PFR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_PFR0" offset="0x52D20" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_AFR0" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_PFR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_PFR1" offset="0x52D24" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR0" width="32" begin="31" end="0" resetval="0x0" description="Processor Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_DFR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_DFR0" offset="0x52D28" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR1" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_AFR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_AFR0" offset="0x52D2C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR2" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR0" offset="0x52D30" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_MMFR3" width="32" begin="31" end="0" resetval="0x0" description="Memory Model Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR1" offset="0x52D34" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR0" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 0" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR2" offset="0x52D38" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR1" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 1" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_MMFR3" offset="0x52D3C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR2" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 2" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR0" offset="0x52D40" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR3" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 3" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR1" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR1" offset="0x52D44" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR4" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 4" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR2" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR2" offset="0x52D48" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PROCID_ISAR5" width="32" begin="31" end="0" resetval="0x0" description="ISA Feature Register 5" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR3" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR3" offset="0x52D4C" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Integration Mode Control Registers" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR4" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR4" offset="0x52D50" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Set Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR5" acronym="DEBUGSS_MSS_R5SS1_B_APB_PROCID_ISAR5" offset="0x52D54" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Claim Tag Clear Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_ITCTRL" offset="0x52F00" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_LOCKACCESS" width="32" begin="31" end="0" resetval="0x0" description="Lock Access Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_CLAIMSET" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_CLAIMSET" offset="0x52FA0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_LOCKSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Lock Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_CLAIMCLR" offset="0x52FA4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Authentication Status Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_LOCKACCESS" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_LOCKACCESS" offset="0x52FB0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Device Identifier" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_LOCKSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_LOCKSTATUS" offset="0x52FB4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_MR_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Device Type Register" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_AUTHSTATUS" offset="0x52FB8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_DEVID" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_DEVID" offset="0x52FC8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_MR_DEVTYPE" acronym="DEBUGSS_MSS_R5SS1_B_APB_MR_DEVTYPE" offset="0x52FCC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID4" acronym="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID4" offset="0x52FD0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID0" acronym="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID0" offset="0x52FE0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_PERIP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID1" acronym="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID1" offset="0x52FE4" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID2" acronym="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID2" offset="0x52FE8" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID3" acronym="DEBUGSS_MSS_R5SS1_B_APB_PERIP_ID3" offset="0x52FEC" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID0" acronym="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID0" offset="0x52FF0" width="32" description="">
		<bitfield id="MSS_R5SS1_APB_COMP_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID1" acronym="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID1" offset="0x52FF4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID2" acronym="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID2" offset="0x52FF8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID3" acronym="DEBUGSS_MSS_R5SS1_B_APB_COMP_ID3" offset="0x52FFC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_CONTROL" acronym="DEBUGSS_MSS_R5SS1_A_CTI_CONTROL" offset="0x58000" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INTACK" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INTACK" offset="0x58010" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_APPSET" acronym="DEBUGSS_MSS_R5SS1_A_CTI_APPSET" offset="0x58014" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_APPCLEAR" acronym="DEBUGSS_MSS_R5SS1_A_CTI_APPCLEAR" offset="0x58018" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_APPPULSE" acronym="DEBUGSS_MSS_R5SS1_A_CTI_APPPULSE" offset="0x5801C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN0" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN0" offset="0x58020" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN1" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN1" offset="0x58024" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN2" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN2" offset="0x58028" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN3" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN3" offset="0x5802C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN4" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN4" offset="0x58030" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN5" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN5" offset="0x58034" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN6" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN6" offset="0x58038" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_INEN7" acronym="DEBUGSS_MSS_R5SS1_A_CTI_INEN7" offset="0x5803C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN0" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN0" offset="0x580A0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN1" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN1" offset="0x580A4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN2" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN2" offset="0x580A8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN3" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN3" offset="0x580AC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN4" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN4" offset="0x580B0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN5" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN5" offset="0x580B4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN6" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN6" offset="0x580B8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN7" acronym="DEBUGSS_MSS_R5SS1_A_CTI_OUTEN7" offset="0x580BC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_TRIGINSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_CTI_TRIGINSTATUS" offset="0x58130" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_CTI_TRIGOUTSTATUS" offset="0x58134" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_CHINSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_CTI_CHINSTATUS" offset="0x58138" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_CHOUTSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_CTI_CHOUTSTATUS" offset="0x5813C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_GATE" acronym="DEBUGSS_MSS_R5SS1_A_CTI_GATE" offset="0x58140" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ASICCTL" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ASICCTL" offset="0x58144" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITCHINACK" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITCHINACK" offset="0x58EDC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGINACK" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGINACK" offset="0x58EE0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITCHOUT" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITCHOUT" offset="0x58EE4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGOUT" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGOUT" offset="0x58EE8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITCHOUTACK" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITCHOUTACK" offset="0x58EEC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGOUTACK" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGOUTACK" offset="0x58EF0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITCHIN" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITCHIN" offset="0x58EF4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGIN" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITTRIGIN" offset="0x58EF8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_A_CTI_ITCTRL" offset="0x58F00" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_MSS_R5SS1_A_CTI_CLAIM_TAG_SET" offset="0x58FA0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_MSS_R5SS1_A_CTI_CLAIM_TAG_CLEAR" offset="0x58FA4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_MSS_R5SS1_A_CTI_LOCK_ACCESS_REGISTER" offset="0x58FB0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_MSS_R5SS1_A_CTI_LOCK_STATUS_REGISTER" offset="0x58FB4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_MSS_R5SS1_A_CTI_AUTHENTICATION_STATUS" offset="0x58FB8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_DEVICE_ID" acronym="DEBUGSS_MSS_R5SS1_A_CTI_DEVICE_ID" offset="0x58FC8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_MSS_R5SS1_A_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x58FCC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID4" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID4" offset="0x58FD0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID5" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID5" offset="0x58FD4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID6" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID6" offset="0x58FD8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID7" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID7" offset="0x58FDC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID0" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID0" offset="0x58FE0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID1" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID1" offset="0x58FE4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID2" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID2" offset="0x58FE8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID3" acronym="DEBUGSS_MSS_R5SS1_A_CTI_PERIPHERALID3" offset="0x58FEC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID0" acronym="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID0" offset="0x58FF0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID1" acronym="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID1" offset="0x58FF4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CONTROL" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID2" acronym="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID2" offset="0x58FF8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID3" acronym="DEBUGSS_MSS_R5SS1_A_CTI_COMPONENT_ID3" offset="0x58FFC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_CONTROL" acronym="DEBUGSS_MSS_R5SS1_B_CTI_CONTROL" offset="0x59000" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPCLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INTACK" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INTACK" offset="0x59010" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_APPPULSE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_APPSET" acronym="DEBUGSS_MSS_R5SS1_B_CTI_APPSET" offset="0x59014" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_APPCLEAR" acronym="DEBUGSS_MSS_R5SS1_B_CTI_APPCLEAR" offset="0x59018" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_APPPULSE" acronym="DEBUGSS_MSS_R5SS1_B_CTI_APPPULSE" offset="0x5901C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN0" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN0" offset="0x59020" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN1" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN1" offset="0x59024" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN2" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN2" offset="0x59028" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN3" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN3" offset="0x5902C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN4" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN4" offset="0x59030" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_INEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN5" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN5" offset="0x59034" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN6" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN6" offset="0x59038" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_INEN7" acronym="DEBUGSS_MSS_R5SS1_B_CTI_INEN7" offset="0x5903C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN0" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN0" offset="0x590A0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN1" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN1" offset="0x590A4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN2" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN2" offset="0x590A8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN3" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN3" offset="0x590AC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN4" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN4" offset="0x590B0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_OUTEN7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN5" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN5" offset="0x590B4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_TRIGINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN6" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN6" offset="0x590B8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_TRIGOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN7" acronym="DEBUGSS_MSS_R5SS1_B_CTI_OUTEN7" offset="0x590BC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CHINSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_TRIGINSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_CTI_TRIGINSTATUS" offset="0x59130" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CHOUTSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_TRIGOUTSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_CTI_TRIGOUTSTATUS" offset="0x59134" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_GATE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_CHINSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_CTI_CHINSTATUS" offset="0x59138" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ASICCTL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_CHOUTSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_CTI_CHOUTSTATUS" offset="0x5913C" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_GATE" acronym="DEBUGSS_MSS_R5SS1_B_CTI_GATE" offset="0x59140" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGINACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ASICCTL" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ASICCTL" offset="0x59144" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITCHINACK" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITCHINACK" offset="0x59EDC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGINACK" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGINACK" offset="0x59EE0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITCHOUT" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITCHOUT" offset="0x59EE4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGOUTACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGOUT" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGOUT" offset="0x59EE8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCHIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITCHOUTACK" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITCHOUTACK" offset="0x59EEC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITTRIGIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGOUTACK" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGOUTACK" offset="0x59EF0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITCHIN" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITCHIN" offset="0x59EF4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CLAIM_TAG_SET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGIN" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITTRIGIN" offset="0x59EF8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_CLAIM_TAG_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_B_CTI_ITCTRL" offset="0x59F00" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_LOCK_ACCESS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_CLAIM_TAG_SET" acronym="DEBUGSS_MSS_R5SS1_B_CTI_CLAIM_TAG_SET" offset="0x59FA0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_LOCK_STATUS_REGISTER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_CLAIM_TAG_CLEAR" acronym="DEBUGSS_MSS_R5SS1_B_CTI_CLAIM_TAG_CLEAR" offset="0x59FA4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_AUTHENTICATION_STATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_LOCK_ACCESS_REGISTER" acronym="DEBUGSS_MSS_R5SS1_B_CTI_LOCK_ACCESS_REGISTER" offset="0x59FB0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_DEVICE_ID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_LOCK_STATUS_REGISTER" acronym="DEBUGSS_MSS_R5SS1_B_CTI_LOCK_STATUS_REGISTER" offset="0x59FB4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_DEVICE_TYPE_IDENTIFIER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_AUTHENTICATION_STATUS" acronym="DEBUGSS_MSS_R5SS1_B_CTI_AUTHENTICATION_STATUS" offset="0x59FB8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_DEVICE_ID" acronym="DEBUGSS_MSS_R5SS1_B_CTI_DEVICE_ID" offset="0x59FC8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_DEVICE_TYPE_IDENTIFIER" acronym="DEBUGSS_MSS_R5SS1_B_CTI_DEVICE_TYPE_IDENTIFIER" offset="0x59FCC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID4" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID4" offset="0x59FD0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID5" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID5" offset="0x59FD4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID6" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID6" offset="0x59FD8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID7" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID7" offset="0x59FDC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID0" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID0" offset="0x59FE0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_PERIPHERALID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID1" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID1" offset="0x59FE4" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID2" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID2" offset="0x59FE8" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID3" acronym="DEBUGSS_MSS_R5SS1_B_CTI_PERIPHERALID3" offset="0x59FEC" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID0" acronym="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID0" offset="0x59FF0" width="32" description="">
		<bitfield id="MSS_R5SS1_CTI_COMPONENT_ID3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID1" acronym="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID1" offset="0x59FF4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/Chdfiagc.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/I84249.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID2" acronym="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID2" offset="0x59FF8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID3" acronym="DEBUGSS_MSS_R5SS1_B_CTI_COMPONENT_ID3" offset="0x59FFC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TRIGGER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CR" offset="0x5C000" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ASICCTLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CCR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CCR" offset="0x5C004" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TRIGGER" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TRIGGER" offset="0x5C008" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ASICCTLR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ASICCTLR" offset="0x5C00C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TSSCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SR" offset="0x5C010" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TECR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SCR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SCR" offset="0x5C014" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TEEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TSSCR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TSSCR" offset="0x5C018" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TECR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TECR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TECR2" offset="0x5C01C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_FFRR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TEEVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TEEVR" offset="0x5C020" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_FFLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TECR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TECR1" offset="0x5C024" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_FFRR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_FFRR" offset="0x5C028" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_FFLR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_FFLR" offset="0x5C02C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_VDEVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_VDEVR" offset="0x5C030" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_VDCR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_VDCR1" offset="0x5C034" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_VDCR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_VDCR2" offset="0x5C038" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_VDCR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_VDCR3" offset="0x5C03C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR1" offset="0x5C040" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR2" offset="0x5C044" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR3" offset="0x5C048" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR4" offset="0x5C04C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR5" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR5" offset="0x5C050" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR6" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR6" offset="0x5C054" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR7" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR7" offset="0x5C058" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR8" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR8" offset="0x5C05C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR9" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR9" offset="0x5C060" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR10" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR10" offset="0x5C064" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR11" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR11" offset="0x5C068" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR12" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR12" offset="0x5C06C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR13" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR13" offset="0x5C070" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR14" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR14" offset="0x5C074" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR15" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR15" offset="0x5C078" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACVR16" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACVR16" offset="0x5C07C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR1" offset="0x5C080" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR2" offset="0x5C084" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR3" offset="0x5C088" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR4" offset="0x5C08C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR5" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR5" offset="0x5C090" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR6" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR6" offset="0x5C094" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR7" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR7" offset="0x5C098" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR8" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR8" offset="0x5C09C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR9" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR9" offset="0x5C0A0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR10" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR10" offset="0x5C0A4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR11" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR11" offset="0x5C0A8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR12" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR12" offset="0x5C0AC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR13" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR13" offset="0x5C0B0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR14" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR14" offset="0x5C0B4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR15" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR15" offset="0x5C0B8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ACTR16" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ACTR16" offset="0x5C0BC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR1" offset="0x5C0C0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR2" offset="0x5C0C8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR3" offset="0x5C0D0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR4" offset="0x5C0D8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR5" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR5" offset="0x5C0E0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR6" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR6" offset="0x5C0E8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR7" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR7" offset="0x5C0F0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCVR8" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCVR8" offset="0x5C0F8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR1" offset="0x5C100" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR2" offset="0x5C108" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR3" offset="0x5C110" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR4" offset="0x5C118" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR5" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR5" offset="0x5C120" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR6" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR6" offset="0x5C128" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR7" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR7" offset="0x5C130" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DCMR8" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DCMR8" offset="0x5C138" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR1" offset="0x5C140" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR2" offset="0x5C144" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR3" offset="0x5C148" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDVR4" offset="0x5C14C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR1" offset="0x5C150" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR2" offset="0x5C154" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR3" offset="0x5C158" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTENR4" offset="0x5C15C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR1" offset="0x5C160" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR2" offset="0x5C164" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR3" offset="0x5C168" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTRLDEVR4" offset="0x5C16C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR1" offset="0x5C170" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR2" offset="0x5C174" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ12EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR3" offset="0x5C178" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ21EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CNTVR4" offset="0x5C17C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ23EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ12EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ12EVR" offset="0x5C180" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ31EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ21EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ21EVR" offset="0x5C184" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ32EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ23EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ23EVR" offset="0x5C188" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ13EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ31EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ31EVR" offset="0x5C18C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ32EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ32EVR" offset="0x5C190" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQ13EVR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQ13EVR" offset="0x5C194" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SQR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SQR" offset="0x5C19C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR1" offset="0x5C1A0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR2" offset="0x5C1A4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR3" offset="0x5C1A8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_EXTOUTEVR4" offset="0x5C1AC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR1" offset="0x5C1B0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCMR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR2" offset="0x5C1B4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SYNCFR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDCVR3" offset="0x5C1B8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_IDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDCMR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDCMR" offset="0x5C1BC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CCER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_SYNCFR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_SYNCFR" offset="0x5C1E0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTINSELR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_IDR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_IDR" offset="0x5C1E4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TRACEIDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CCER" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CCER" offset="0x5C1E8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PDSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_EXTINSELR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_EXTINSELR" offset="0x5C1EC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITETMIF" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_TRACEIDR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_TRACEIDR" offset="0x5C200" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITMISCOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PDSR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PDSR" offset="0x5C314" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITMISCIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITETMIF" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITETMIF" offset="0x5CED8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITTRIGGERACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITMISCOUT" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITMISCOUT" offset="0x5CEDC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITTRIGGERREQ" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITMISCIN" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITMISCIN" offset="0x5CEE0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITTRIGGERACK" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITTRIGGERACK" offset="0x5CEE4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITTRIGGERREQ" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITTRIGGERREQ" offset="0x5CEE8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITATBDATA0" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITATBDATA0" offset="0x5CEEC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR2" offset="0x5CEF0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR1" offset="0x5CEF4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR0" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITATBCTR0" offset="0x5CEF8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_A_ETM_ITCTRL" offset="0x5CF00" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CLAIMSET" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CLAIMSET" offset="0x5CFA0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_LSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CLAIMCLR" offset="0x5CFA4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_LAR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_LAR" offset="0x5CFB0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_LSR" acronym="DEBUGSS_MSS_R5SS1_A_ETM_LSR" offset="0x5CFB4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS1_A_ETM_AUTHSTATUS" offset="0x5CFB8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DEVID" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DEVID" offset="0x5CFC8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_DEVTYPE" acronym="DEBUGSS_MSS_R5SS1_A_ETM_DEVTYPE" offset="0x5CFCC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR4" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR4" offset="0x5CFD0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR5" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR5" offset="0x5CFD4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR6" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR6" offset="0x5CFD8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR7" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR7" offset="0x5CFDC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR0" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR0" offset="0x5CFE0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR1" offset="0x5CFE4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR2" offset="0x5CFE8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_PIDR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_PIDR3" offset="0x5CFEC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDR0" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDR0" offset="0x5CFF0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDR1" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDR1" offset="0x5CFF4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CR" width="32" begin="31" end="0" resetval="0x0" description="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/Chdfiagc.htmlhttp://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/I84249.html" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDR2" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDR2" offset="0x5CFF8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_A_ETM_CIDR3" acronym="DEBUGSS_MSS_R5SS1_A_ETM_CIDR3" offset="0x5CFFC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TRIGGER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CR" offset="0x5D000" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ASICCTLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CCR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CCR" offset="0x5D004" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TRIGGER" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TRIGGER" offset="0x5D008" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ASICCTLR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ASICCTLR" offset="0x5D00C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TSSCR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SR" offset="0x5D010" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TECR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SCR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SCR" offset="0x5D014" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TEEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TSSCR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TSSCR" offset="0x5D018" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TECR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TECR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TECR2" offset="0x5D01C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_FFRR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TEEVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TEEVR" offset="0x5D020" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_FFLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TECR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TECR1" offset="0x5D024" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDEVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_FFRR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_FFRR" offset="0x5D028" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_FFLR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_FFLR" offset="0x5D02C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_VDEVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_VDEVR" offset="0x5D030" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_VDCR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_VDCR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_VDCR1" offset="0x5D034" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_VDCR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_VDCR2" offset="0x5D038" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_VDCR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_VDCR3" offset="0x5D03C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR1" offset="0x5D040" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR2" offset="0x5D044" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR3" offset="0x5D048" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR4" offset="0x5D04C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR5" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR5" offset="0x5D050" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR6" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR6" offset="0x5D054" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR7" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR7" offset="0x5D058" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR8" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR8" offset="0x5D05C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR9" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR9" offset="0x5D060" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR10" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR10" offset="0x5D064" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR11" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR11" offset="0x5D068" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR12" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR12" offset="0x5D06C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR13" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR13" offset="0x5D070" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACVR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR14" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR14" offset="0x5D074" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR15" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR15" offset="0x5D078" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACVR16" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACVR16" offset="0x5D07C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR1" offset="0x5D080" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR2" offset="0x5D084" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR3" offset="0x5D088" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR4" offset="0x5D08C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR5" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR5" offset="0x5D090" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR6" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR6" offset="0x5D094" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR9" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR7" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR7" offset="0x5D098" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR10" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR8" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR8" offset="0x5D09C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR11" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR9" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR9" offset="0x5D0A0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR12" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR10" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR10" offset="0x5D0A4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR13" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR11" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR11" offset="0x5D0A8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR14" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR12" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR12" offset="0x5D0AC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR15" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR13" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR13" offset="0x5D0B0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ACTR16" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR14" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR14" offset="0x5D0B4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR15" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR15" offset="0x5D0B8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ACTR16" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ACTR16" offset="0x5D0BC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR1" offset="0x5D0C0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR2" offset="0x5D0C8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR3" offset="0x5D0D0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR4" offset="0x5D0D8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR5" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR5" offset="0x5D0E0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCVR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR6" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR6" offset="0x5D0E8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR7" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR7" offset="0x5D0F0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCVR8" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCVR8" offset="0x5D0F8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR1" offset="0x5D100" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR2" offset="0x5D108" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR3" offset="0x5D110" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR4" offset="0x5D118" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR5" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR5" offset="0x5D120" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DCMR8" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR6" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR6" offset="0x5D128" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR7" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR7" offset="0x5D130" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DCMR8" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DCMR8" offset="0x5D138" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR1" offset="0x5D140" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR2" offset="0x5D144" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR3" offset="0x5D148" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDVR4" offset="0x5D14C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR1" offset="0x5D150" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTENR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR2" offset="0x5D154" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR3" offset="0x5D158" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTENR4" offset="0x5D15C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR1" offset="0x5D160" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTRLDEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR2" offset="0x5D164" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR3" offset="0x5D168" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTRLDEVR4" offset="0x5D16C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR1" offset="0x5D170" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CNTVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR2" offset="0x5D174" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ12EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR3" offset="0x5D178" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ21EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CNTVR4" offset="0x5D17C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ23EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ12EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ12EVR" offset="0x5D180" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ31EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ21EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ21EVR" offset="0x5D184" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ32EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ23EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ23EVR" offset="0x5D188" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQ13EVR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ31EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ31EVR" offset="0x5D18C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SQR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ32EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ32EVR" offset="0x5D190" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQ13EVR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQ13EVR" offset="0x5D194" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SQR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SQR" offset="0x5D19C" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR1" offset="0x5D1A0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTOUTEVR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR2" offset="0x5D1A4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR3" offset="0x5D1A8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_EXTOUTEVR4" offset="0x5D1AC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCVR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR1" offset="0x5D1B0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDCMR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR2" offset="0x5D1B4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_SYNCFR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CIDCVR3" offset="0x5D1B8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_IDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CIDCMR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CIDCMR" offset="0x5D1BC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CCER" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_SYNCFR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_SYNCFR" offset="0x5D1E0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_EXTINSELR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_IDR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_IDR" offset="0x5D1E4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_TRACEIDR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CCER" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CCER" offset="0x5D1E8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PDSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_EXTINSELR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_EXTINSELR" offset="0x5D1EC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITETMIF" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_TRACEIDR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_TRACEIDR" offset="0x5D200" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITMISCOUT" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PDSR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PDSR" offset="0x5D314" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITMISCIN" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITETMIF" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITETMIF" offset="0x5DED8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITTRIGGERACK" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITMISCOUT" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITMISCOUT" offset="0x5DEDC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITTRIGGERREQ" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITMISCIN" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITMISCIN" offset="0x5DEE0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBDATA0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITTRIGGERACK" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITTRIGGERACK" offset="0x5DEE4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITTRIGGERREQ" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITTRIGGERREQ" offset="0x5DEE8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITATBDATA0" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITATBDATA0" offset="0x5DEEC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITATBCTR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR2" offset="0x5DEF0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_ITCTRL" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR1" offset="0x5DEF4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CLAIMSET" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR0" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITATBCTR0" offset="0x5DEF8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CLAIMCLR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_ITCTRL" acronym="DEBUGSS_MSS_R5SS1_B_ETM_ITCTRL" offset="0x5DF00" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_LAR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="WO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CLAIMSET" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CLAIMSET" offset="0x5DFA0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_LSR" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CLAIMCLR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CLAIMCLR" offset="0x5DFA4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_AUTHSTATUS" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_LAR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_LAR" offset="0x5DFB0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DEVID" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_LSR" acronym="DEBUGSS_MSS_R5SS1_B_ETM_LSR" offset="0x5DFB4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_DEVTYPE" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_AUTHSTATUS" acronym="DEBUGSS_MSS_R5SS1_B_ETM_AUTHSTATUS" offset="0x5DFB8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR4" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DEVID" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DEVID" offset="0x5DFC8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR5" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_DEVTYPE" acronym="DEBUGSS_MSS_R5SS1_B_ETM_DEVTYPE" offset="0x5DFCC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR6" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR4" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR4" offset="0x5DFD0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR7" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR5" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR5" offset="0x5DFD4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR6" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR6" offset="0x5DFD8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR7" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR7" offset="0x5DFDC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR0" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR0" offset="0x5DFE0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_PIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR1" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR1" offset="0x5DFE4" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR0" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR2" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR2" offset="0x5DFE8" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR1" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_PIDR3" acronym="DEBUGSS_MSS_R5SS1_B_ETM_PIDR3" offset="0x5DFEC" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR2" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="DEBUGSS_MSS_R5SS1_B_ETM_CIDR0" acronym="DEBUGSS_MSS_R5SS1_B_ETM_CIDR0" offset="0x5DFF0" width="32" description="">
		<bitfield id="MSS_R5SS1_ETM_CIDR3" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RO"/>
	</register>
</module>