# parallel2serial_fifobuffer
# p2s interface using synchronous fifo txns
1. Data from registers of parallel interface is stored in FIFO buffer
2. Bits are serially sent through serial interface bitwise.
3. Single clock is used for all the blocks and synchronous operation is expected.
