
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c9c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007e74  08007e74  00017e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082c4  080082c4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080082c4  080082c4  000182c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082cc  080082cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082cc  080082cc  000182cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082d0  080082d0  000182d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080082d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000070  08008344  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08008344  00020450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000241f3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a01  00000000  00000000  00044293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00019c9a  00000000  00000000  00047c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  00061930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016a0  00000000  00000000  00062d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029e02  00000000  00000000  00064430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025300  00000000  00000000  0008e232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001159b5  00000000  00000000  000b3532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001c8ee7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039bc  00000000  00000000  001c8f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007e5c 	.word	0x08007e5c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	08007e5c 	.word	0x08007e5c

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2f>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ec:	bf24      	itt	cs
 80007ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007f6:	d90d      	bls.n	8000814 <__aeabi_d2f+0x30>
 80007f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000800:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000804:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000808:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800080c:	bf08      	it	eq
 800080e:	f020 0001 	biceq.w	r0, r0, #1
 8000812:	4770      	bx	lr
 8000814:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000818:	d121      	bne.n	800085e <__aeabi_d2f+0x7a>
 800081a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800081e:	bfbc      	itt	lt
 8000820:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000824:	4770      	bxlt	lr
 8000826:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800082a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800082e:	f1c2 0218 	rsb	r2, r2, #24
 8000832:	f1c2 0c20 	rsb	ip, r2, #32
 8000836:	fa10 f30c 	lsls.w	r3, r0, ip
 800083a:	fa20 f002 	lsr.w	r0, r0, r2
 800083e:	bf18      	it	ne
 8000840:	f040 0001 	orrne.w	r0, r0, #1
 8000844:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000848:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800084c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000850:	ea40 000c 	orr.w	r0, r0, ip
 8000854:	fa23 f302 	lsr.w	r3, r3, r2
 8000858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800085c:	e7cc      	b.n	80007f8 <__aeabi_d2f+0x14>
 800085e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000862:	d107      	bne.n	8000874 <__aeabi_d2f+0x90>
 8000864:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000868:	bf1e      	ittt	ne
 800086a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800086e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000872:	4770      	bxne	lr
 8000874:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000878:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <__aeabi_uldivmod>:
 8000884:	b953      	cbnz	r3, 800089c <__aeabi_uldivmod+0x18>
 8000886:	b94a      	cbnz	r2, 800089c <__aeabi_uldivmod+0x18>
 8000888:	2900      	cmp	r1, #0
 800088a:	bf08      	it	eq
 800088c:	2800      	cmpeq	r0, #0
 800088e:	bf1c      	itt	ne
 8000890:	f04f 31ff 	movne.w	r1, #4294967295
 8000894:	f04f 30ff 	movne.w	r0, #4294967295
 8000898:	f000 b974 	b.w	8000b84 <__aeabi_idiv0>
 800089c:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008a4:	f000 f806 	bl	80008b4 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4770      	bx	lr

080008b4 <__udivmoddi4>:
 80008b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b8:	9d08      	ldr	r5, [sp, #32]
 80008ba:	4604      	mov	r4, r0
 80008bc:	468e      	mov	lr, r1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d14d      	bne.n	800095e <__udivmoddi4+0xaa>
 80008c2:	428a      	cmp	r2, r1
 80008c4:	4694      	mov	ip, r2
 80008c6:	d969      	bls.n	800099c <__udivmoddi4+0xe8>
 80008c8:	fab2 f282 	clz	r2, r2
 80008cc:	b152      	cbz	r2, 80008e4 <__udivmoddi4+0x30>
 80008ce:	fa01 f302 	lsl.w	r3, r1, r2
 80008d2:	f1c2 0120 	rsb	r1, r2, #32
 80008d6:	fa20 f101 	lsr.w	r1, r0, r1
 80008da:	fa0c fc02 	lsl.w	ip, ip, r2
 80008de:	ea41 0e03 	orr.w	lr, r1, r3
 80008e2:	4094      	lsls	r4, r2
 80008e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e8:	0c21      	lsrs	r1, r4, #16
 80008ea:	fbbe f6f8 	udiv	r6, lr, r8
 80008ee:	fa1f f78c 	uxth.w	r7, ip
 80008f2:	fb08 e316 	mls	r3, r8, r6, lr
 80008f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008fa:	fb06 f107 	mul.w	r1, r6, r7
 80008fe:	4299      	cmp	r1, r3
 8000900:	d90a      	bls.n	8000918 <__udivmoddi4+0x64>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 30ff 	add.w	r0, r6, #4294967295
 800090a:	f080 811f 	bcs.w	8000b4c <__udivmoddi4+0x298>
 800090e:	4299      	cmp	r1, r3
 8000910:	f240 811c 	bls.w	8000b4c <__udivmoddi4+0x298>
 8000914:	3e02      	subs	r6, #2
 8000916:	4463      	add	r3, ip
 8000918:	1a5b      	subs	r3, r3, r1
 800091a:	b2a4      	uxth	r4, r4
 800091c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000920:	fb08 3310 	mls	r3, r8, r0, r3
 8000924:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000928:	fb00 f707 	mul.w	r7, r0, r7
 800092c:	42a7      	cmp	r7, r4
 800092e:	d90a      	bls.n	8000946 <__udivmoddi4+0x92>
 8000930:	eb1c 0404 	adds.w	r4, ip, r4
 8000934:	f100 33ff 	add.w	r3, r0, #4294967295
 8000938:	f080 810a 	bcs.w	8000b50 <__udivmoddi4+0x29c>
 800093c:	42a7      	cmp	r7, r4
 800093e:	f240 8107 	bls.w	8000b50 <__udivmoddi4+0x29c>
 8000942:	4464      	add	r4, ip
 8000944:	3802      	subs	r0, #2
 8000946:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800094a:	1be4      	subs	r4, r4, r7
 800094c:	2600      	movs	r6, #0
 800094e:	b11d      	cbz	r5, 8000958 <__udivmoddi4+0xa4>
 8000950:	40d4      	lsrs	r4, r2
 8000952:	2300      	movs	r3, #0
 8000954:	e9c5 4300 	strd	r4, r3, [r5]
 8000958:	4631      	mov	r1, r6
 800095a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800095e:	428b      	cmp	r3, r1
 8000960:	d909      	bls.n	8000976 <__udivmoddi4+0xc2>
 8000962:	2d00      	cmp	r5, #0
 8000964:	f000 80ef 	beq.w	8000b46 <__udivmoddi4+0x292>
 8000968:	2600      	movs	r6, #0
 800096a:	e9c5 0100 	strd	r0, r1, [r5]
 800096e:	4630      	mov	r0, r6
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	fab3 f683 	clz	r6, r3
 800097a:	2e00      	cmp	r6, #0
 800097c:	d14a      	bne.n	8000a14 <__udivmoddi4+0x160>
 800097e:	428b      	cmp	r3, r1
 8000980:	d302      	bcc.n	8000988 <__udivmoddi4+0xd4>
 8000982:	4282      	cmp	r2, r0
 8000984:	f200 80f9 	bhi.w	8000b7a <__udivmoddi4+0x2c6>
 8000988:	1a84      	subs	r4, r0, r2
 800098a:	eb61 0303 	sbc.w	r3, r1, r3
 800098e:	2001      	movs	r0, #1
 8000990:	469e      	mov	lr, r3
 8000992:	2d00      	cmp	r5, #0
 8000994:	d0e0      	beq.n	8000958 <__udivmoddi4+0xa4>
 8000996:	e9c5 4e00 	strd	r4, lr, [r5]
 800099a:	e7dd      	b.n	8000958 <__udivmoddi4+0xa4>
 800099c:	b902      	cbnz	r2, 80009a0 <__udivmoddi4+0xec>
 800099e:	deff      	udf	#255	; 0xff
 80009a0:	fab2 f282 	clz	r2, r2
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	f040 8092 	bne.w	8000ace <__udivmoddi4+0x21a>
 80009aa:	eba1 010c 	sub.w	r1, r1, ip
 80009ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009b2:	fa1f fe8c 	uxth.w	lr, ip
 80009b6:	2601      	movs	r6, #1
 80009b8:	0c20      	lsrs	r0, r4, #16
 80009ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80009be:	fb07 1113 	mls	r1, r7, r3, r1
 80009c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009c6:	fb0e f003 	mul.w	r0, lr, r3
 80009ca:	4288      	cmp	r0, r1
 80009cc:	d908      	bls.n	80009e0 <__udivmoddi4+0x12c>
 80009ce:	eb1c 0101 	adds.w	r1, ip, r1
 80009d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80009d6:	d202      	bcs.n	80009de <__udivmoddi4+0x12a>
 80009d8:	4288      	cmp	r0, r1
 80009da:	f200 80cb 	bhi.w	8000b74 <__udivmoddi4+0x2c0>
 80009de:	4643      	mov	r3, r8
 80009e0:	1a09      	subs	r1, r1, r0
 80009e2:	b2a4      	uxth	r4, r4
 80009e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009e8:	fb07 1110 	mls	r1, r7, r0, r1
 80009ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009f0:	fb0e fe00 	mul.w	lr, lr, r0
 80009f4:	45a6      	cmp	lr, r4
 80009f6:	d908      	bls.n	8000a0a <__udivmoddi4+0x156>
 80009f8:	eb1c 0404 	adds.w	r4, ip, r4
 80009fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a00:	d202      	bcs.n	8000a08 <__udivmoddi4+0x154>
 8000a02:	45a6      	cmp	lr, r4
 8000a04:	f200 80bb 	bhi.w	8000b7e <__udivmoddi4+0x2ca>
 8000a08:	4608      	mov	r0, r1
 8000a0a:	eba4 040e 	sub.w	r4, r4, lr
 8000a0e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a12:	e79c      	b.n	800094e <__udivmoddi4+0x9a>
 8000a14:	f1c6 0720 	rsb	r7, r6, #32
 8000a18:	40b3      	lsls	r3, r6
 8000a1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a22:	fa20 f407 	lsr.w	r4, r0, r7
 8000a26:	fa01 f306 	lsl.w	r3, r1, r6
 8000a2a:	431c      	orrs	r4, r3
 8000a2c:	40f9      	lsrs	r1, r7
 8000a2e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a32:	fa00 f306 	lsl.w	r3, r0, r6
 8000a36:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a3a:	0c20      	lsrs	r0, r4, #16
 8000a3c:	fa1f fe8c 	uxth.w	lr, ip
 8000a40:	fb09 1118 	mls	r1, r9, r8, r1
 8000a44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a48:	fb08 f00e 	mul.w	r0, r8, lr
 8000a4c:	4288      	cmp	r0, r1
 8000a4e:	fa02 f206 	lsl.w	r2, r2, r6
 8000a52:	d90b      	bls.n	8000a6c <__udivmoddi4+0x1b8>
 8000a54:	eb1c 0101 	adds.w	r1, ip, r1
 8000a58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a5c:	f080 8088 	bcs.w	8000b70 <__udivmoddi4+0x2bc>
 8000a60:	4288      	cmp	r0, r1
 8000a62:	f240 8085 	bls.w	8000b70 <__udivmoddi4+0x2bc>
 8000a66:	f1a8 0802 	sub.w	r8, r8, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	1a09      	subs	r1, r1, r0
 8000a6e:	b2a4      	uxth	r4, r4
 8000a70:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a74:	fb09 1110 	mls	r1, r9, r0, r1
 8000a78:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a7c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a80:	458e      	cmp	lr, r1
 8000a82:	d908      	bls.n	8000a96 <__udivmoddi4+0x1e2>
 8000a84:	eb1c 0101 	adds.w	r1, ip, r1
 8000a88:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a8c:	d26c      	bcs.n	8000b68 <__udivmoddi4+0x2b4>
 8000a8e:	458e      	cmp	lr, r1
 8000a90:	d96a      	bls.n	8000b68 <__udivmoddi4+0x2b4>
 8000a92:	3802      	subs	r0, #2
 8000a94:	4461      	add	r1, ip
 8000a96:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a9a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a9e:	eba1 010e 	sub.w	r1, r1, lr
 8000aa2:	42a1      	cmp	r1, r4
 8000aa4:	46c8      	mov	r8, r9
 8000aa6:	46a6      	mov	lr, r4
 8000aa8:	d356      	bcc.n	8000b58 <__udivmoddi4+0x2a4>
 8000aaa:	d053      	beq.n	8000b54 <__udivmoddi4+0x2a0>
 8000aac:	b15d      	cbz	r5, 8000ac6 <__udivmoddi4+0x212>
 8000aae:	ebb3 0208 	subs.w	r2, r3, r8
 8000ab2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ab6:	fa01 f707 	lsl.w	r7, r1, r7
 8000aba:	fa22 f306 	lsr.w	r3, r2, r6
 8000abe:	40f1      	lsrs	r1, r6
 8000ac0:	431f      	orrs	r7, r3
 8000ac2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ac6:	2600      	movs	r6, #0
 8000ac8:	4631      	mov	r1, r6
 8000aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ace:	f1c2 0320 	rsb	r3, r2, #32
 8000ad2:	40d8      	lsrs	r0, r3
 8000ad4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad8:	fa21 f303 	lsr.w	r3, r1, r3
 8000adc:	4091      	lsls	r1, r2
 8000ade:	4301      	orrs	r1, r0
 8000ae0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000aec:	fb07 3610 	mls	r6, r7, r0, r3
 8000af0:	0c0b      	lsrs	r3, r1, #16
 8000af2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000af6:	fb00 f60e 	mul.w	r6, r0, lr
 8000afa:	429e      	cmp	r6, r3
 8000afc:	fa04 f402 	lsl.w	r4, r4, r2
 8000b00:	d908      	bls.n	8000b14 <__udivmoddi4+0x260>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b0a:	d22f      	bcs.n	8000b6c <__udivmoddi4+0x2b8>
 8000b0c:	429e      	cmp	r6, r3
 8000b0e:	d92d      	bls.n	8000b6c <__udivmoddi4+0x2b8>
 8000b10:	3802      	subs	r0, #2
 8000b12:	4463      	add	r3, ip
 8000b14:	1b9b      	subs	r3, r3, r6
 8000b16:	b289      	uxth	r1, r1
 8000b18:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b1c:	fb07 3316 	mls	r3, r7, r6, r3
 8000b20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b24:	fb06 f30e 	mul.w	r3, r6, lr
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x28a>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b34:	d216      	bcs.n	8000b64 <__udivmoddi4+0x2b0>
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d914      	bls.n	8000b64 <__udivmoddi4+0x2b0>
 8000b3a:	3e02      	subs	r6, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	1ac9      	subs	r1, r1, r3
 8000b40:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b44:	e738      	b.n	80009b8 <__udivmoddi4+0x104>
 8000b46:	462e      	mov	r6, r5
 8000b48:	4628      	mov	r0, r5
 8000b4a:	e705      	b.n	8000958 <__udivmoddi4+0xa4>
 8000b4c:	4606      	mov	r6, r0
 8000b4e:	e6e3      	b.n	8000918 <__udivmoddi4+0x64>
 8000b50:	4618      	mov	r0, r3
 8000b52:	e6f8      	b.n	8000946 <__udivmoddi4+0x92>
 8000b54:	454b      	cmp	r3, r9
 8000b56:	d2a9      	bcs.n	8000aac <__udivmoddi4+0x1f8>
 8000b58:	ebb9 0802 	subs.w	r8, r9, r2
 8000b5c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b60:	3801      	subs	r0, #1
 8000b62:	e7a3      	b.n	8000aac <__udivmoddi4+0x1f8>
 8000b64:	4646      	mov	r6, r8
 8000b66:	e7ea      	b.n	8000b3e <__udivmoddi4+0x28a>
 8000b68:	4620      	mov	r0, r4
 8000b6a:	e794      	b.n	8000a96 <__udivmoddi4+0x1e2>
 8000b6c:	4640      	mov	r0, r8
 8000b6e:	e7d1      	b.n	8000b14 <__udivmoddi4+0x260>
 8000b70:	46d0      	mov	r8, sl
 8000b72:	e77b      	b.n	8000a6c <__udivmoddi4+0x1b8>
 8000b74:	3b02      	subs	r3, #2
 8000b76:	4461      	add	r1, ip
 8000b78:	e732      	b.n	80009e0 <__udivmoddi4+0x12c>
 8000b7a:	4630      	mov	r0, r6
 8000b7c:	e709      	b.n	8000992 <__udivmoddi4+0xde>
 8000b7e:	4464      	add	r4, ip
 8000b80:	3802      	subs	r0, #2
 8000b82:	e742      	b.n	8000a0a <__udivmoddi4+0x156>

08000b84 <__aeabi_idiv0>:
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <cfPhaseLockedLoop>:

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 8000b88:	ee20 1a01 	vmul.f32	s2, s0, s2
 8000b8c:	edd0 7a00 	vldr	s15, [r0]
 8000b90:	ee31 1a27 	vadd.f32	s2, s2, s15
 8000b94:	ed80 1a00 	vstr	s2, [r0]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 8000b98:	ee20 0a20 	vmul.f32	s0, s0, s1

	return ElectAngVeloEstimate;
}
 8000b9c:	ee31 0a00 	vadd.f32	s0, s2, s0
 8000ba0:	4770      	bx	lr

08000ba2 <gfDivideAvoidZero>:
#include "GeneralFunctions.h"
#include "GlobalConstants.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
	float result;
	if ( den >= 0 && den < threshold )
 8000ba2:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8000ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000baa:	db04      	blt.n	8000bb6 <gfDivideAvoidZero+0x14>
 8000bac:	eef4 0ac1 	vcmpe.f32	s1, s2
 8000bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb4:	d411      	bmi.n	8000bda <gfDivideAvoidZero+0x38>
		den = threshold;
	else if( den < 0 && den > -threshold)
 8000bb6:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8000bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bbe:	d402      	bmi.n	8000bc6 <gfDivideAvoidZero+0x24>
		den = -threshold;

	result = num / den;
	return result;
}
 8000bc0:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8000bc4:	4770      	bx	lr
	else if( den < 0 && den > -threshold)
 8000bc6:	eeb1 1a41 	vneg.f32	s2, s2
 8000bca:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8000bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd2:	d5f5      	bpl.n	8000bc0 <gfDivideAvoidZero+0x1e>
		den = -threshold;
 8000bd4:	eef0 0a41 	vmov.f32	s1, s2
 8000bd8:	e7f2      	b.n	8000bc0 <gfDivideAvoidZero+0x1e>
		den = threshold;
 8000bda:	eef0 0a41 	vmov.f32	s1, s2
 8000bde:	e7ef      	b.n	8000bc0 <gfDivideAvoidZero+0x1e>

08000be0 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000be0:	b508      	push	{r3, lr}
	theta = fmodf(theta, TWOPI);
 8000be2:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8000c1c <gfWrapTheta+0x3c>
 8000be6:	f006 f9eb 	bl	8006fc0 <fmodf>
	if( theta > PI)
 8000bea:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8000c20 <gfWrapTheta+0x40>
 8000bee:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf6:	dd04      	ble.n	8000c02 <gfWrapTheta+0x22>
		theta -= TWOPI;
 8000bf8:	eddf 7a08 	vldr	s15, [pc, #32]	; 8000c1c <gfWrapTheta+0x3c>
 8000bfc:	ee30 0a67 	vsub.f32	s0, s0, s15
	else if( theta < -PI)
		theta += TWOPI;

	return theta;
}
 8000c00:	bd08      	pop	{r3, pc}
	else if( theta < -PI)
 8000c02:	eddf 7a08 	vldr	s15, [pc, #32]	; 8000c24 <gfWrapTheta+0x44>
 8000c06:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0e:	d5f7      	bpl.n	8000c00 <gfWrapTheta+0x20>
		theta += TWOPI;
 8000c10:	eddf 7a02 	vldr	s15, [pc, #8]	; 8000c1c <gfWrapTheta+0x3c>
 8000c14:	ee30 0a27 	vadd.f32	s0, s0, s15
	return theta;
 8000c18:	e7f2      	b.n	8000c00 <gfWrapTheta+0x20>
 8000c1a:	bf00      	nop
 8000c1c:	40c90fdb 	.word	0x40c90fdb
 8000c20:	40490fdb 	.word	0x40490fdb
 8000c24:	c0490fdb 	.word	0xc0490fdb

08000c28 <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 8000c28:	eef0 7a40 	vmov.f32	s15, s0
 8000c2c:	eeb0 0a41 	vmov.f32	s0, s2
	if(input > Upper) input = Upper;
 8000c30:	eef4 7ae0 	vcmpe.f32	s15, s1
 8000c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c38:	dc01      	bgt.n	8000c3e <gUpperLowerLimit+0x16>
 8000c3a:	eef0 0a67 	vmov.f32	s1, s15
	if(input < Lower) input = Lower;
 8000c3e:	eef4 0ac0 	vcmpe.f32	s1, s0
 8000c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c46:	d401      	bmi.n	8000c4c <gUpperLowerLimit+0x24>
 8000c48:	eeb0 0a60 	vmov.f32	s0, s1
	return input;
}
 8000c4c:	4770      	bx	lr

08000c4e <gOffDuty>:

void gOffDuty(float* Duty, int8_t* outputMode){
	outputMode[0] = OUTPUTMODE_OPEN;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	700b      	strb	r3, [r1, #0]
	outputMode[1] = OUTPUTMODE_OPEN;
 8000c52:	704b      	strb	r3, [r1, #1]
	outputMode[2] = OUTPUTMODE_OPEN;
 8000c54:	708b      	strb	r3, [r1, #2]
	Duty[0] = 0.0f;
 8000c56:	2300      	movs	r3, #0
 8000c58:	6003      	str	r3, [r0, #0]
	Duty[1] = 0.0f;
 8000c5a:	6043      	str	r3, [r0, #4]
	Duty[2] = 0.0f;
 8000c5c:	6083      	str	r3, [r0, #8]
}
 8000c5e:	4770      	bx	lr

08000c60 <gLPF>:
	// Under approximation  1/wc >> Ts
	// time constant tau = 1/wc
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 8000c60:	ee20 1a81 	vmul.f32	s2, s1, s2
	yn_1 = *y;
 8000c64:	ed90 7a00 	vldr	s14, [r0]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 8000c68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000c6c:	ee77 7ac1 	vsub.f32	s15, s15, s2
 8000c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c74:	ee21 1a00 	vmul.f32	s2, s2, s0
 8000c78:	ee77 7a81 	vadd.f32	s15, s15, s2
 8000c7c:	edc0 7a00 	vstr	s15, [r0]
}
 8000c80:	4770      	bx	lr

08000c82 <gRateLimit>:
	// time constant tau = 1/wc
	float dy;
	float yn_1;
	float ytmp;

	dy = RateLimit * Ts;
 8000c82:	ee60 0a81 	vmul.f32	s1, s1, s2
	yn_1 = *y;
 8000c86:	edd0 7a00 	vldr	s15, [r0]

	if( r > yn_1 )
 8000c8a:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c92:	d504      	bpl.n	8000c9e <gRateLimit+0x1c>
		ytmp = yn_1 + dy;
 8000c94:	ee30 7aa7 	vadd.f32	s14, s1, s15
	else if( r < yn_1 )
		ytmp = yn_1 - dy;

	//ytmp = gUpperLowerLimit(ytmp, r, -1.0f * r);

	*y = ytmp;
 8000c98:	ed80 7a00 	vstr	s14, [r0]

}
 8000c9c:	4770      	bx	lr
	else if( r < yn_1 )
 8000c9e:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca6:	ddf7      	ble.n	8000c98 <gRateLimit+0x16>
		ytmp = yn_1 - dy;
 8000ca8:	ee37 7ae0 	vsub.f32	s14, s15, s1
 8000cac:	e7f4      	b.n	8000c98 <gRateLimit+0x16>
	...

08000cb0 <slctPosModeForSensorless>:
			*drvMode = DRVMODE_VECTORCONTROL;
	}
}

static void slctPosModeForSensorless(float electAngVelo, uint8_t* posMode){
	if (electAngVelo < 200.0f)
 8000cb0:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000ccc <slctPosModeForSensorless+0x1c>
 8000cb4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbc:	d502      	bpl.n	8000cc4 <slctPosModeForSensorless+0x14>
		*posMode = POSMODE_FREERUN;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	7003      	strb	r3, [r0, #0]
 8000cc2:	4770      	bx	lr
	else
		*posMode = POSMODE_SENSORLESS;
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	7003      	strb	r3, [r0, #0]
}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	43480000 	.word	0x43480000

08000cd0 <slctDrvModeForSensorless>:

static void slctDrvModeForSensorless(float electAngVelo, uint8_t* drvMode){
	if (electAngVelo < 400.0f)
 8000cd0:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000cec <slctDrvModeForSensorless+0x1c>
 8000cd4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cdc:	d502      	bpl.n	8000ce4 <slctDrvModeForSensorless+0x14>
	//if(gButton1 == 0)
		*drvMode = DRVMODE_OPENLOOP;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	7003      	strb	r3, [r0, #0]
 8000ce2:	4770      	bx	lr
	else
		*drvMode = DRVMODE_VECTORCONTROL;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	7003      	strb	r3, [r0, #0]
}
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	43c80000 	.word	0x43c80000

08000cf0 <slctElectAngleFromPosMode>:

void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo){
 8000cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf2:	b08b      	sub	sp, #44	; 0x2c
 8000cf4:	460d      	mov	r5, r1
 8000cf6:	4614      	mov	r4, r2
	uint8_t flgInit;
	uint8_t flgPLL;

	switch(posMode){
 8000cf8:	2804      	cmp	r0, #4
 8000cfa:	d863      	bhi.n	8000dc4 <slctElectAngleFromPosMode+0xd4>
 8000cfc:	e8df f000 	tbb	[pc, r0]
 8000d00:	40360a03 	.word	0x40360a03
 8000d04:	4a          	.byte	0x4a
 8000d05:	00          	.byte	0x00
	case POSMODE_STOP:
		*electAngle = 0.0f;
 8000d06:	2300      	movs	r3, #0
 8000d08:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0.0f;
 8000d0a:	6013      	str	r3, [r2, #0]
		sElectAngVeloRef = 0.0f;
 8000d0c:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <slctElectAngleFromPosMode+0xdc>)
 8000d0e:	6013      	str	r3, [r2, #0]
	default:
		*electAngle = 0;
		*electAngVelo = 0;
		break;
	}
}
 8000d10:	b00b      	add	sp, #44	; 0x2c
 8000d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*electAngVelo = sElectAngVeloRefRateLimit;
 8000d14:	4b2e      	ldr	r3, [pc, #184]	; (8000dd0 <slctElectAngleFromPosMode+0xe0>)
 8000d16:	edd3 7a00 	vldr	s15, [r3]
 8000d1a:	edc2 7a00 	vstr	s15, [r2]
		sElectAngleFreerun += sElectAngVeloRefRateLimit * CARRIERCYCLE ;
 8000d1e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000dd4 <slctElectAngleFromPosMode+0xe4>
 8000d22:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8000d26:	4b2c      	ldr	r3, [pc, #176]	; (8000dd8 <slctElectAngleFromPosMode+0xe8>)
 8000d28:	edd3 7a00 	vldr	s15, [r3]
 8000d2c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8000d30:	ed83 0a00 	vstr	s0, [r3]
		*electAngle = gfWrapTheta(sElectAngleFreerun);
 8000d34:	f7ff ff54 	bl	8000be0 <gfWrapTheta>
 8000d38:	ed85 0a00 	vstr	s0, [r5]
		calcElectAngleEstimate(flgInit, sVectorControlData, &sElectAngleEstimateData);
 8000d3c:	4e27      	ldr	r6, [pc, #156]	; (8000ddc <slctElectAngleFromPosMode+0xec>)
 8000d3e:	4f28      	ldr	r7, [pc, #160]	; (8000de0 <slctElectAngleFromPosMode+0xf0>)
 8000d40:	9708      	str	r7, [sp, #32]
 8000d42:	46ec      	mov	ip, sp
 8000d44:	f106 0e0c 	add.w	lr, r6, #12
 8000d48:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000d4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000d50:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8000d54:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8000d58:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f001 f83f 	bl	8001de0 <calcElectAngleEstimate>
		sElectAngleEstimateData.electAngleEstimate = *electAngle;
 8000d62:	682b      	ldr	r3, [r5, #0]
 8000d64:	607b      	str	r3, [r7, #4]
		sElectAngleEstimateData.electAngVeloEstimate = *electAngVelo;
 8000d66:	6823      	ldr	r3, [r4, #0]
 8000d68:	60bb      	str	r3, [r7, #8]
		break;
 8000d6a:	e7d1      	b.n	8000d10 <slctElectAngleFromPosMode+0x20>
		calcElectAngle(gHall, gElectFreq, flgPLL, electAngle, electAngVelo);
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	460a      	mov	r2, r1
 8000d70:	2100      	movs	r1, #0
 8000d72:	481c      	ldr	r0, [pc, #112]	; (8000de4 <slctElectAngleFromPosMode+0xf4>)
 8000d74:	ed90 0a00 	vldr	s0, [r0]
 8000d78:	481b      	ldr	r0, [pc, #108]	; (8000de8 <slctElectAngleFromPosMode+0xf8>)
 8000d7a:	f000 faef 	bl	800135c <calcElectAngle>
		break;
 8000d7e:	e7c7      	b.n	8000d10 <slctElectAngleFromPosMode+0x20>
		calcElectAngle(gHall, gElectFreq, flgPLL, electAngle, electAngVelo);
 8000d80:	4613      	mov	r3, r2
 8000d82:	460a      	mov	r2, r1
 8000d84:	2101      	movs	r1, #1
 8000d86:	4817      	ldr	r0, [pc, #92]	; (8000de4 <slctElectAngleFromPosMode+0xf4>)
 8000d88:	ed90 0a00 	vldr	s0, [r0]
 8000d8c:	4816      	ldr	r0, [pc, #88]	; (8000de8 <slctElectAngleFromPosMode+0xf8>)
 8000d8e:	f000 fae5 	bl	800135c <calcElectAngle>
		break;
 8000d92:	e7bd      	b.n	8000d10 <slctElectAngleFromPosMode+0x20>
		calcElectAngleEstimate(flgInit, sVectorControlData, &sElectAngleEstimateData);
 8000d94:	4e11      	ldr	r6, [pc, #68]	; (8000ddc <slctElectAngleFromPosMode+0xec>)
 8000d96:	4f12      	ldr	r7, [pc, #72]	; (8000de0 <slctElectAngleFromPosMode+0xf0>)
 8000d98:	9708      	str	r7, [sp, #32]
 8000d9a:	46ec      	mov	ip, sp
 8000d9c:	f106 0e0c 	add.w	lr, r6, #12
 8000da0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000da4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000da8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8000dac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8000db0:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000db4:	2001      	movs	r0, #1
 8000db6:	f001 f813 	bl	8001de0 <calcElectAngleEstimate>
		*electAngle = sElectAngleEstimateData.electAngleEstimate;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	602b      	str	r3, [r5, #0]
		*electAngVelo = sElectAngleEstimateData.electAngVeloEstimate;
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	6023      	str	r3, [r4, #0]
		break;
 8000dc2:	e7a5      	b.n	8000d10 <slctElectAngleFromPosMode+0x20>
		*electAngle = 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0;
 8000dc8:	6013      	str	r3, [r2, #0]
}
 8000dca:	e7a1      	b.n	8000d10 <slctElectAngleFromPosMode+0x20>
 8000dcc:	200000bc 	.word	0x200000bc
 8000dd0:	200000c0 	.word	0x200000c0
 8000dd4:	4684d000 	.word	0x4684d000
 8000dd8:	200000d4 	.word	0x200000d4
 8000ddc:	20000100 	.word	0x20000100
 8000de0:	200000c8 	.word	0x200000c8
 8000de4:	20000094 	.word	0x20000094
 8000de8:	20000098 	.word	0x20000098
 8000dec:	00000000 	.word	0x00000000

08000df0 <slctCntlFromDrvMode>:

void slctCntlFromDrvMode(uint8_t drvMode, struct SensorData sensData, struct VectorControlData *vectorControlData, float* Duty, int8_t* outputMode){
 8000df0:	b084      	sub	sp, #16
 8000df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000df6:	b08a      	sub	sp, #40	; 0x28
 8000df8:	4604      	mov	r4, r0
 8000dfa:	a811      	add	r0, sp, #68	; 0x44
 8000dfc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000e00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
	float VamRef;
	float ModRef = 1.13;
	float ModErr;

	//Idq_ref[0] = 0.0f;
	ModErr = ModRef - vectorControlData->Mod;
 8000e04:	edd8 7a0a 	vldr	s15, [r8, #40]	; 0x28
	sId_ref_i = sId_ref_i + 0.0003 * ModErr;
 8000e08:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8000f08 <slctCntlFromDrvMode+0x118>
 8000e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e10:	ee17 0a90 	vmov	r0, s15
 8000e14:	f7ff fc8e 	bl	8000734 <__aeabi_f2d>
 8000e18:	a339      	add	r3, pc, #228	; (adr r3, 8000f00 <slctCntlFromDrvMode+0x110>)
 8000e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e1e:	f7ff f9fb 	bl	8000218 <__aeabi_dmul>
 8000e22:	4606      	mov	r6, r0
 8000e24:	460f      	mov	r7, r1
 8000e26:	4d39      	ldr	r5, [pc, #228]	; (8000f0c <slctCntlFromDrvMode+0x11c>)
 8000e28:	6828      	ldr	r0, [r5, #0]
 8000e2a:	f7ff fc83 	bl	8000734 <__aeabi_f2d>
 8000e2e:	4632      	mov	r2, r6
 8000e30:	463b      	mov	r3, r7
 8000e32:	f7ff fb21 	bl	8000478 <__adddf3>
 8000e36:	f7ff fcd5 	bl	80007e4 <__aeabi_d2f>
 8000e3a:	ee07 0a90 	vmov	s15, r0
 8000e3e:	6028      	str	r0, [r5, #0]

	if( sId_ref_i > 0)
 8000e40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e48:	dd01      	ble.n	8000e4e <slctCntlFromDrvMode+0x5e>
			sId_ref_i = 0;
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	602a      	str	r2, [r5, #0]
	if( sId_ref_i < -1.0f)
 8000e4e:	4b2f      	ldr	r3, [pc, #188]	; (8000f0c <slctCntlFromDrvMode+0x11c>)
 8000e50:	ed93 7a00 	vldr	s14, [r3]
 8000e54:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8000e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e60:	d411      	bmi.n	8000e86 <slctCntlFromDrvMode+0x96>
				sId_ref_i = -1.0f;

	Idq_ref[0] = sId_ref_i;
 8000e62:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <slctCntlFromDrvMode+0x11c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	9308      	str	r3, [sp, #32]

	Idq_ref[1] = IQREFMAX * gVolume;
 8000e68:	4b29      	ldr	r3, [pc, #164]	; (8000f10 <slctCntlFromDrvMode+0x120>)
 8000e6a:	edd3 7a00 	vldr	s15, [r3]
 8000e6e:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24

	switch(drvMode){
 8000e72:	2c02      	cmp	r4, #2
 8000e74:	d013      	beq.n	8000e9e <slctCntlFromDrvMode+0xae>
 8000e76:	2c04      	cmp	r4, #4
 8000e78:	d032      	beq.n	8000ee0 <slctCntlFromDrvMode+0xf0>
 8000e7a:	b13c      	cbz	r4, 8000e8c <slctCntlFromDrvMode+0x9c>
			break;
		case DRVMODE_VECTORCONTROL:
			VectorControlTasks(Idq_ref, sensData, vectorControlData, Duty, outputMode);
			break;
		default :
			gOffDuty(Duty, outputMode);
 8000e7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8000e7e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8000e80:	f7ff fee5 	bl	8000c4e <gOffDuty>
	}
}
 8000e84:	e006      	b.n	8000e94 <slctCntlFromDrvMode+0xa4>
				sId_ref_i = -1.0f;
 8000e86:	edc3 7a00 	vstr	s15, [r3]
 8000e8a:	e7ea      	b.n	8000e62 <slctCntlFromDrvMode+0x72>
			gOffDuty(Duty, outputMode);
 8000e8c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8000e8e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8000e90:	f7ff fedd 	bl	8000c4e <gOffDuty>
}
 8000e94:	b00a      	add	sp, #40	; 0x28
 8000e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000e9a:	b004      	add	sp, #16
 8000e9c:	4770      	bx	lr
			VamRef = sSensData.Vdc * SQRT3DIV2_DIV2 * ( 0.3f + 0.7f * gVolume);//sElectAngVeloRefRateLimit * 0.001 );
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <slctCntlFromDrvMode+0x124>)
 8000ea0:	ed93 0a05 	vldr	s0, [r3, #20]
 8000ea4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8000f18 <slctCntlFromDrvMode+0x128>
 8000ea8:	ee20 0a07 	vmul.f32	s0, s0, s14
 8000eac:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000f1c <slctCntlFromDrvMode+0x12c>
 8000eb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb4:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000f20 <slctCntlFromDrvMode+0x130>
 8000eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
			OpenLoopTasks(VamRef, sensData, vectorControlData, Duty, outputMode);
 8000ebc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8000ebe:	9305      	str	r3, [sp, #20]
 8000ec0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8000ec2:	9304      	str	r3, [sp, #16]
 8000ec4:	f8cd 800c 	str.w	r8, [sp, #12]
 8000ec8:	ab15      	add	r3, sp, #84	; 0x54
 8000eca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000ece:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8000ed2:	ab11      	add	r3, sp, #68	; 0x44
 8000ed4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ed6:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000eda:	f000 fda3 	bl	8001a24 <OpenLoopTasks>
			break;
 8000ede:	e7d9      	b.n	8000e94 <slctCntlFromDrvMode+0xa4>
			VectorControlTasks(Idq_ref, sensData, vectorControlData, Duty, outputMode);
 8000ee0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8000ee2:	9306      	str	r3, [sp, #24]
 8000ee4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8000ee6:	9305      	str	r3, [sp, #20]
 8000ee8:	f8cd 8010 	str.w	r8, [sp, #16]
 8000eec:	ab14      	add	r3, sp, #80	; 0x50
 8000eee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ef0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8000ef4:	ab11      	add	r3, sp, #68	; 0x44
 8000ef6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ef8:	a808      	add	r0, sp, #32
 8000efa:	f000 fb33 	bl	8001564 <VectorControlTasks>
			break;
 8000efe:	e7c9      	b.n	8000e94 <slctCntlFromDrvMode+0xa4>
 8000f00:	30553261 	.word	0x30553261
 8000f04:	3f33a92a 	.word	0x3f33a92a
 8000f08:	3f90a3d7 	.word	0x3f90a3d7
 8000f0c:	200000d8 	.word	0x200000d8
 8000f10:	200000a4 	.word	0x200000a4
 8000f14:	200000e4 	.word	0x200000e4
 8000f18:	3f1cc471 	.word	0x3f1cc471
 8000f1c:	3f333333 	.word	0x3f333333
 8000f20:	3e99999a 	.word	0x3e99999a

08000f24 <Sequence>:
void Sequence(void){
 8000f24:	b570      	push	{r4, r5, r6, lr}
 8000f26:	b088      	sub	sp, #32
	gButton1 = readButton1();
 8000f28:	f000 f89c 	bl	8001064 <readButton1>
 8000f2c:	4b3a      	ldr	r3, [pc, #232]	; (8001018 <Sequence+0xf4>)
 8000f2e:	7018      	strb	r0, [r3, #0]
	gVolume = readVolume();
 8000f30:	f000 f8d8 	bl	80010e4 <readVolume>
 8000f34:	4b39      	ldr	r3, [pc, #228]	; (800101c <Sequence+0xf8>)
 8000f36:	ed83 0a00 	vstr	s0, [r3]
	readHallSignal(gHall);
 8000f3a:	4839      	ldr	r0, [pc, #228]	; (8001020 <Sequence+0xfc>)
 8000f3c:	f000 f93e 	bl	80011bc <readHallSignal>
	readElectFreqFromHallSignal(&gElectFreq);
 8000f40:	4838      	ldr	r0, [pc, #224]	; (8001024 <Sequence+0x100>)
 8000f42:	f000 f953 	bl	80011ec <readElectFreqFromHallSignal>
	readCurrent(gIuvw_AD, sSensData.Iuvw);
 8000f46:	4c38      	ldr	r4, [pc, #224]	; (8001028 <Sequence+0x104>)
 8000f48:	f104 0108 	add.w	r1, r4, #8
 8000f4c:	4837      	ldr	r0, [pc, #220]	; (800102c <Sequence+0x108>)
 8000f4e:	f000 f8f5 	bl	800113c <readCurrent>
	sSensData.Vdc = readVdc();
 8000f52:	f000 f8e3 	bl	800111c <readVdc>
 8000f56:	eef0 0a40 	vmov.f32	s1, s0
 8000f5a:	ed84 0a05 	vstr	s0, [r4, #20]
	sSensData.twoDivVdc = gfDivideAvoidZero(2.0f, sSensData.Vdc, 1.0f);;
 8000f5e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8000f62:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8000f66:	f7ff fe1c 	bl	8000ba2 <gfDivideAvoidZero>
 8000f6a:	ed84 0a06 	vstr	s0, [r4, #24]
	if(sInitCnt < 500){
 8000f6e:	4b30      	ldr	r3, [pc, #192]	; (8001030 <Sequence+0x10c>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f76:	d231      	bcs.n	8000fdc <Sequence+0xb8>
		sInitCnt++;
 8000f78:	3301      	adds	r3, #1
 8000f7a:	4a2d      	ldr	r2, [pc, #180]	; (8001030 <Sequence+0x10c>)
 8000f7c:	8013      	strh	r3, [r2, #0]
		sPosMode = POSMODE_HALL;
 8000f7e:	4b2d      	ldr	r3, [pc, #180]	; (8001034 <Sequence+0x110>)
 8000f80:	2202      	movs	r2, #2
 8000f82:	701a      	strb	r2, [r3, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 8000f84:	4b2c      	ldr	r3, [pc, #176]	; (8001038 <Sequence+0x114>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
		sElectAngVeloRefRateLimit = 0;
 8000f8a:	4b2c      	ldr	r3, [pc, #176]	; (800103c <Sequence+0x118>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
	slctElectAngleFromPosMode(sPosMode, &sElectAngle, &sElectAngVelo);
 8000f90:	4d2b      	ldr	r5, [pc, #172]	; (8001040 <Sequence+0x11c>)
 8000f92:	4e2c      	ldr	r6, [pc, #176]	; (8001044 <Sequence+0x120>)
 8000f94:	462a      	mov	r2, r5
 8000f96:	4631      	mov	r1, r6
 8000f98:	4b26      	ldr	r3, [pc, #152]	; (8001034 <Sequence+0x110>)
 8000f9a:	7818      	ldrb	r0, [r3, #0]
 8000f9c:	f7ff fea8 	bl	8000cf0 <slctElectAngleFromPosMode>
	sSensData.electAngle = sElectAngle;
 8000fa0:	4c21      	ldr	r4, [pc, #132]	; (8001028 <Sequence+0x104>)
 8000fa2:	6833      	ldr	r3, [r6, #0]
 8000fa4:	6023      	str	r3, [r4, #0]
	sSensData.electAngVelo = sElectAngVelo;
 8000fa6:	682b      	ldr	r3, [r5, #0]
 8000fa8:	6063      	str	r3, [r4, #4]
	slctCntlFromDrvMode(sDrvMode, sSensData, &sVectorControlData, sDuty, sOutputMode);
 8000faa:	4e27      	ldr	r6, [pc, #156]	; (8001048 <Sequence+0x124>)
 8000fac:	9606      	str	r6, [sp, #24]
 8000fae:	4d27      	ldr	r5, [pc, #156]	; (800104c <Sequence+0x128>)
 8000fb0:	9505      	str	r5, [sp, #20]
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <Sequence+0x12c>)
 8000fb4:	9304      	str	r3, [sp, #16]
 8000fb6:	f104 030c 	add.w	r3, r4, #12
 8000fba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fbc:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8000fc0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000fc4:	481c      	ldr	r0, [pc, #112]	; (8001038 <Sequence+0x114>)
 8000fc6:	7800      	ldrb	r0, [r0, #0]
 8000fc8:	f7ff ff12 	bl	8000df0 <slctCntlFromDrvMode>
	writeOutputMode(sOutputMode);
 8000fcc:	4630      	mov	r0, r6
 8000fce:	f000 f947 	bl	8001260 <writeOutputMode>
	writeDuty(sDuty);
 8000fd2:	4628      	mov	r0, r5
 8000fd4:	f000 f97a 	bl	80012cc <writeDuty>
}
 8000fd8:	b008      	add	sp, #32
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
		sElectAngVeloRef = 2000.0f * gVolume;//1000.0f * gButton1;//2000.0f * gVolume;
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	; (800101c <Sequence+0xf8>)
 8000fde:	ed93 0a00 	vldr	s0, [r3]
 8000fe2:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8001054 <Sequence+0x130>
 8000fe6:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000fea:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <Sequence+0x134>)
 8000fec:	ed83 0a00 	vstr	s0, [r3]
		gRateLimit(sElectAngVeloRef, 200.0f, CARRIERCYCLE, &sElectAngVeloRefRateLimit);
 8000ff0:	4c12      	ldr	r4, [pc, #72]	; (800103c <Sequence+0x118>)
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	ed9f 1a19 	vldr	s2, [pc, #100]	; 800105c <Sequence+0x138>
 8000ff8:	eddf 0a19 	vldr	s1, [pc, #100]	; 8001060 <Sequence+0x13c>
 8000ffc:	f7ff fe41 	bl	8000c82 <gRateLimit>
		slctPosModeForSensorless(sElectAngVeloRefRateLimit, &sPosMode);
 8001000:	480c      	ldr	r0, [pc, #48]	; (8001034 <Sequence+0x110>)
 8001002:	ed94 0a00 	vldr	s0, [r4]
 8001006:	f7ff fe53 	bl	8000cb0 <slctPosModeForSensorless>
		slctDrvModeForSensorless(sElectAngVeloRefRateLimit, &sDrvMode);
 800100a:	480b      	ldr	r0, [pc, #44]	; (8001038 <Sequence+0x114>)
 800100c:	ed94 0a00 	vldr	s0, [r4]
 8001010:	f7ff fe5e 	bl	8000cd0 <slctDrvModeForSensorless>
 8001014:	e7bc      	b.n	8000f90 <Sequence+0x6c>
 8001016:	bf00      	nop
 8001018:	20000090 	.word	0x20000090
 800101c:	200000a4 	.word	0x200000a4
 8001020:	20000098 	.word	0x20000098
 8001024:	20000094 	.word	0x20000094
 8001028:	200000e4 	.word	0x200000e4
 800102c:	2000009c 	.word	0x2000009c
 8001030:	200000dc 	.word	0x200000dc
 8001034:	200000e3 	.word	0x200000e3
 8001038:	200000a8 	.word	0x200000a8
 800103c:	200000c0 	.word	0x200000c0
 8001040:	200000b8 	.word	0x200000b8
 8001044:	200000c4 	.word	0x200000c4
 8001048:	200000e0 	.word	0x200000e0
 800104c:	200000ac 	.word	0x200000ac
 8001050:	20000100 	.word	0x20000100
 8001054:	44fa0000 	.word	0x44fa0000
 8001058:	200000bc 	.word	0x200000bc
 800105c:	3876b949 	.word	0x3876b949
 8001060:	43480000 	.word	0x43480000

08001064 <readButton1>:
static uint32_t sInputCaptureCnt_pre;


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 8001064:	b500      	push	{lr}
 8001066:	b083      	sub	sp, #12
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8001068:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <readButton1+0x1c>)
 800106e:	f003 fcfd 	bl	8004a6c <HAL_GPIO_ReadPin>
 8001072:	f88d 0007 	strb.w	r0, [sp, #7]
	return B1;
 8001076:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800107a:	b003      	add	sp, #12
 800107c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001080:	48000800 	.word	0x48000800

08001084 <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 8001084:	b082      	sub	sp, #8
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 8001086:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800108a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800108c:	9301      	str	r3, [sp, #4]

	return inputCaptureCnt;
 800108e:	9801      	ldr	r0, [sp, #4]
}
 8001090:	b002      	add	sp, #8
 8001092:	4770      	bx	lr

08001094 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8001094:	ee07 0a90 	vmov	s15, r0
 8001098:	ee00 1a10 	vmov	s0, r1
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 800109c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 80010a2:	1c53      	adds	r3, r2, #1
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	ee07 3a10 	vmov	s14, r3


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 80010aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ae:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80010b2:	ee77 7ac0 	vsub.f32	s15, s15, s0

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 80010b6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80010ba:	eeb1 7a47 	vneg.f32	s14, s14
 80010be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	dd05      	ble.n	80010d4 <readTimeInterval+0x40>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 80010c8:	ee07 2a10 	vmov	s14, r2
 80010cc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80010d0:	ee77 7a87 	vadd.f32	s15, s15, s14

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;

	return timeInterval;
}
 80010d4:	ed9f 0a02 	vldr	s0, [pc, #8]	; 80010e0 <readTimeInterval+0x4c>
 80010d8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	4d221fe8 	.word	0x4d221fe8

080010e4 <readVolume>:
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];

	Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
 80010e4:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <readVolume+0x2c>)
 80010e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010ea:	3b63      	subs	r3, #99	; 0x63
 80010ec:	ee00 3a10 	vmov	s0, r3
 80010f0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80010f4:	eddf 7a07 	vldr	s15, [pc, #28]	; 8001114 <readVolume+0x30>
 80010f8:	ee20 0a27 	vmul.f32	s0, s0, s15
	//Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
	if( Volume < 0) Volume = 0;
 80010fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001104:	d400      	bmi.n	8001108 <readVolume+0x24>
	return Volume;
}
 8001106:	4770      	bx	lr
	if( Volume < 0) Volume = 0;
 8001108:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8001118 <readVolume+0x34>
	return Volume;
 800110c:	e7fb      	b.n	8001106 <readVolume+0x22>
 800110e:	bf00      	nop
 8001110:	2000008c 	.word	0x2000008c
 8001114:	398007f8 	.word	0x398007f8
 8001118:	00000000 	.word	0x00000000

0800111c <readVdc>:

float readVdc(void){
	// P-NUCLEO-IHM001(or 002), Vdc is connected to PA1(ADC2)
	float Vdc;
	uint16_t Vdc_ad = gAdcValue[0];
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <readVdc+0x18>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	ee07 3a90 	vmov	s15, r3
	Vdc = Vdc_ad * AD2VOLTAGE;
 8001124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	return Vdc;
}
 8001128:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8001138 <readVdc+0x1c>
 800112c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	2000008c 	.word	0x2000008c
 8001138:	3c7cd035 	.word	0x3c7cd035

0800113c <readCurrent>:

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 800113c:	b410      	push	{r4}
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 800113e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001142:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8001146:	b29b      	uxth	r3, r3
 8001148:	8003      	strh	r3, [r0, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 800114a:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
 800114e:	8044      	strh	r4, [r0, #2]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8001150:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8001154:	8082      	strh	r2, [r0, #4]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8001156:	ee07 3a90 	vmov	s15, r3
 800115a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800115e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80011ac <readCurrent+0x70>
 8001162:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001166:	eddf 6a12 	vldr	s13, [pc, #72]	; 80011b0 <readCurrent+0x74>
 800116a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800116e:	edc1 7a00 	vstr	s15, [r1]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 8001172:	8843      	ldrh	r3, [r0, #2]
 8001174:	ee07 3a10 	vmov	s14, r3
 8001178:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800117c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80011b4 <readCurrent+0x78>
 8001180:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001184:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001188:	ed81 7a01 	vstr	s14, [r1, #4]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 800118c:	8883      	ldrh	r3, [r0, #4]
 800118e:	ee07 3a90 	vmov	s15, r3
 8001192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001196:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011b8 <readCurrent+0x7c>
 800119a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800119e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011a2:	edc1 7a02 	vstr	s15, [r1, #8]
}
 80011a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	44ee0000 	.word	0x44ee0000
 80011b0:	bafdbcc5 	.word	0xbafdbcc5
 80011b4:	44efe000 	.word	0x44efe000
 80011b8:	44ef8000 	.word	0x44ef8000

080011bc <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 80011bc:	b538      	push	{r3, r4, r5, lr}
 80011be:	4604      	mov	r4, r0
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 80011c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c8:	f003 fc50 	bl	8004a6c <HAL_GPIO_ReadPin>
 80011cc:	7020      	strb	r0, [r4, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 80011ce:	4d06      	ldr	r5, [pc, #24]	; (80011e8 <readHallSignal+0x2c>)
 80011d0:	2108      	movs	r1, #8
 80011d2:	4628      	mov	r0, r5
 80011d4:	f003 fc4a 	bl	8004a6c <HAL_GPIO_ReadPin>
 80011d8:	7060      	strb	r0, [r4, #1]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 80011da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011de:	4628      	mov	r0, r5
 80011e0:	f003 fc44 	bl	8004a6c <HAL_GPIO_ReadPin>
 80011e4:	70a0      	strb	r0, [r4, #2]
}
 80011e6:	bd38      	pop	{r3, r4, r5, pc}
 80011e8:	48000400 	.word	0x48000400

080011ec <readElectFreqFromHallSignal>:

void readElectFreqFromHallSignal(float* electFreq){
 80011ec:	b570      	push	{r4, r5, r6, lr}
 80011ee:	4606      	mov	r6, r0
	float timeInterval;

	// Hold & Read Input Capture Count
	sInputCaptureCnt_pre = sInputCaptureCnt;
 80011f0:	4c16      	ldr	r4, [pc, #88]	; (800124c <readElectFreqFromHallSignal+0x60>)
 80011f2:	4d17      	ldr	r5, [pc, #92]	; (8001250 <readElectFreqFromHallSignal+0x64>)
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	6023      	str	r3, [r4, #0]
	sInputCaptureCnt = readInputCaptureCnt();
 80011f8:	f7ff ff44 	bl	8001084 <readInputCaptureCnt>
 80011fc:	6028      	str	r0, [r5, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(sInputCaptureCnt != sInputCaptureCnt_pre){
 80011fe:	6821      	ldr	r1, [r4, #0]
 8001200:	4288      	cmp	r0, r1
 8001202:	d108      	bne.n	8001216 <readElectFreqFromHallSignal+0x2a>
		if( timeInterval > 0.0001f)
			*electFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);

		sNoInputCaptureCnt = 0;
	}
	else if(sNoInputCaptureCnt < 2000)
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <readElectFreqFromHallSignal+0x68>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800120c:	d21b      	bcs.n	8001246 <readElectFreqFromHallSignal+0x5a>
		sNoInputCaptureCnt ++;
 800120e:	3301      	adds	r3, #1
 8001210:	4a10      	ldr	r2, [pc, #64]	; (8001254 <readElectFreqFromHallSignal+0x68>)
 8001212:	8013      	strh	r3, [r2, #0]
 8001214:	e00b      	b.n	800122e <readElectFreqFromHallSignal+0x42>
		timeInterval = readTimeInterval(sInputCaptureCnt, sInputCaptureCnt_pre);
 8001216:	f7ff ff3d 	bl	8001094 <readTimeInterval>
		if( timeInterval > 0.0001f)
 800121a:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8001258 <readElectFreqFromHallSignal+0x6c>
 800121e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001226:	dc03      	bgt.n	8001230 <readElectFreqFromHallSignal+0x44>
		sNoInputCaptureCnt = 0;
 8001228:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <readElectFreqFromHallSignal+0x68>)
 800122a:	2200      	movs	r2, #0
 800122c:	801a      	strh	r2, [r3, #0]
	else
		*electFreq = 0;
}
 800122e:	bd70      	pop	{r4, r5, r6, pc}
			*electFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 8001230:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 800125c <readElectFreqFromHallSignal+0x70>
 8001234:	eef0 0a40 	vmov.f32	s1, s0
 8001238:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800123c:	f7ff fcb1 	bl	8000ba2 <gfDivideAvoidZero>
 8001240:	ed86 0a00 	vstr	s0, [r6]
 8001244:	e7f0      	b.n	8001228 <readElectFreqFromHallSignal+0x3c>
		*electFreq = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	6033      	str	r3, [r6, #0]
}
 800124a:	e7f0      	b.n	800122e <readElectFreqFromHallSignal+0x42>
 800124c:	20000130 	.word	0x20000130
 8001250:	2000012c 	.word	0x2000012c
 8001254:	20000134 	.word	0x20000134
 8001258:	38d1b717 	.word	0x38d1b717
 800125c:	31ca1db9 	.word	0x31ca1db9

08001260 <writeOutputMode>:
	Iuvw[1] = ((float)Iuvw_AD[1] - IV2_ADOffSET) * AD2CURRENT;
	Iuvw[2] = ((float)Iuvw_AD[2] - IW2_ADOffSET) * AD2CURRENT;
}
*/

void writeOutputMode(int8_t* outputMode){
 8001260:	b510      	push	{r4, lr}
 8001262:	4604      	mov	r4, r0

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8001264:	f990 3000 	ldrsb.w	r3, [r0]
 8001268:	b9c3      	cbnz	r3, 800129c <writeOutputMode+0x3c>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001270:	4815      	ldr	r0, [pc, #84]	; (80012c8 <writeOutputMode+0x68>)
 8001272:	f003 fc02 	bl	8004a7a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);

	if(outputMode[1] == OUTPUTMODE_OPEN )
 8001276:	f994 3001 	ldrsb.w	r3, [r4, #1]
 800127a:	b9b3      	cbnz	r3, 80012aa <writeOutputMode+0x4a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001282:	4811      	ldr	r0, [pc, #68]	; (80012c8 <writeOutputMode+0x68>)
 8001284:	f003 fbf9 	bl	8004a7a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);

	if(outputMode[2] == OUTPUTMODE_OPEN )
 8001288:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800128c:	b9a3      	cbnz	r3, 80012b8 <writeOutputMode+0x58>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001294:	480c      	ldr	r0, [pc, #48]	; (80012c8 <writeOutputMode+0x68>)
 8001296:	f003 fbf0 	bl	8004a7a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 800129a:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <writeOutputMode+0x68>)
 80012a4:	f003 fbe9 	bl	8004a7a <HAL_GPIO_WritePin>
 80012a8:	e7e5      	b.n	8001276 <writeOutputMode+0x16>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012b0:	4805      	ldr	r0, [pc, #20]	; (80012c8 <writeOutputMode+0x68>)
 80012b2:	f003 fbe2 	bl	8004a7a <HAL_GPIO_WritePin>
 80012b6:	e7e7      	b.n	8001288 <writeOutputMode+0x28>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012be:	4802      	ldr	r0, [pc, #8]	; (80012c8 <writeOutputMode+0x68>)
 80012c0:	f003 fbdb 	bl	8004a7a <HAL_GPIO_WritePin>
}
 80012c4:	e7e9      	b.n	800129a <writeOutputMode+0x3a>
 80012c6:	bf00      	nop
 80012c8:	48000800 	.word	0x48000800

080012cc <writeDuty>:

void writeDuty(float* Duty){
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 80012cc:	ed90 7a00 	vldr	s14, [r0]
 80012d0:	4b11      	ldr	r3, [pc, #68]	; (8001318 <writeDuty+0x4c>)
 80012d2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80012d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 80012e6:	ed90 7a01 	vldr	s14, [r0, #4]
 80012ea:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80012ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fa:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 80012fe:	ed90 7a02 	vldr	s14, [r0, #8]
 8001302:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800130a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800130e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001312:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8001316:	4770      	bx	lr
 8001318:	40012c00 	.word	0x40012c00

0800131c <calcVoltageMode>:

	uint8_t hallInput;
	uint8_t voltageMode = 0;

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 800131c:	7883      	ldrb	r3, [r0, #2]
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	b2db      	uxtb	r3, r3
 8001322:	7842      	ldrb	r2, [r0, #1]
 8001324:	0052      	lsls	r2, r2, #1
 8001326:	b2d2      	uxtb	r2, r2
 8001328:	4413      	add	r3, r2
 800132a:	b2db      	uxtb	r3, r3
 800132c:	7800      	ldrb	r0, [r0, #0]
 800132e:	4418      	add	r0, r3
 8001330:	b2c0      	uxtb	r0, r0

	// Decode digital signal to voltage mode
	switch(hallInput){
 8001332:	1e43      	subs	r3, r0, #1
 8001334:	2b05      	cmp	r3, #5
 8001336:	d80c      	bhi.n	8001352 <calcVoltageMode+0x36>
 8001338:	e8df f003 	tbb	[pc, r3]
 800133c:	050e0d09 	.word	0x050e0d09
 8001340:	0307      	.short	0x0307
		break;
	  case 2:
		voltageMode = 4;
		break;
	  case 6:
		voltageMode = 5;
 8001342:	2005      	movs	r0, #5
		break;
 8001344:	4770      	bx	lr
	  case 4:
		voltageMode = 6;
 8001346:	2006      	movs	r0, #6
		break;
 8001348:	4770      	bx	lr
	  case 5:
		voltageMode = 1;
 800134a:	2001      	movs	r0, #1
		break;
 800134c:	4770      	bx	lr
	  case 1:
		voltageMode = 2;
 800134e:	2002      	movs	r0, #2
		break;
 8001350:	4770      	bx	lr
	  default :
		voltageMode = 0;
 8001352:	2000      	movs	r0, #0
	  break;
 8001354:	4770      	bx	lr
		voltageMode = 4;
 8001356:	2004      	movs	r0, #4
	}
	return voltageMode;
}
 8001358:	4770      	bx	lr
	...

0800135c <calcElectAngle>:
void calcElectAngle(uint8_t* hall, float electFreq, uint8_t flgPLL, float* electAngle, float* electAngVelo){
 800135c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001360:	ed2d 8b04 	vpush	{d8-d9}
 8001364:	4680      	mov	r8, r0
 8001366:	eef0 8a40 	vmov.f32	s17, s0
 800136a:	460d      	mov	r5, r1
 800136c:	4617      	mov	r7, r2
 800136e:	461e      	mov	r6, r3
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8001370:	4c65      	ldr	r4, [pc, #404]	; (8001508 <calcElectAngle+0x1ac>)
 8001372:	ed94 0a00 	vldr	s0, [r4]
	wc_PLL = gUpperLowerLimit(wc_PLL, 500.0f, 0.0f);
 8001376:	ed9f 1a65 	vldr	s2, [pc, #404]	; 800150c <calcElectAngle+0x1b0>
 800137a:	eddf 0a65 	vldr	s1, [pc, #404]	; 8001510 <calcElectAngle+0x1b4>
 800137e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8001382:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001386:	f7ff fc4f 	bl	8000c28 <gUpperLowerLimit>
 800138a:	eeb0 9a40 	vmov.f32	s18, s0
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 800138e:	ed94 7a00 	vldr	s14, [r4]
 8001392:	eddf 7a60 	vldr	s15, [pc, #384]	; 8001514 <calcElectAngle+0x1b8>
 8001396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800139a:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 800139e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80013a6:	ee87 8a87 	vdiv.f32	s16, s15, s14
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 80013aa:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8001518 <calcElectAngle+0x1bc>
 80013ae:	ee60 7a27 	vmul.f32	s15, s0, s15
 80013b2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80013b6:	ee27 8a88 	vmul.f32	s16, s15, s16
	sVoltageMode_pre = sVoltageMode;
 80013ba:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 8001560 <calcElectAngle+0x204>
 80013be:	f899 4000 	ldrb.w	r4, [r9]
 80013c2:	4b56      	ldr	r3, [pc, #344]	; (800151c <calcElectAngle+0x1c0>)
 80013c4:	701c      	strb	r4, [r3, #0]
	sVoltageMode = calcVoltageMode(hall);
 80013c6:	4640      	mov	r0, r8
 80013c8:	f7ff ffa8 	bl	800131c <calcVoltageMode>
 80013cc:	f889 0000 	strb.w	r0, [r9]
	sElectAngleActual_pre = sElectAngleActual;
 80013d0:	4b53      	ldr	r3, [pc, #332]	; (8001520 <calcElectAngle+0x1c4>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b53      	ldr	r3, [pc, #332]	; (8001524 <calcElectAngle+0x1c8>)
 80013d6:	601a      	str	r2, [r3, #0]

static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 80013d8:	1b04      	subs	r4, r0, r4
 80013da:	b2e3      	uxtb	r3, r4
 80013dc:	b264      	sxtb	r4, r4

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 80013de:	2c01      	cmp	r4, #1
 80013e0:	dd11      	ble.n	8001406 <calcElectAngle+0xaa>
		voltageMode_Diff -= 6;
 80013e2:	3b06      	subs	r3, #6
 80013e4:	b25c      	sxtb	r4, r3
	else if(voltageMode_Diff < -1)
		voltageMode_Diff += 6;

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 80013e6:	b10c      	cbz	r4, 80013ec <calcElectAngle+0x90>
		*rotDir = voltageMode_Diff;
 80013e8:	4b4f      	ldr	r3, [pc, #316]	; (8001528 <calcElectAngle+0x1cc>)
 80013ea:	701c      	strb	r4, [r3, #0]
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 80013ec:	4b4e      	ldr	r3, [pc, #312]	; (8001528 <calcElectAngle+0x1cc>)
 80013ee:	f993 3000 	ldrsb.w	r3, [r3]
 80013f2:	ee07 3a90 	vmov	s15, r3
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 80013f6:	3801      	subs	r0, #1
 80013f8:	2805      	cmp	r0, #5
 80013fa:	d80a      	bhi.n	8001412 <calcElectAngle+0xb6>
 80013fc:	e8df f000 	tbb	[pc, r0]
 8001400:	18091512 	.word	0x18091512
 8001404:	0f0c      	.short	0x0f0c
	else if(voltageMode_Diff < -1)
 8001406:	f1b4 3fff 	cmp.w	r4, #4294967295
 800140a:	daec      	bge.n	80013e6 <calcElectAngle+0x8a>
		voltageMode_Diff += 6;
 800140c:	3306      	adds	r3, #6
 800140e:	b25c      	sxtb	r4, r3
 8001410:	e7e9      	b.n	80013e6 <calcElectAngle+0x8a>
		switch(voltageMode){
 8001412:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800150c <calcElectAngle+0x1b0>
 8001416:	e00d      	b.n	8001434 <calcElectAngle+0xd8>
			break;
		  case 4:
			  electAngle_Center = PIDIV3;
			break;
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8001418:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800152c <calcElectAngle+0x1d0>
			break;
 800141c:	e00a      	b.n	8001434 <calcElectAngle+0xd8>
		  case 6:
			  electAngle_Center = PI;
 800141e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001530 <calcElectAngle+0x1d4>
			break;
 8001422:	e007      	b.n	8001434 <calcElectAngle+0xd8>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8001424:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001534 <calcElectAngle+0x1d8>
			break;
 8001428:	e004      	b.n	8001434 <calcElectAngle+0xd8>
		  case 2:
			  electAngle_Center = -PIDIV3;
 800142a:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001538 <calcElectAngle+0x1dc>
			break;
 800142e:	e001      	b.n	8001434 <calcElectAngle+0xd8>
			  electAngle_Center = PIDIV3;
 8001430:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800153c <calcElectAngle+0x1e0>
		  default :
			  electAngle_Center = 0.0f;
		  break;
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8001434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001438:	ed9f 0a41 	vldr	s0, [pc, #260]	; 8001540 <calcElectAngle+0x1e4>
 800143c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8001440:	ee37 0a67 	vsub.f32	s0, s14, s15
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8001444:	4c36      	ldr	r4, [pc, #216]	; (8001520 <calcElectAngle+0x1c4>)
 8001446:	ed84 0a00 	vstr	s0, [r4]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 800144a:	f7ff fbc9 	bl	8000be0 <gfWrapTheta>
 800144e:	ed84 0a00 	vstr	s0, [r4]
	sFlgPLL_pre = sFlgPLL;
 8001452:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <calcElectAngle+0x1e8>)
 8001454:	781a      	ldrb	r2, [r3, #0]
 8001456:	493c      	ldr	r1, [pc, #240]	; (8001548 <calcElectAngle+0x1ec>)
 8001458:	700a      	strb	r2, [r1, #0]
	sFlgPLL = flgPLL;
 800145a:	701d      	strb	r5, [r3, #0]
	if(flgPLL == 1){
 800145c:	2d01      	cmp	r5, #1
 800145e:	d013      	beq.n	8001488 <calcElectAngle+0x12c>
		sElectAngleEstimate = sElectAngleActual;
 8001460:	4b3a      	ldr	r3, [pc, #232]	; (800154c <calcElectAngle+0x1f0>)
 8001462:	ed83 0a00 	vstr	s0, [r3]
		sElectAngVeloEstimate = electFreq * TWOPI;
 8001466:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 8001550 <calcElectAngle+0x1f4>
 800146a:	ee68 8a80 	vmul.f32	s17, s17, s0
 800146e:	4b26      	ldr	r3, [pc, #152]	; (8001508 <calcElectAngle+0x1ac>)
 8001470:	edc3 8a00 	vstr	s17, [r3]
	*electAngle = sElectAngleEstimate;
 8001474:	4b35      	ldr	r3, [pc, #212]	; (800154c <calcElectAngle+0x1f0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	603b      	str	r3, [r7, #0]
	*electAngVelo = sElectAngVeloEstimate;
 800147a:	4b23      	ldr	r3, [pc, #140]	; (8001508 <calcElectAngle+0x1ac>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6033      	str	r3, [r6, #0]
}
 8001480:	ecbd 8b04 	vpop	{d8-d9}
 8001484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if ( sFlgPLL_pre == 0 ){
 8001488:	b962      	cbnz	r2, 80014a4 <calcElectAngle+0x148>
			sElectAngVeloEstimate = electFreq * TWOPI;
 800148a:	eddf 7a31 	vldr	s15, [pc, #196]	; 8001550 <calcElectAngle+0x1f4>
 800148e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <calcElectAngle+0x1ac>)
 8001494:	edc3 8a00 	vstr	s17, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 8001498:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <calcElectAngle+0x1f8>)
 800149a:	edc3 8a00 	vstr	s17, [r3]
			sElectAngleEstimate = sElectAngleActual;
 800149e:	4b2b      	ldr	r3, [pc, #172]	; (800154c <calcElectAngle+0x1f0>)
 80014a0:	ed83 0a00 	vstr	s0, [r3]
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <calcElectAngle+0x1ac>)
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8001558 <calcElectAngle+0x1fc>
 80014ae:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80014b2:	4c26      	ldr	r4, [pc, #152]	; (800154c <calcElectAngle+0x1f0>)
 80014b4:	edd4 7a00 	vldr	s15, [r4]
 80014b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80014bc:	ed84 0a00 	vstr	s0, [r4]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 80014c0:	f7ff fb8e 	bl	8000be0 <gfWrapTheta>
 80014c4:	ed84 0a00 	vstr	s0, [r4]
		if( sElectAngleActual != sElectAngleActual_pre){
 80014c8:	4b15      	ldr	r3, [pc, #84]	; (8001520 <calcElectAngle+0x1c4>)
 80014ca:	edd3 7a00 	vldr	s15, [r3]
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <calcElectAngle+0x1c8>)
 80014d0:	ed93 7a00 	vldr	s14, [r3]
 80014d4:	eef4 7a47 	vcmp.f32	s15, s14
 80014d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014dc:	d0ca      	beq.n	8001474 <calcElectAngle+0x118>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 80014de:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80014e2:	4c1e      	ldr	r4, [pc, #120]	; (800155c <calcElectAngle+0x200>)
 80014e4:	ed84 0a00 	vstr	s0, [r4]
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 80014e8:	f7ff fb7a 	bl	8000be0 <gfWrapTheta>
 80014ec:	ed84 0a00 	vstr	s0, [r4]
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 80014f0:	4818      	ldr	r0, [pc, #96]	; (8001554 <calcElectAngle+0x1f8>)
 80014f2:	eeb0 1a48 	vmov.f32	s2, s16
 80014f6:	eef0 0a49 	vmov.f32	s1, s18
 80014fa:	f7ff fb45 	bl	8000b88 <cfPhaseLockedLoop>
 80014fe:	4b02      	ldr	r3, [pc, #8]	; (8001508 <calcElectAngle+0x1ac>)
 8001500:	ed83 0a00 	vstr	s0, [r3]
 8001504:	e7b6      	b.n	8001474 <calcElectAngle+0x118>
 8001506:	bf00      	nop
 8001508:	20000138 	.word	0x20000138
 800150c:	00000000 	.word	0x00000000
 8001510:	43fa0000 	.word	0x43fa0000
 8001514:	3e22f983 	.word	0x3e22f983
 8001518:	3e4ccccd 	.word	0x3e4ccccd
 800151c:	20000156 	.word	0x20000156
 8001520:	2000013c 	.word	0x2000013c
 8001524:	20000140 	.word	0x20000140
 8001528:	20000154 	.word	0x20000154
 800152c:	40060a92 	.word	0x40060a92
 8001530:	40490fdb 	.word	0x40490fdb
 8001534:	c0060a92 	.word	0xc0060a92
 8001538:	bf860a92 	.word	0xbf860a92
 800153c:	3f860a92 	.word	0x3f860a92
 8001540:	3f060a92 	.word	0x3f060a92
 8001544:	2000014c 	.word	0x2000014c
 8001548:	2000014d 	.word	0x2000014d
 800154c:	20000148 	.word	0x20000148
 8001550:	40c90fdb 	.word	0x40c90fdb
 8001554:	20000150 	.word	0x20000150
 8001558:	4684d000 	.word	0x4684d000
 800155c:	20000144 	.word	0x20000144
 8001560:	20000155 	.word	0x20000155

08001564 <VectorControlTasks>:
static inline void Vuvw2Duty(float twoDivVdc, float *Vuvw, float *Duty);
static inline void Vuvw2DutyforOpenWinding(float twoDivVdc, float *Vuvw, float *Duty);
static inline void CurrentFbControl(float *Igd_ref, struct SensorData sensData, struct VectorControlData *vectorControlData);
static inline float FluxObserver(float* Igd, float* Vgd, float electAngVelo);

void VectorControlTasks(float *Idq_ref, struct SensorData sensData, struct VectorControlData *vectorControlData, float* Duty, int8_t* outputMode){
 8001564:	b084      	sub	sp, #16
 8001566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800156a:	ed2d 8b06 	vpush	{d8-d10}
 800156e:	b08a      	sub	sp, #40	; 0x28
 8001570:	4607      	mov	r7, r0
 8001572:	ad17      	add	r5, sp, #92	; 0x5c
 8001574:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8001578:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800157a:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
 800157c:	9b20      	ldr	r3, [sp, #128]	; 0x80

	outputMode[0] = OUTPUTMODE_POSITIVE;
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 8001582:	705a      	strb	r2, [r3, #1]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8001584:	709a      	strb	r2, [r3, #2]

	sElectAngleErr = FluxObserver(vectorControlData->Idq, vectorControlData->Vdq, sensData.electAngVelo);
}

static void uvw2ab(float* uvw, float* ab){
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8001586:	eddd 7a19 	vldr	s15, [sp, #100]	; 0x64
 800158a:	ed9d 6a1a 	vldr	s12, [sp, #104]	; 0x68
 800158e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001592:	ee26 8a07 	vmul.f32	s16, s12, s14
 8001596:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800159a:	eddd 6a1b 	vldr	s13, [sp, #108]	; 0x6c
 800159e:	ee26 7a87 	vmul.f32	s14, s13, s14
 80015a2:	ee38 8a47 	vsub.f32	s16, s16, s14
 80015a6:	ed9f 9af6 	vldr	s18, [pc, #984]	; 8001980 <VectorControlTasks+0x41c>
 80015aa:	ee28 8a09 	vmul.f32	s16, s16, s18
 80015ae:	f8df 841c 	ldr.w	r8, [pc, #1052]	; 80019cc <VectorControlTasks+0x468>
 80015b2:	ed88 8a00 	vstr	s16, [r8]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 80015b6:	ed9f 7af3 	vldr	s14, [pc, #972]	; 8001984 <VectorControlTasks+0x420>
 80015ba:	ee66 8a07 	vmul.f32	s17, s12, s14
 80015be:	ee26 7a87 	vmul.f32	s14, s13, s14
 80015c2:	ee78 8ac7 	vsub.f32	s17, s17, s14
 80015c6:	ee68 8a89 	vmul.f32	s17, s17, s18
 80015ca:	edc8 8a01 	vstr	s17, [r8, #4]
	ab[2] = SQRT_1DIV3 * ( uvw[0] + uvw[1] + uvw[2] );
 80015ce:	ee77 7a86 	vadd.f32	s15, s15, s12
 80015d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80015d6:	ed9f 7aec 	vldr	s14, [pc, #944]	; 8001988 <VectorControlTasks+0x424>
 80015da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015de:	edc8 7a02 	vstr	s15, [r8, #8]
	ab2dq(sensData.electAngle, sIab, vectorControlData->Idq);
 80015e2:	ed9d aa17 	vldr	s20, [sp, #92]	; 0x5c
}

static void ab2dq(float theta, float* ab, float* dq){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 80015e6:	eeb0 0a4a 	vmov.f32	s0, s20
 80015ea:	f005 fca1 	bl	8006f30 <sinf>
 80015ee:	eef0 9a40 	vmov.f32	s19, s0
	cosTheta = cosf(theta);
 80015f2:	eeb0 0a4a 	vmov.f32	s0, s20
 80015f6:	f005 fc57 	bl	8006ea8 <cosf>
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 80015fa:	ee20 8a08 	vmul.f32	s16, s0, s16
 80015fe:	ee69 8aa8 	vmul.f32	s17, s19, s17
 8001602:	ee78 8a28 	vadd.f32	s17, s16, s17
 8001606:	edc4 8a00 	vstr	s17, [r4]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 800160a:	edd8 7a00 	vldr	s15, [r8]
 800160e:	ee67 7ae9 	vnmul.f32	s15, s15, s19
 8001612:	ed98 7a01 	vldr	s14, [r8, #4]
 8001616:	ee20 0a07 	vmul.f32	s0, s0, s14
 800161a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800161e:	ed84 0a01 	vstr	s0, [r4, #4]
	gLPF(Idq_ref[1], 62.8f, CARRIERCYCLE, &sIq_ref_LPF);
 8001622:	f8df 83ac 	ldr.w	r8, [pc, #940]	; 80019d0 <VectorControlTasks+0x46c>
 8001626:	4640      	mov	r0, r8
 8001628:	ed9f 1ad8 	vldr	s2, [pc, #864]	; 800198c <VectorControlTasks+0x428>
 800162c:	eddf 0ad8 	vldr	s1, [pc, #864]	; 8001990 <VectorControlTasks+0x42c>
 8001630:	ed97 0a01 	vldr	s0, [r7, #4]
 8001634:	f7ff fb14 	bl	8000c60 <gLPF>
	Idq_ref[1] = sIq_ref_LPF; // zanteisyori
 8001638:	ed98 7a00 	vldr	s14, [r8]
 800163c:	ed87 7a01 	vstr	s14, [r7, #4]
	CurrentFbControl(Idq_ref, sensData, vectorControlData);
 8001640:	f10d 0c0c 	add.w	ip, sp, #12
 8001644:	46ae      	mov	lr, r5
 8001646:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800164a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800164e:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001652:	e88c 0007 	stmia.w	ip, {r0, r1, r2}

	Kp = La * wc;//La * wc;//2 * wc - Ra/La;
	Kig = Ra * wc * CARRIERCYCLE;//La * wc * wc * CARRIERCYCLE;
	Kid = Kig;

	Ierr[0] = Igd_ref[0] - vectorControlData->Idq[0];
 8001656:	edd7 6a00 	vldr	s13, [r7]
 800165a:	edd4 5a00 	vldr	s11, [r4]
 800165e:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8001662:	edcd 6a01 	vstr	s13, [sp, #4]
	Ierr[1] = Igd_ref[1] - vectorControlData->Idq[1];
 8001666:	edd4 0a01 	vldr	s1, [r4, #4]
 800166a:	ee37 7a60 	vsub.f32	s14, s14, s1
 800166e:	ed8d 7a02 	vstr	s14, [sp, #8]

	vectorControlData->Vdq_i[0] += Kig * Ierr[0];
 8001672:	eddf 7ac8 	vldr	s15, [pc, #800]	; 8001994 <VectorControlTasks+0x430>
 8001676:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800167a:	ed94 5a04 	vldr	s10, [r4, #16]
 800167e:	ee36 6a05 	vadd.f32	s12, s12, s10
 8001682:	ed84 6a04 	vstr	s12, [r4, #16]
	vectorControlData->Vdq_i[1] += Kid * Ierr[1];
 8001686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800168a:	ed94 0a05 	vldr	s0, [r4, #20]
 800168e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8001692:	edc4 7a05 	vstr	s15, [r4, #20]

	vectorControlData->Vdq_FF[0] = -1.0f *sensData.electAngVelo * La * vectorControlData->Idq[1];
 8001696:	ed9d 0a04 	vldr	s0, [sp, #16]
 800169a:	ed9f 5abf 	vldr	s10, [pc, #764]	; 8001998 <VectorControlTasks+0x434>
 800169e:	ee60 4a45 	vnmul.f32	s9, s0, s10
 80016a2:	ee60 0aa4 	vmul.f32	s1, s1, s9
 80016a6:	edc4 0a06 	vstr	s1, [r4, #24]
	vectorControlData->Vdq_FF[1] = sensData.electAngVelo * ( Ke + La * vectorControlData->Idq[0]);
 80016aa:	ee65 5a85 	vmul.f32	s11, s11, s10
 80016ae:	ed9f 5abb 	vldr	s10, [pc, #748]	; 800199c <VectorControlTasks+0x438>
 80016b2:	ee75 5a85 	vadd.f32	s11, s11, s10
 80016b6:	ee20 0a25 	vmul.f32	s0, s0, s11
 80016ba:	ed84 0a07 	vstr	s0, [r4, #28]

	vectorControlData->Vdq[0] = Kp * Ierr[0] + vectorControlData->Vdq_i[0] + vectorControlData->Vdq_FF[0];
 80016be:	eddf 5ab8 	vldr	s11, [pc, #736]	; 80019a0 <VectorControlTasks+0x43c>
 80016c2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80016c6:	ee76 6a26 	vadd.f32	s13, s12, s13
 80016ca:	ee70 0aa6 	vadd.f32	s1, s1, s13
 80016ce:	edc4 0a02 	vstr	s1, [r4, #8]
	vectorControlData->Vdq[1] = Kp * Ierr[1] + vectorControlData->Vdq_i[1] + vectorControlData->Vdq_FF[1];
 80016d2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80016d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016da:	ee30 0a27 	vadd.f32	s0, s0, s15
 80016de:	ed84 0a03 	vstr	s0, [r4, #12]
	calcAmpPhaseModFromVoltVect(sensData, vectorControlData);
 80016e2:	f10d 0c0c 	add.w	ip, sp, #12
 80016e6:	46ae      	mov	lr, r5
 80016e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80016ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80016f0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80016f4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	vectorControlData->Vphase = atan2f(vectorControlData->Vdq[1], vectorControlData->Vdq[0]);
 80016f8:	f005 fc60 	bl	8006fbc <atan2f>
 80016fc:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
	sumOfSquares = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001700:	ed94 0a02 	vldr	s0, [r4, #8]
 8001704:	ee20 0a00 	vmul.f32	s0, s0, s0
 8001708:	edd4 7a03 	vldr	s15, [r4, #12]
 800170c:	ee67 7aa7 	vmul.f32	s15, s15, s15
	amp = sqrtf(sumOfSquares);
 8001710:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001714:	f005 fc74 	bl	8007000 <sqrtf>
	vectorControlData->Vamp = calcAmpFromVect(vectorControlData->Vdq);
 8001718:	ed84 0a08 	vstr	s0, [r4, #32]
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 800171c:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8001720:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001724:	ee20 9a09 	vmul.f32	s18, s0, s18
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 8001728:	ed84 9a0a 	vstr	s18, [r4, #40]	; 0x28
	limitVoltVectAmp(sensData, vectorControlData);
 800172c:	f10d 0e0c 	add.w	lr, sp, #12
 8001730:	46ac      	mov	ip, r5
 8001732:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001736:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800173a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800173e:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
	if( vectorControlData->Mod > MODLIMIT ){
 8001742:	eddf 7a98 	vldr	s15, [pc, #608]	; 80019a4 <VectorControlTasks+0x440>
 8001746:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	dd29      	ble.n	80017a4 <VectorControlTasks+0x240>
		VampLimit = sensData.Vdc * SQRT3DIV2_DIV2 * MODLIMIT;
 8001750:	ed9d 8a08 	vldr	s16, [sp, #32]
 8001754:	eddf 7a94 	vldr	s15, [pc, #592]	; 80019a8 <VectorControlTasks+0x444>
 8001758:	ee28 8a27 	vmul.f32	s16, s16, s15
 800175c:	eddf 8a91 	vldr	s17, [pc, #580]	; 80019a4 <VectorControlTasks+0x440>
 8001760:	ee28 8a28 	vmul.f32	s16, s16, s17
		vectorControlData->Vdq[0] = VampLimit * cosf(vectorControlData->Vphase);
 8001764:	ed94 9a09 	vldr	s18, [r4, #36]	; 0x24
 8001768:	eeb0 0a49 	vmov.f32	s0, s18
 800176c:	f005 fb9c 	bl	8006ea8 <cosf>
 8001770:	ee28 0a00 	vmul.f32	s0, s16, s0
 8001774:	ed84 0a02 	vstr	s0, [r4, #8]
		vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0] - vectorControlData->Vdq_FF[0];
 8001778:	edd4 7a06 	vldr	s15, [r4, #24]
 800177c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001780:	ed84 0a04 	vstr	s0, [r4, #16]
		vectorControlData->Vdq[1] = VampLimit * sinf(vectorControlData->Vphase);
 8001784:	eeb0 0a49 	vmov.f32	s0, s18
 8001788:	f005 fbd2 	bl	8006f30 <sinf>
 800178c:	ee28 8a00 	vmul.f32	s16, s16, s0
 8001790:	ed84 8a03 	vstr	s16, [r4, #12]
		vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1] - vectorControlData->Vdq_FF[1];
 8001794:	ed94 0a07 	vldr	s0, [r4, #28]
 8001798:	ee38 8a40 	vsub.f32	s16, s16, s0
 800179c:	ed84 8a05 	vstr	s16, [r4, #20]
		vectorControlData->Mod = MODLIMIT;
 80017a0:	edc4 8a0a 	vstr	s17, [r4, #40]	; 0x28
	dq2ab(sensData.electAngle, vectorControlData->Vdq, sVab);
 80017a4:	eddd 8a17 	vldr	s17, [sp, #92]	; 0x5c
 80017a8:	f104 0508 	add.w	r5, r4, #8
	sinTheta = sinf(theta);
 80017ac:	eeb0 0a68 	vmov.f32	s0, s17
 80017b0:	f005 fbbe 	bl	8006f30 <sinf>
 80017b4:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 80017b8:	eeb0 0a68 	vmov.f32	s0, s17
 80017bc:	f005 fb74 	bl	8006ea8 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 80017c0:	ed94 7a02 	vldr	s14, [r4, #8]
 80017c4:	ee20 7a07 	vmul.f32	s14, s0, s14
 80017c8:	edd5 7a01 	vldr	s15, [r5, #4]
 80017cc:	ee68 6a27 	vmul.f32	s13, s16, s15
 80017d0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80017d4:	4b75      	ldr	r3, [pc, #468]	; (80019ac <VectorControlTasks+0x448>)
 80017d6:	ed83 7a00 	vstr	s14, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 80017da:	edd4 6a02 	vldr	s13, [r4, #8]
 80017de:	ee28 8a26 	vmul.f32	s16, s16, s13
 80017e2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80017e6:	ee38 8a00 	vadd.f32	s16, s16, s0
 80017ea:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 80017ee:	eddf 6a64 	vldr	s13, [pc, #400]	; 8001980 <VectorControlTasks+0x41c>
 80017f2:	ee27 0a26 	vmul.f32	s0, s14, s13
 80017f6:	4b6e      	ldr	r3, [pc, #440]	; (80019b0 <VectorControlTasks+0x44c>)
 80017f8:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 80017fc:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8001800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001804:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001984 <VectorControlTasks+0x420>
 8001808:	ee28 8a07 	vmul.f32	s16, s16, s14
 800180c:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001810:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001814:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8001818:	eeb1 7a40 	vneg.f32	s14, s0
 800181c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001820:	ed83 7a02 	vstr	s14, [r3, #8]
	Vuvw2Duty(sensData.twoDivVdc, sVuvw, Duty);
 8001824:	ed9d 6a1d 	vldr	s12, [sp, #116]	; 0x74
	if(Vuvw[1] > max)
 8001828:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800182c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001830:	f100 80f0 	bmi.w	8001a14 <VectorControlTasks+0x4b0>
	max = Vuvw[0];
 8001834:	eeb0 7a40 	vmov.f32	s14, s0
	if(Vuvw[2] > max)
 8001838:	4b5d      	ldr	r3, [pc, #372]	; (80019b0 <VectorControlTasks+0x44c>)
 800183a:	edd3 6a02 	vldr	s13, [r3, #8]
 800183e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	dd01      	ble.n	800184c <VectorControlTasks+0x2e8>
		max = Vuvw[2];
 8001848:	eeb0 7a66 	vmov.f32	s14, s13
	if(Vuvw[1] < min)
 800184c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	f300 80e1 	bgt.w	8001a1a <VectorControlTasks+0x4b6>
	min = Vuvw[0];
 8001858:	eef0 5a40 	vmov.f32	s11, s0
	if(Vuvw[2] < min)
 800185c:	eef4 6ae5 	vcmpe.f32	s13, s11
 8001860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001864:	d501      	bpl.n	800186a <VectorControlTasks+0x306>
		min = Vuvw[2];
 8001866:	eef0 5a66 	vmov.f32	s11, s13
	vo = (max + min) * 0.5f;
 800186a:	ee37 7a25 	vadd.f32	s14, s14, s11
 800186e:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8001872:	ee27 7a08 	vmul.f32	s14, s14, s16
	Vuvw[0] = Vuvw[0] - vo;
 8001876:	ee30 0a47 	vsub.f32	s0, s0, s14
 800187a:	4b4d      	ldr	r3, [pc, #308]	; (80019b0 <VectorControlTasks+0x44c>)
 800187c:	ed83 0a00 	vstr	s0, [r3]
	Vuvw[1] = Vuvw[1] - vo;
 8001880:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001884:	edc3 7a01 	vstr	s15, [r3, #4]
	Vuvw[2] = Vuvw[2] - vo;
 8001888:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800188c:	ed83 7a02 	vstr	s14, [r3, #8]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8001890:	ee26 0a00 	vmul.f32	s0, s12, s0
 8001894:	ed86 0a00 	vstr	s0, [r6]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8001898:	edd3 7a01 	vldr	s15, [r3, #4]
 800189c:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018a0:	edc6 7a01 	vstr	s15, [r6, #4]
	Duty[2] = (Vuvw[2] * twoDivVdc);//-Duty[0] - Duty[1];
 80018a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80018a8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018ac:	ed86 6a02 	vstr	s12, [r6, #8]
	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 80018b0:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80018b4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80018b8:	f7ff f9b6 	bl	8000c28 <gUpperLowerLimit>
 80018bc:	ed86 0a00 	vstr	s0, [r6]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 80018c0:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80018c4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80018c8:	ed96 0a01 	vldr	s0, [r6, #4]
 80018cc:	f7ff f9ac 	bl	8000c28 <gUpperLowerLimit>
 80018d0:	ed86 0a01 	vstr	s0, [r6, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 80018d4:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80018d8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80018dc:	ed96 0a02 	vldr	s0, [r6, #8]
 80018e0:	f7ff f9a2 	bl	8000c28 <gUpperLowerLimit>
 80018e4:	ed86 0a02 	vstr	s0, [r6, #8]
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 80018e8:	edd6 7a00 	vldr	s15, [r6]
 80018ec:	ee67 7a88 	vmul.f32	s15, s15, s16
 80018f0:	ee77 7a88 	vadd.f32	s15, s15, s16
 80018f4:	edc6 7a00 	vstr	s15, [r6]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 80018f8:	edd6 7a01 	vldr	s15, [r6, #4]
 80018fc:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001900:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001904:	edc6 7a01 	vstr	s15, [r6, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8001908:	ee20 0a08 	vmul.f32	s0, s0, s16
 800190c:	ee30 0a08 	vadd.f32	s0, s0, s16
 8001910:	ed86 0a02 	vstr	s0, [r6, #8]
	sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 8001914:	ed97 7a00 	vldr	s14, [r7]
 8001918:	eddf 7a26 	vldr	s15, [pc, #152]	; 80019b4 <VectorControlTasks+0x450>
 800191c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001920:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <VectorControlTasks+0x454>)
 8001922:	ed83 7a00 	vstr	s14, [r3]
	sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 8001926:	ed97 7a01 	vldr	s14, [r7, #4]
 800192a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800192e:	ed83 7a01 	vstr	s14, [r3, #4]
	sIdq_1000[0] = vectorControlData->Idq[0] * 1000.0f;
 8001932:	ed94 7a00 	vldr	s14, [r4]
 8001936:	ee27 7a27 	vmul.f32	s14, s14, s15
 800193a:	4b20      	ldr	r3, [pc, #128]	; (80019bc <VectorControlTasks+0x458>)
 800193c:	ed83 7a00 	vstr	s14, [r3]
	sIdq_1000[1] = vectorControlData->Idq[1] * 1000.0f;
 8001940:	ed94 0a01 	vldr	s0, [r4, #4]
 8001944:	ee60 7a27 	vmul.f32	s15, s0, s15
 8001948:	edc3 7a01 	vstr	s15, [r3, #4]
	gLPF(vectorControlData->Idq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);
 800194c:	481c      	ldr	r0, [pc, #112]	; (80019c0 <VectorControlTasks+0x45c>)
 800194e:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 800198c <VectorControlTasks+0x428>
 8001952:	eddf 0a1c 	vldr	s1, [pc, #112]	; 80019c4 <VectorControlTasks+0x460>
 8001956:	f7ff f983 	bl	8000c60 <gLPF>


static float FluxObserver(float* Igd, float* Vgd, float electAngVelo){
	float angleErr;
	float Egd[2];
	Egd[0] = Vgd[0] - Ra * Igd[0] + La * electAngVelo * Igd[1];
 800195a:	ed94 0a02 	vldr	s0, [r4, #8]
 800195e:	edd4 7a00 	vldr	s15, [r4]
 8001962:	ed9f 6a19 	vldr	s12, [pc, #100]	; 80019c8 <VectorControlTasks+0x464>
 8001966:	ee27 7a86 	vmul.f32	s14, s15, s12
 800196a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800196e:	ed9d 7a18 	vldr	s14, [sp, #96]	; 0x60
 8001972:	eddf 0a09 	vldr	s1, [pc, #36]	; 8001998 <VectorControlTasks+0x434>
 8001976:	ee27 7a20 	vmul.f32	s14, s14, s1
 800197a:	edd4 6a01 	vldr	s13, [r4, #4]
 800197e:	e029      	b.n	80019d4 <VectorControlTasks+0x470>
 8001980:	3f5105ec 	.word	0x3f5105ec
 8001984:	3f5db3d7 	.word	0x3f5db3d7
 8001988:	3f13cd3a 	.word	0x3f13cd3a
 800198c:	3876b949 	.word	0x3876b949
 8001990:	427b3333 	.word	0x427b3333
 8001994:	3bcb8997 	.word	0x3bcb8997
 8001998:	39fba882 	.word	0x39fba882
 800199c:	3a870111 	.word	0x3a870111
 80019a0:	3cf7109e 	.word	0x3cf7109e
 80019a4:	3f933333 	.word	0x3f933333
 80019a8:	3f1cc471 	.word	0x3f1cc471
 80019ac:	20000184 	.word	0x20000184
 80019b0:	2000018c 	.word	0x2000018c
 80019b4:	447a0000 	.word	0x447a0000
 80019b8:	20000170 	.word	0x20000170
 80019bc:	20000168 	.word	0x20000168
 80019c0:	2000017c 	.word	0x2000017c
 80019c4:	42fb3333 	.word	0x42fb3333
 80019c8:	3fd71dc9 	.word	0x3fd71dc9
 80019cc:	2000015c 	.word	0x2000015c
 80019d0:	20000180 	.word	0x20000180
 80019d4:	ee67 5a26 	vmul.f32	s11, s14, s13
 80019d8:	ee30 0a25 	vadd.f32	s0, s0, s11
 80019dc:	ed8d 0a03 	vstr	s0, [sp, #12]
	Egd[1] = Vgd[1] - Ra * Igd[1] - La * electAngVelo * Igd[0];
 80019e0:	edd5 0a01 	vldr	s1, [r5, #4]
 80019e4:	ee66 6a86 	vmul.f32	s13, s13, s12
 80019e8:	ee70 0ae6 	vsub.f32	s1, s1, s13
 80019ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80019f4:	edcd 0a04 	vstr	s1, [sp, #16]
	angleErr = atan2f(-1.0f * Egd[0], Egd[1]); //推定q軸を基準とした実q軸との誤差を算出
 80019f8:	eeb1 0a40 	vneg.f32	s0, s0
 80019fc:	f005 fade 	bl	8006fbc <atan2f>
	sElectAngleErr = FluxObserver(vectorControlData->Idq, vectorControlData->Vdq, sensData.electAngVelo);
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <VectorControlTasks+0x4bc>)
 8001a02:	ed83 0a00 	vstr	s0, [r3]
}
 8001a06:	b00a      	add	sp, #40	; 0x28
 8001a08:	ecbd 8b06 	vpop	{d8-d10}
 8001a0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a10:	b004      	add	sp, #16
 8001a12:	4770      	bx	lr
		max = Vuvw[1];
 8001a14:	eeb0 7a67 	vmov.f32	s14, s15
 8001a18:	e70e      	b.n	8001838 <VectorControlTasks+0x2d4>
		min = Vuvw[1];
 8001a1a:	eef0 5a67 	vmov.f32	s11, s15
 8001a1e:	e71d      	b.n	800185c <VectorControlTasks+0x2f8>
 8001a20:	20000158 	.word	0x20000158

08001a24 <OpenLoopTasks>:
void OpenLoopTasks(float VamRef, struct SensorData sensData, struct VectorControlData *vectorControlData, float* Duty, int8_t* outputMode){
 8001a24:	b084      	sub	sp, #16
 8001a26:	b570      	push	{r4, r5, r6, lr}
 8001a28:	ed2d 8b06 	vpush	{d8-d10}
 8001a2c:	b088      	sub	sp, #32
 8001a2e:	eeb0 9a40 	vmov.f32	s18, s0
 8001a32:	ac12      	add	r4, sp, #72	; 0x48
 8001a34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001a38:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8001a3a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8001a3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
	outputMode[0] = OUTPUTMODE_POSITIVE;
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 8001a42:	705a      	strb	r2, [r3, #1]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8001a44:	709a      	strb	r2, [r3, #2]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8001a46:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
 8001a4a:	ed9d 6a15 	vldr	s12, [sp, #84]	; 0x54
 8001a4e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001a52:	ee26 8a07 	vmul.f32	s16, s12, s14
 8001a56:	ee37 8ac8 	vsub.f32	s16, s15, s16
 8001a5a:	eddd 6a16 	vldr	s13, [sp, #88]	; 0x58
 8001a5e:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001a62:	ee38 8a47 	vsub.f32	s16, s16, s14
 8001a66:	eddf 9ad1 	vldr	s19, [pc, #836]	; 8001dac <OpenLoopTasks+0x388>
 8001a6a:	ee28 8a29 	vmul.f32	s16, s16, s19
 8001a6e:	4ed0      	ldr	r6, [pc, #832]	; (8001db0 <OpenLoopTasks+0x38c>)
 8001a70:	ed86 8a00 	vstr	s16, [r6]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8001a74:	ed9f 7acf 	vldr	s14, [pc, #828]	; 8001db4 <OpenLoopTasks+0x390>
 8001a78:	ee66 8a07 	vmul.f32	s17, s12, s14
 8001a7c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001a80:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8001a84:	ee67 8a29 	vmul.f32	s17, s14, s19
 8001a88:	edc6 8a01 	vstr	s17, [r6, #4]
	ab[2] = SQRT_1DIV3 * ( uvw[0] + uvw[1] + uvw[2] );
 8001a8c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001a90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a94:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 8001db8 <OpenLoopTasks+0x394>
 8001a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a9c:	edc6 7a02 	vstr	s15, [r6, #8]
	ab2dq(sensData.electAngle, sIab, vectorControlData->Idq);
 8001aa0:	eddd aa12 	vldr	s21, [sp, #72]	; 0x48
	sinTheta = sinf(theta);
 8001aa4:	eeb0 0a6a 	vmov.f32	s0, s21
 8001aa8:	f005 fa42 	bl	8006f30 <sinf>
 8001aac:	eeb0 aa40 	vmov.f32	s20, s0
	cosTheta = cosf(theta);
 8001ab0:	eeb0 0a6a 	vmov.f32	s0, s21
 8001ab4:	f005 f9f8 	bl	8006ea8 <cosf>
 8001ab8:	eef0 7a40 	vmov.f32	s15, s0
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8001abc:	ee20 8a08 	vmul.f32	s16, s0, s16
 8001ac0:	ee6a 8a28 	vmul.f32	s17, s20, s17
 8001ac4:	ee38 8a28 	vadd.f32	s16, s16, s17
 8001ac8:	ed84 8a00 	vstr	s16, [r4]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8001acc:	ed96 7a00 	vldr	s14, [r6]
 8001ad0:	ee27 0a4a 	vnmul.f32	s0, s14, s20
 8001ad4:	ed96 7a01 	vldr	s14, [r6, #4]
 8001ad8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001adc:	ee70 7a27 	vadd.f32	s15, s0, s15
 8001ae0:	edc4 7a01 	vstr	s15, [r4, #4]
	vectorControlData->Vdq[0] = 0.0f;
 8001ae4:	eddf 0ab5 	vldr	s1, [pc, #724]	; 8001dbc <OpenLoopTasks+0x398>
 8001ae8:	edc4 0a02 	vstr	s1, [r4, #8]
	vectorControlData->Vdq[1] = VamRef;
 8001aec:	ed84 9a03 	vstr	s18, [r4, #12]
	vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0];
 8001af0:	edc4 0a04 	vstr	s1, [r4, #16]
	vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1];
 8001af4:	ed84 9a05 	vstr	s18, [r4, #20]
	calcAmpPhaseModFromVoltVect(sensData, vectorControlData);
 8001af8:	f10d 0c04 	add.w	ip, sp, #4
 8001afc:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
 8001b00:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001b04:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001b08:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001b0c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	vectorControlData->Vphase = atan2f(vectorControlData->Vdq[1], vectorControlData->Vdq[0]);
 8001b10:	eeb0 0a49 	vmov.f32	s0, s18
 8001b14:	f005 fa52 	bl	8006fbc <atan2f>
 8001b18:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
	sumOfSquares = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001b1c:	ed94 0a02 	vldr	s0, [r4, #8]
 8001b20:	ee20 0a00 	vmul.f32	s0, s0, s0
 8001b24:	edd4 7a03 	vldr	s15, [r4, #12]
 8001b28:	ee67 7aa7 	vmul.f32	s15, s15, s15
	amp = sqrtf(sumOfSquares);
 8001b2c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001b30:	f005 fa66 	bl	8007000 <sqrtf>
	vectorControlData->Vamp = calcAmpFromVect(vectorControlData->Vdq);
 8001b34:	ed84 0a08 	vstr	s0, [r4, #32]
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 8001b38:	eddd 7a07 	vldr	s15, [sp, #28]
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8001b3c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001b40:	ee20 0a29 	vmul.f32	s0, s0, s19
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 8001b44:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
	limitVoltVectAmp(sensData, vectorControlData);
 8001b48:	f10d 0c04 	add.w	ip, sp, #4
 8001b4c:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
 8001b50:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001b54:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001b58:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001b5c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	if( vectorControlData->Mod > MODLIMIT ){
 8001b60:	eddf 7a97 	vldr	s15, [pc, #604]	; 8001dc0 <OpenLoopTasks+0x39c>
 8001b64:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	dd29      	ble.n	8001bc2 <OpenLoopTasks+0x19e>
		VampLimit = sensData.Vdc * SQRT3DIV2_DIV2 * MODLIMIT;
 8001b6e:	ed9d 8a06 	vldr	s16, [sp, #24]
 8001b72:	eddf 7a94 	vldr	s15, [pc, #592]	; 8001dc4 <OpenLoopTasks+0x3a0>
 8001b76:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001b7a:	eddf 8a91 	vldr	s17, [pc, #580]	; 8001dc0 <OpenLoopTasks+0x39c>
 8001b7e:	ee28 8a28 	vmul.f32	s16, s16, s17
		vectorControlData->Vdq[0] = VampLimit * cosf(vectorControlData->Vphase);
 8001b82:	ed94 9a09 	vldr	s18, [r4, #36]	; 0x24
 8001b86:	eeb0 0a49 	vmov.f32	s0, s18
 8001b8a:	f005 f98d 	bl	8006ea8 <cosf>
 8001b8e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8001b92:	ed84 0a02 	vstr	s0, [r4, #8]
		vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0] - vectorControlData->Vdq_FF[0];
 8001b96:	edd4 7a06 	vldr	s15, [r4, #24]
 8001b9a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001b9e:	ed84 0a04 	vstr	s0, [r4, #16]
		vectorControlData->Vdq[1] = VampLimit * sinf(vectorControlData->Vphase);
 8001ba2:	eeb0 0a49 	vmov.f32	s0, s18
 8001ba6:	f005 f9c3 	bl	8006f30 <sinf>
 8001baa:	ee28 8a00 	vmul.f32	s16, s16, s0
 8001bae:	ed84 8a03 	vstr	s16, [r4, #12]
		vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1] - vectorControlData->Vdq_FF[1];
 8001bb2:	ed94 0a07 	vldr	s0, [r4, #28]
 8001bb6:	ee38 8a40 	vsub.f32	s16, s16, s0
 8001bba:	ed84 8a05 	vstr	s16, [r4, #20]
		vectorControlData->Mod = MODLIMIT;
 8001bbe:	edc4 8a0a 	vstr	s17, [r4, #40]	; 0x28
	dq2ab(sensData.electAngle, vectorControlData->Vdq, sVab);
 8001bc2:	eddd 8a12 	vldr	s17, [sp, #72]	; 0x48
 8001bc6:	f104 0608 	add.w	r6, r4, #8
	sinTheta = sinf(theta);
 8001bca:	eeb0 0a68 	vmov.f32	s0, s17
 8001bce:	f005 f9af 	bl	8006f30 <sinf>
 8001bd2:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 8001bd6:	eeb0 0a68 	vmov.f32	s0, s17
 8001bda:	f005 f965 	bl	8006ea8 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8001bde:	ed94 7a02 	vldr	s14, [r4, #8]
 8001be2:	ee20 7a07 	vmul.f32	s14, s0, s14
 8001be6:	edd6 7a01 	vldr	s15, [r6, #4]
 8001bea:	ee68 6a27 	vmul.f32	s13, s16, s15
 8001bee:	ee37 7a66 	vsub.f32	s14, s14, s13
 8001bf2:	4b75      	ldr	r3, [pc, #468]	; (8001dc8 <OpenLoopTasks+0x3a4>)
 8001bf4:	ed83 7a00 	vstr	s14, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8001bf8:	edd4 6a02 	vldr	s13, [r4, #8]
 8001bfc:	ee28 8a26 	vmul.f32	s16, s16, s13
 8001c00:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001c04:	ee38 8a00 	vadd.f32	s16, s16, s0
 8001c08:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8001c0c:	eddf 6a67 	vldr	s13, [pc, #412]	; 8001dac <OpenLoopTasks+0x388>
 8001c10:	ee27 0a26 	vmul.f32	s0, s14, s13
 8001c14:	4b6d      	ldr	r3, [pc, #436]	; (8001dcc <OpenLoopTasks+0x3a8>)
 8001c16:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 8001c1a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8001c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c22:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001db4 <OpenLoopTasks+0x390>
 8001c26:	ee28 8a07 	vmul.f32	s16, s16, s14
 8001c2a:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001c2e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c32:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8001c36:	eeb1 7a40 	vneg.f32	s14, s0
 8001c3a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c3e:	ed83 7a02 	vstr	s14, [r3, #8]
	Vuvw2Duty(sensData.twoDivVdc, sVuvw, Duty);
 8001c42:	ed9d 6a18 	vldr	s12, [sp, #96]	; 0x60
	if(Vuvw[1] > max)
 8001c46:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4e:	f100 80a6 	bmi.w	8001d9e <OpenLoopTasks+0x37a>
	max = Vuvw[0];
 8001c52:	eeb0 7a40 	vmov.f32	s14, s0
	if(Vuvw[2] > max)
 8001c56:	4b5d      	ldr	r3, [pc, #372]	; (8001dcc <OpenLoopTasks+0x3a8>)
 8001c58:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c5c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c64:	dd01      	ble.n	8001c6a <OpenLoopTasks+0x246>
		max = Vuvw[2];
 8001c66:	eeb0 7a66 	vmov.f32	s14, s13
	if(Vuvw[1] < min)
 8001c6a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c72:	f300 8097 	bgt.w	8001da4 <OpenLoopTasks+0x380>
	min = Vuvw[0];
 8001c76:	eef0 5a40 	vmov.f32	s11, s0
	if(Vuvw[2] < min)
 8001c7a:	eef4 6ae5 	vcmpe.f32	s13, s11
 8001c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c82:	d501      	bpl.n	8001c88 <OpenLoopTasks+0x264>
		min = Vuvw[2];
 8001c84:	eef0 5a66 	vmov.f32	s11, s13
	vo = (max + min) * 0.5f;
 8001c88:	ee37 7a25 	vadd.f32	s14, s14, s11
 8001c8c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8001c90:	ee27 7a08 	vmul.f32	s14, s14, s16
	Vuvw[0] = Vuvw[0] - vo;
 8001c94:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001c98:	4b4c      	ldr	r3, [pc, #304]	; (8001dcc <OpenLoopTasks+0x3a8>)
 8001c9a:	ed83 0a00 	vstr	s0, [r3]
	Vuvw[1] = Vuvw[1] - vo;
 8001c9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ca2:	edc3 7a01 	vstr	s15, [r3, #4]
	Vuvw[2] = Vuvw[2] - vo;
 8001ca6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8001caa:	ed83 7a02 	vstr	s14, [r3, #8]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8001cae:	ee26 0a00 	vmul.f32	s0, s12, s0
 8001cb2:	ed85 0a00 	vstr	s0, [r5]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8001cb6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cbe:	edc5 7a01 	vstr	s15, [r5, #4]
	Duty[2] = (Vuvw[2] * twoDivVdc);//-Duty[0] - Duty[1];
 8001cc2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cc6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001cca:	ed85 6a02 	vstr	s12, [r5, #8]
	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001cce:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001cd2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001cd6:	f7fe ffa7 	bl	8000c28 <gUpperLowerLimit>
 8001cda:	ed85 0a00 	vstr	s0, [r5]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8001cde:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001ce2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001ce6:	ed95 0a01 	vldr	s0, [r5, #4]
 8001cea:	f7fe ff9d 	bl	8000c28 <gUpperLowerLimit>
 8001cee:	ed85 0a01 	vstr	s0, [r5, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8001cf2:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001cf6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001cfa:	ed95 0a02 	vldr	s0, [r5, #8]
 8001cfe:	f7fe ff93 	bl	8000c28 <gUpperLowerLimit>
 8001d02:	ed85 0a02 	vstr	s0, [r5, #8]
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8001d06:	edd5 7a00 	vldr	s15, [r5]
 8001d0a:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d0e:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001d12:	edc5 7a00 	vstr	s15, [r5]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8001d16:	edd5 7a01 	vldr	s15, [r5, #4]
 8001d1a:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d1e:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001d22:	edc5 7a01 	vstr	s15, [r5, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8001d26:	ee20 0a08 	vmul.f32	s0, s0, s16
 8001d2a:	ee30 0a08 	vadd.f32	s0, s0, s16
 8001d2e:	ed85 0a02 	vstr	s0, [r5, #8]
	sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001d32:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <OpenLoopTasks+0x3ac>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 8001d38:	605a      	str	r2, [r3, #4]
	Egd[0] = Vgd[0] - Ra * Igd[0] + La * electAngVelo * Igd[1];
 8001d3a:	ed94 0a02 	vldr	s0, [r4, #8]
 8001d3e:	edd4 7a00 	vldr	s15, [r4]
 8001d42:	ed9f 6a24 	vldr	s12, [pc, #144]	; 8001dd4 <OpenLoopTasks+0x3b0>
 8001d46:	ee27 7a86 	vmul.f32	s14, s15, s12
 8001d4a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8001d4e:	ed9d 7a13 	vldr	s14, [sp, #76]	; 0x4c
 8001d52:	eddf 0a21 	vldr	s1, [pc, #132]	; 8001dd8 <OpenLoopTasks+0x3b4>
 8001d56:	ee27 7a20 	vmul.f32	s14, s14, s1
 8001d5a:	edd4 6a01 	vldr	s13, [r4, #4]
 8001d5e:	ee67 5a26 	vmul.f32	s11, s14, s13
 8001d62:	ee30 0a25 	vadd.f32	s0, s0, s11
 8001d66:	ed8d 0a01 	vstr	s0, [sp, #4]
	Egd[1] = Vgd[1] - Ra * Igd[1] - La * electAngVelo * Igd[0];
 8001d6a:	edd6 0a01 	vldr	s1, [r6, #4]
 8001d6e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8001d72:	ee70 0ae6 	vsub.f32	s1, s1, s13
 8001d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8001d7e:	edcd 0a02 	vstr	s1, [sp, #8]
	angleErr = atan2f(-1.0f * Egd[0], Egd[1]); //推定q軸を基準とした実q軸との誤差を算出
 8001d82:	eeb1 0a40 	vneg.f32	s0, s0
 8001d86:	f005 f919 	bl	8006fbc <atan2f>
	sElectAngleErr = FluxObserver(vectorControlData->Idq, vectorControlData->Vdq, sensData.electAngVelo);
 8001d8a:	4b14      	ldr	r3, [pc, #80]	; (8001ddc <OpenLoopTasks+0x3b8>)
 8001d8c:	ed83 0a00 	vstr	s0, [r3]
}
 8001d90:	b008      	add	sp, #32
 8001d92:	ecbd 8b06 	vpop	{d8-d10}
 8001d96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001d9a:	b004      	add	sp, #16
 8001d9c:	4770      	bx	lr
		max = Vuvw[1];
 8001d9e:	eeb0 7a67 	vmov.f32	s14, s15
 8001da2:	e758      	b.n	8001c56 <OpenLoopTasks+0x232>
		min = Vuvw[1];
 8001da4:	eef0 5a67 	vmov.f32	s11, s15
 8001da8:	e767      	b.n	8001c7a <OpenLoopTasks+0x256>
 8001daa:	bf00      	nop
 8001dac:	3f5105ec 	.word	0x3f5105ec
 8001db0:	2000015c 	.word	0x2000015c
 8001db4:	3f5db3d7 	.word	0x3f5db3d7
 8001db8:	3f13cd3a 	.word	0x3f13cd3a
 8001dbc:	00000000 	.word	0x00000000
 8001dc0:	3f933333 	.word	0x3f933333
 8001dc4:	3f1cc471 	.word	0x3f1cc471
 8001dc8:	20000184 	.word	0x20000184
 8001dcc:	2000018c 	.word	0x2000018c
 8001dd0:	20000168 	.word	0x20000168
 8001dd4:	3fd71dc9 	.word	0x3fd71dc9
 8001dd8:	39fba882 	.word	0x39fba882
 8001ddc:	20000158 	.word	0x20000158

08001de0 <calcElectAngleEstimate>:
	return angleErr;
}

void calcElectAngleEstimate(uint8_t flgInit, struct VectorControlData vectorControlData, struct ElectAngleEstimateData *electAngleEstimateData){
 8001de0:	b084      	sub	sp, #16
 8001de2:	b530      	push	{r4, r5, lr}
 8001de4:	b083      	sub	sp, #12
 8001de6:	4605      	mov	r5, r0
 8001de8:	a807      	add	r0, sp, #28
 8001dea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001dee:	9c12      	ldr	r4, [sp, #72]	; 0x48
	float wc_PLL;
	float Kp_PLL;
	float Ki_PLL;
	float Ts_PLL;

	electAngleEstimateData->electAngleErr = FluxObserver(vectorControlData.Idq, vectorControlData.Vdq, electAngleEstimateData->electAngVeloEstimate);
 8001df0:	ed94 7a02 	vldr	s14, [r4, #8]
	Egd[0] = Vgd[0] - Ra * Igd[0] + La * electAngVelo * Igd[1];
 8001df4:	eddd 7a07 	vldr	s15, [sp, #28]
 8001df8:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001e98 <calcElectAngleEstimate+0xb8>
 8001dfc:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8001e00:	ed9d 0a09 	vldr	s0, [sp, #36]	; 0x24
 8001e04:	ee30 0a46 	vsub.f32	s0, s0, s12
 8001e08:	eddf 0a24 	vldr	s1, [pc, #144]	; 8001e9c <calcElectAngleEstimate+0xbc>
 8001e0c:	ee27 7a20 	vmul.f32	s14, s14, s1
 8001e10:	eddd 0a08 	vldr	s1, [sp, #32]
 8001e14:	ee27 6a20 	vmul.f32	s12, s14, s1
 8001e18:	ee30 0a06 	vadd.f32	s0, s0, s12
 8001e1c:	ed8d 0a00 	vstr	s0, [sp]
	Egd[1] = Vgd[1] - Ra * Igd[1] - La * electAngVelo * Igd[0];
 8001e20:	ee60 6aa6 	vmul.f32	s13, s1, s13
 8001e24:	eddd 0a0a 	vldr	s1, [sp, #40]	; 0x28
 8001e28:	ee70 0ae6 	vsub.f32	s1, s1, s13
 8001e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e30:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8001e34:	edcd 0a01 	vstr	s1, [sp, #4]
	angleErr = atan2f(-1.0f * Egd[0], Egd[1]); //推定q軸を基準とした実q軸との誤差を算出
 8001e38:	eeb1 0a40 	vneg.f32	s0, s0
 8001e3c:	f005 f8be 	bl	8006fbc <atan2f>
	electAngleEstimateData->electAngleErr = FluxObserver(vectorControlData.Idq, vectorControlData.Vdq, electAngleEstimateData->electAngVeloEstimate);
 8001e40:	ed84 0a00 	vstr	s0, [r4]


	if( flgInit == 0){ // 初期化処理
 8001e44:	b93d      	cbnz	r5, 8001e56 <calcElectAngleEstimate+0x76>
		//*electAngVeloEstimate = electAngVelo;
		//*electAngleEstimate = electAngle;
		sIntegral_ElectAngleErr_Ki = electAngleEstimateData->electAngVeloEstimate;
 8001e46:	68a2      	ldr	r2, [r4, #8]
 8001e48:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <calcElectAngleEstimate+0xc0>)
 8001e4a:	601a      	str	r2, [r3, #0]
		//PLL
		electAngleEstimateData->electAngVeloEstimate = cfPhaseLockedLoop(electAngleEstimateData->electAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);

	}

}
 8001e4c:	b003      	add	sp, #12
 8001e4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001e52:	b004      	add	sp, #16
 8001e54:	4770      	bx	lr
		electAngleEstimateData->electAngleEstimate += (electAngleEstimateData->electAngVeloEstimate) * CARRIERCYCLE;
 8001e56:	ed94 7a02 	vldr	s14, [r4, #8]
 8001e5a:	eddf 7a12 	vldr	s15, [pc, #72]	; 8001ea4 <calcElectAngleEstimate+0xc4>
 8001e5e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8001e62:	edd4 7a01 	vldr	s15, [r4, #4]
 8001e66:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001e6a:	ed84 0a01 	vstr	s0, [r4, #4]
		electAngleEstimateData->electAngleEstimate = gfWrapTheta(electAngleEstimateData->electAngleEstimate);
 8001e6e:	f7fe feb7 	bl	8000be0 <gfWrapTheta>
 8001e72:	ed84 0a01 	vstr	s0, [r4, #4]
		electAngleEstimateData->electAngleErr = gfWrapTheta(electAngleEstimateData->electAngleErr);
 8001e76:	ed94 0a00 	vldr	s0, [r4]
 8001e7a:	f7fe feb1 	bl	8000be0 <gfWrapTheta>
 8001e7e:	ed84 0a00 	vstr	s0, [r4]
		electAngleEstimateData->electAngVeloEstimate = cfPhaseLockedLoop(electAngleEstimateData->electAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8001e82:	4807      	ldr	r0, [pc, #28]	; (8001ea0 <calcElectAngleEstimate+0xc0>)
 8001e84:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001ea8 <calcElectAngleEstimate+0xc8>
 8001e88:	eddf 0a08 	vldr	s1, [pc, #32]	; 8001eac <calcElectAngleEstimate+0xcc>
 8001e8c:	f7fe fe7c 	bl	8000b88 <cfPhaseLockedLoop>
 8001e90:	ed84 0a02 	vstr	s0, [r4, #8]
}
 8001e94:	e7da      	b.n	8001e4c <calcElectAngleEstimate+0x6c>
 8001e96:	bf00      	nop
 8001e98:	3fd71dc9 	.word	0x3fd71dc9
 8001e9c:	39fba882 	.word	0x39fba882
 8001ea0:	20000178 	.word	0x20000178
 8001ea4:	4684d000 	.word	0x4684d000
 8001ea8:	40949fe9 	.word	0x40949fe9
 8001eac:	441d1463 	.word	0x441d1463

08001eb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001eb0:	b570      	push	{r4, r5, r6, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	2400      	movs	r4, #0
 8001eb6:	9405      	str	r4, [sp, #20]
 8001eb8:	9406      	str	r4, [sp, #24]
 8001eba:	9407      	str	r4, [sp, #28]
 8001ebc:	9408      	str	r4, [sp, #32]
 8001ebe:	9409      	str	r4, [sp, #36]	; 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	; (8001f78 <MX_GPIO_Init+0xc8>)
 8001ec2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ec4:	f042 0204 	orr.w	r2, r2, #4
 8001ec8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001eca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ecc:	f002 0204 	and.w	r2, r2, #4
 8001ed0:	9201      	str	r2, [sp, #4]
 8001ed2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ed4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ed6:	f042 0220 	orr.w	r2, r2, #32
 8001eda:	64da      	str	r2, [r3, #76]	; 0x4c
 8001edc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ede:	f002 0220 	and.w	r2, r2, #32
 8001ee2:	9202      	str	r2, [sp, #8]
 8001ee4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ee8:	f042 0201 	orr.w	r2, r2, #1
 8001eec:	64da      	str	r2, [r3, #76]	; 0x4c
 8001eee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ef0:	f002 0201 	and.w	r2, r2, #1
 8001ef4:	9203      	str	r2, [sp, #12]
 8001ef6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001efa:	f042 0202 	orr.w	r2, r2, #2
 8001efe:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	9304      	str	r3, [sp, #16]
 8001f08:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f0a:	4622      	mov	r2, r4
 8001f0c:	2120      	movs	r1, #32
 8001f0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f12:	f002 fdb2 	bl	8004a7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8001f16:	4d19      	ldr	r5, [pc, #100]	; (8001f7c <MX_GPIO_Init+0xcc>)
 8001f18:	4622      	mov	r2, r4
 8001f1a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001f1e:	4628      	mov	r0, r5
 8001f20:	f002 fdab 	bl	8004a7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f28:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f2a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001f2e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f32:	a905      	add	r1, sp, #20
 8001f34:	4628      	mov	r0, r5
 8001f36:	f002 fcaf 	bl	8004898 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f3a:	2320      	movs	r3, #32
 8001f3c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3e:	2601      	movs	r6, #1
 8001f40:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f46:	a905      	add	r1, sp, #20
 8001f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4c:	f002 fca4 	bl	8004898 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 8001f50:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001f54:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f56:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f5c:	a905      	add	r1, sp, #20
 8001f5e:	4628      	mov	r0, r5
 8001f60:	f002 fc9a 	bl	8004898 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f64:	4622      	mov	r2, r4
 8001f66:	4621      	mov	r1, r4
 8001f68:	2028      	movs	r0, #40	; 0x28
 8001f6a:	f002 f96b 	bl	8004244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f6e:	2028      	movs	r0, #40	; 0x28
 8001f70:	f002 f9a0 	bl	80042b4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f74:	b00a      	add	sp, #40	; 0x28
 8001f76:	bd70      	pop	{r4, r5, r6, pc}
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48000800 	.word	0x48000800

08001f80 <MX_DMA_Init>:
{
 8001f80:	b500      	push	{lr}
 8001f82:	b083      	sub	sp, #12
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <MX_DMA_Init+0x50>)
 8001f86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f88:	f042 0204 	orr.w	r2, r2, #4
 8001f8c:	649a      	str	r2, [r3, #72]	; 0x48
 8001f8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f90:	f002 0204 	and.w	r2, r2, #4
 8001f94:	9200      	str	r2, [sp, #0]
 8001f96:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f9a:	f042 0201 	orr.w	r2, r2, #1
 8001f9e:	649a      	str	r2, [r3, #72]	; 0x48
 8001fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	4611      	mov	r1, r2
 8001fae:	200b      	movs	r0, #11
 8001fb0:	f002 f948 	bl	8004244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fb4:	200b      	movs	r0, #11
 8001fb6:	f002 f97d 	bl	80042b4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	4611      	mov	r1, r2
 8001fbe:	200c      	movs	r0, #12
 8001fc0:	f002 f940 	bl	8004244 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001fc4:	200c      	movs	r0, #12
 8001fc6:	f002 f975 	bl	80042b4 <HAL_NVIC_EnableIRQ>
}
 8001fca:	b003      	add	sp, #12
 8001fcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fd0:	40021000 	.word	0x40021000

08001fd4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fd6:	e7fe      	b.n	8001fd6 <Error_Handler+0x2>

08001fd8 <MX_LPUART1_UART_Init>:
{
 8001fd8:	b508      	push	{r3, lr}
  hlpuart1.Instance = LPUART1;
 8001fda:	4815      	ldr	r0, [pc, #84]	; (8002030 <MX_LPUART1_UART_Init+0x58>)
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <MX_LPUART1_UART_Init+0x5c>)
 8001fde:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001fe0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001fe4:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001fea:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001fec:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001fee:	220c      	movs	r2, #12
 8001ff0:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ff4:	6203      	str	r3, [r0, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ff6:	6243      	str	r3, [r0, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ff8:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001ffa:	f004 fe60 	bl	8006cbe <HAL_UART_Init>
 8001ffe:	b970      	cbnz	r0, 800201e <MX_LPUART1_UART_Init+0x46>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002000:	2100      	movs	r1, #0
 8002002:	480b      	ldr	r0, [pc, #44]	; (8002030 <MX_LPUART1_UART_Init+0x58>)
 8002004:	f004 fed3 	bl	8006dae <HAL_UARTEx_SetTxFifoThreshold>
 8002008:	b958      	cbnz	r0, 8002022 <MX_LPUART1_UART_Init+0x4a>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800200a:	2100      	movs	r1, #0
 800200c:	4808      	ldr	r0, [pc, #32]	; (8002030 <MX_LPUART1_UART_Init+0x58>)
 800200e:	f004 fef3 	bl	8006df8 <HAL_UARTEx_SetRxFifoThreshold>
 8002012:	b940      	cbnz	r0, 8002026 <MX_LPUART1_UART_Init+0x4e>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002014:	4806      	ldr	r0, [pc, #24]	; (8002030 <MX_LPUART1_UART_Init+0x58>)
 8002016:	f004 feab 	bl	8006d70 <HAL_UARTEx_DisableFifoMode>
 800201a:	b930      	cbnz	r0, 800202a <MX_LPUART1_UART_Init+0x52>
}
 800201c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800201e:	f7ff ffd9 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002022:	f7ff ffd7 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002026:	f7ff ffd5 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800202a:	f7ff ffd3 	bl	8001fd4 <Error_Handler>
 800202e:	bf00      	nop
 8002030:	200002d8 	.word	0x200002d8
 8002034:	40008000 	.word	0x40008000

08002038 <MX_ADC1_Init>:
{
 8002038:	b510      	push	{r4, lr}
 800203a:	b09a      	sub	sp, #104	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 800203c:	2400      	movs	r4, #0
 800203e:	9417      	str	r4, [sp, #92]	; 0x5c
 8002040:	9418      	str	r4, [sp, #96]	; 0x60
 8002042:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8002044:	2220      	movs	r2, #32
 8002046:	4621      	mov	r1, r4
 8002048:	a80f      	add	r0, sp, #60	; 0x3c
 800204a:	f004 ff25 	bl	8006e98 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800204e:	223c      	movs	r2, #60	; 0x3c
 8002050:	4621      	mov	r1, r4
 8002052:	4668      	mov	r0, sp
 8002054:	f004 ff20 	bl	8006e98 <memset>
  hadc1.Instance = ADC1;
 8002058:	4841      	ldr	r0, [pc, #260]	; (8002160 <MX_ADC1_Init+0x128>)
 800205a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800205e:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002060:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002064:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002066:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002068:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 800206a:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800206c:	2301      	movs	r3, #1
 800206e:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002070:	2204      	movs	r2, #4
 8002072:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002074:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002076:	7743      	strb	r3, [r0, #29]
  hadc1.Init.NbrOfConversion = 2;
 8002078:	2202      	movs	r2, #2
 800207a:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800207c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002080:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002082:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002084:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002088:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800208a:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800208e:	f000 fd41 	bl	8002b14 <HAL_ADC_Init>
 8002092:	2800      	cmp	r0, #0
 8002094:	d155      	bne.n	8002142 <MX_ADC1_Init+0x10a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002096:	2300      	movs	r3, #0
 8002098:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800209a:	a917      	add	r1, sp, #92	; 0x5c
 800209c:	4830      	ldr	r0, [pc, #192]	; (8002160 <MX_ADC1_Init+0x128>)
 800209e:	f001 ffd5 	bl	800404c <HAL_ADCEx_MultiModeConfigChannel>
 80020a2:	2800      	cmp	r0, #0
 80020a4:	d14f      	bne.n	8002146 <MX_ADC1_Init+0x10e>
  sConfig.Channel = ADC_CHANNEL_2;
 80020a6:	4b2f      	ldr	r3, [pc, #188]	; (8002164 <MX_ADC1_Init+0x12c>)
 80020a8:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020aa:	2306      	movs	r3, #6
 80020ac:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80020ae:	2300      	movs	r3, #0
 80020b0:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80020b2:	227f      	movs	r2, #127	; 0x7f
 80020b4:	9212      	str	r2, [sp, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80020b6:	2204      	movs	r2, #4
 80020b8:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 80020ba:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020bc:	a90f      	add	r1, sp, #60	; 0x3c
 80020be:	4828      	ldr	r0, [pc, #160]	; (8002160 <MX_ADC1_Init+0x128>)
 80020c0:	f001 f84a 	bl	8003158 <HAL_ADC_ConfigChannel>
 80020c4:	2800      	cmp	r0, #0
 80020c6:	d140      	bne.n	800214a <MX_ADC1_Init+0x112>
  sConfig.Channel = ADC_CHANNEL_12;
 80020c8:	4b27      	ldr	r3, [pc, #156]	; (8002168 <MX_ADC1_Init+0x130>)
 80020ca:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80020cc:	230c      	movs	r3, #12
 80020ce:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020d0:	a90f      	add	r1, sp, #60	; 0x3c
 80020d2:	4823      	ldr	r0, [pc, #140]	; (8002160 <MX_ADC1_Init+0x128>)
 80020d4:	f001 f840 	bl	8003158 <HAL_ADC_ConfigChannel>
 80020d8:	2800      	cmp	r0, #0
 80020da:	d138      	bne.n	800214e <MX_ADC1_Init+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80020dc:	4b23      	ldr	r3, [pc, #140]	; (800216c <MX_ADC1_Init+0x134>)
 80020de:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80020e0:	2309      	movs	r3, #9
 80020e2:	9301      	str	r3, [sp, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80020e4:	2300      	movs	r3, #0
 80020e6:	9302      	str	r3, [sp, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80020e8:	227f      	movs	r2, #127	; 0x7f
 80020ea:	9203      	str	r2, [sp, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80020ec:	2204      	movs	r2, #4
 80020ee:	9204      	str	r2, [sp, #16]
  sConfigInjected.InjectedOffset = 0;
 80020f0:	9305      	str	r3, [sp, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 80020f2:	2203      	movs	r2, #3
 80020f4:	9208      	str	r2, [sp, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80020f6:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80020fa:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80020fe:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8002102:	2280      	movs	r2, #128	; 0x80
 8002104:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002106:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002108:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800210c:	4669      	mov	r1, sp
 800210e:	4814      	ldr	r0, [pc, #80]	; (8002160 <MX_ADC1_Init+0x128>)
 8002110:	f001 fc64 	bl	80039dc <HAL_ADCEx_InjectedConfigChannel>
 8002114:	b9e8      	cbnz	r0, 8002152 <MX_ADC1_Init+0x11a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8002116:	4b16      	ldr	r3, [pc, #88]	; (8002170 <MX_ADC1_Init+0x138>)
 8002118:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800211a:	f240 130f 	movw	r3, #271	; 0x10f
 800211e:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002120:	4669      	mov	r1, sp
 8002122:	480f      	ldr	r0, [pc, #60]	; (8002160 <MX_ADC1_Init+0x128>)
 8002124:	f001 fc5a 	bl	80039dc <HAL_ADCEx_InjectedConfigChannel>
 8002128:	b9a8      	cbnz	r0, 8002156 <MX_ADC1_Init+0x11e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <MX_ADC1_Init+0x13c>)
 800212c:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 800212e:	f240 2315 	movw	r3, #533	; 0x215
 8002132:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002134:	4669      	mov	r1, sp
 8002136:	480a      	ldr	r0, [pc, #40]	; (8002160 <MX_ADC1_Init+0x128>)
 8002138:	f001 fc50 	bl	80039dc <HAL_ADCEx_InjectedConfigChannel>
 800213c:	b968      	cbnz	r0, 800215a <MX_ADC1_Init+0x122>
}
 800213e:	b01a      	add	sp, #104	; 0x68
 8002140:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002142:	f7ff ff47 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002146:	f7ff ff45 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800214a:	f7ff ff43 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800214e:	f7ff ff41 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002152:	f7ff ff3f 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002156:	f7ff ff3d 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800215a:	f7ff ff3b 	bl	8001fd4 <Error_Handler>
 800215e:	bf00      	nop
 8002160:	20000198 	.word	0x20000198
 8002164:	08600004 	.word	0x08600004
 8002168:	32601000 	.word	0x32601000
 800216c:	04300002 	.word	0x04300002
 8002170:	1d500080 	.word	0x1d500080
 8002174:	19200040 	.word	0x19200040

08002178 <MX_TIM1_Init>:
{
 8002178:	b510      	push	{r4, lr}
 800217a:	b098      	sub	sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800217c:	2400      	movs	r4, #0
 800217e:	9415      	str	r4, [sp, #84]	; 0x54
 8002180:	9416      	str	r4, [sp, #88]	; 0x58
 8002182:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002184:	940e      	str	r4, [sp, #56]	; 0x38
 8002186:	940f      	str	r4, [sp, #60]	; 0x3c
 8002188:	9410      	str	r4, [sp, #64]	; 0x40
 800218a:	9411      	str	r4, [sp, #68]	; 0x44
 800218c:	9412      	str	r4, [sp, #72]	; 0x48
 800218e:	9413      	str	r4, [sp, #76]	; 0x4c
 8002190:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002192:	2234      	movs	r2, #52	; 0x34
 8002194:	4621      	mov	r1, r4
 8002196:	a801      	add	r0, sp, #4
 8002198:	f004 fe7e 	bl	8006e98 <memset>
  htim1.Instance = TIM1;
 800219c:	4835      	ldr	r0, [pc, #212]	; (8002274 <MX_TIM1_Init+0xfc>)
 800219e:	4b36      	ldr	r3, [pc, #216]	; (8002278 <MX_TIM1_Init+0x100>)
 80021a0:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80021a2:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80021a4:	2320      	movs	r3, #32
 80021a6:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 4999;
 80021a8:	f241 3387 	movw	r3, #4999	; 0x1387
 80021ac:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ae:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80021b0:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021b4:	f003 fdd0 	bl	8005d58 <HAL_TIM_PWM_Init>
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d14c      	bne.n	8002256 <MX_TIM1_Init+0xde>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80021bc:	2370      	movs	r3, #112	; 0x70
 80021be:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021c0:	2300      	movs	r3, #0
 80021c2:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c4:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021c6:	a915      	add	r1, sp, #84	; 0x54
 80021c8:	482a      	ldr	r0, [pc, #168]	; (8002274 <MX_TIM1_Init+0xfc>)
 80021ca:	f004 f9e7 	bl	800659c <HAL_TIMEx_MasterConfigSynchronization>
 80021ce:	2800      	cmp	r0, #0
 80021d0:	d143      	bne.n	800225a <MX_TIM1_Init+0xe2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d2:	2360      	movs	r3, #96	; 0x60
 80021d4:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80021d6:	2200      	movs	r2, #0
 80021d8:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021da:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021dc:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021de:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021e0:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021e2:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021e4:	a90e      	add	r1, sp, #56	; 0x38
 80021e6:	4823      	ldr	r0, [pc, #140]	; (8002274 <MX_TIM1_Init+0xfc>)
 80021e8:	f003 fe64 	bl	8005eb4 <HAL_TIM_PWM_ConfigChannel>
 80021ec:	2800      	cmp	r0, #0
 80021ee:	d136      	bne.n	800225e <MX_TIM1_Init+0xe6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021f0:	2204      	movs	r2, #4
 80021f2:	a90e      	add	r1, sp, #56	; 0x38
 80021f4:	481f      	ldr	r0, [pc, #124]	; (8002274 <MX_TIM1_Init+0xfc>)
 80021f6:	f003 fe5d 	bl	8005eb4 <HAL_TIM_PWM_ConfigChannel>
 80021fa:	2800      	cmp	r0, #0
 80021fc:	d131      	bne.n	8002262 <MX_TIM1_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021fe:	2208      	movs	r2, #8
 8002200:	a90e      	add	r1, sp, #56	; 0x38
 8002202:	481c      	ldr	r0, [pc, #112]	; (8002274 <MX_TIM1_Init+0xfc>)
 8002204:	f003 fe56 	bl	8005eb4 <HAL_TIM_PWM_ConfigChannel>
 8002208:	2800      	cmp	r0, #0
 800220a:	d12c      	bne.n	8002266 <MX_TIM1_Init+0xee>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800220c:	2370      	movs	r3, #112	; 0x70
 800220e:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002210:	220c      	movs	r2, #12
 8002212:	a90e      	add	r1, sp, #56	; 0x38
 8002214:	4817      	ldr	r0, [pc, #92]	; (8002274 <MX_TIM1_Init+0xfc>)
 8002216:	f003 fe4d 	bl	8005eb4 <HAL_TIM_PWM_ConfigChannel>
 800221a:	bb30      	cbnz	r0, 800226a <MX_TIM1_Init+0xf2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002220:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002222:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 8002224:	2264      	movs	r2, #100	; 0x64
 8002226:	9204      	str	r2, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002228:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800222a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800222e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002230:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002232:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002234:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002236:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800223a:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800223c:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800223e:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002240:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002242:	a901      	add	r1, sp, #4
 8002244:	480b      	ldr	r0, [pc, #44]	; (8002274 <MX_TIM1_Init+0xfc>)
 8002246:	f004 f9ff 	bl	8006648 <HAL_TIMEx_ConfigBreakDeadTime>
 800224a:	b980      	cbnz	r0, 800226e <MX_TIM1_Init+0xf6>
  HAL_TIM_MspPostInit(&htim1);
 800224c:	4809      	ldr	r0, [pc, #36]	; (8002274 <MX_TIM1_Init+0xfc>)
 800224e:	f000 fb37 	bl	80028c0 <HAL_TIM_MspPostInit>
}
 8002252:	b018      	add	sp, #96	; 0x60
 8002254:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002256:	f7ff febd 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800225a:	f7ff febb 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800225e:	f7ff feb9 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002262:	f7ff feb7 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002266:	f7ff feb5 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800226a:	f7ff feb3 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800226e:	f7ff feb1 	bl	8001fd4 <Error_Handler>
 8002272:	bf00      	nop
 8002274:	20000368 	.word	0x20000368
 8002278:	40012c00 	.word	0x40012c00

0800227c <MX_TIM2_Init>:
{
 800227c:	b500      	push	{lr}
 800227e:	b089      	sub	sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002280:	2300      	movs	r3, #0
 8002282:	9305      	str	r3, [sp, #20]
 8002284:	9306      	str	r3, [sp, #24]
 8002286:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	9303      	str	r3, [sp, #12]
 800228e:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 8002290:	481d      	ldr	r0, [pc, #116]	; (8002308 <MX_TIM2_Init+0x8c>)
 8002292:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002296:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002298:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4.294967295E9;
 800229c:	f04f 32ff 	mov.w	r2, #4294967295
 80022a0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80022a6:	f003 fd87 	bl	8005db8 <HAL_TIM_IC_Init>
 80022aa:	bb10      	cbnz	r0, 80022f2 <MX_TIM2_Init+0x76>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ac:	2300      	movs	r3, #0
 80022ae:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b0:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022b2:	a905      	add	r1, sp, #20
 80022b4:	4814      	ldr	r0, [pc, #80]	; (8002308 <MX_TIM2_Init+0x8c>)
 80022b6:	f004 f971 	bl	800659c <HAL_TIMEx_MasterConfigSynchronization>
 80022ba:	b9e0      	cbnz	r0, 80022f6 <MX_TIM2_Init+0x7a>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022bc:	2200      	movs	r2, #0
 80022be:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022c0:	2301      	movs	r3, #1
 80022c2:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022c4:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 1;
 80022c6:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022c8:	a901      	add	r1, sp, #4
 80022ca:	480f      	ldr	r0, [pc, #60]	; (8002308 <MX_TIM2_Init+0x8c>)
 80022cc:	f003 fece 	bl	800606c <HAL_TIM_IC_ConfigChannel>
 80022d0:	b998      	cbnz	r0, 80022fa <MX_TIM2_Init+0x7e>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022d2:	2204      	movs	r2, #4
 80022d4:	eb0d 0102 	add.w	r1, sp, r2
 80022d8:	480b      	ldr	r0, [pc, #44]	; (8002308 <MX_TIM2_Init+0x8c>)
 80022da:	f003 fec7 	bl	800606c <HAL_TIM_IC_ConfigChannel>
 80022de:	b970      	cbnz	r0, 80022fe <MX_TIM2_Init+0x82>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80022e0:	2208      	movs	r2, #8
 80022e2:	a901      	add	r1, sp, #4
 80022e4:	4808      	ldr	r0, [pc, #32]	; (8002308 <MX_TIM2_Init+0x8c>)
 80022e6:	f003 fec1 	bl	800606c <HAL_TIM_IC_ConfigChannel>
 80022ea:	b950      	cbnz	r0, 8002302 <MX_TIM2_Init+0x86>
}
 80022ec:	b009      	add	sp, #36	; 0x24
 80022ee:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80022f2:	f7ff fe6f 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 80022f6:	f7ff fe6d 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 80022fa:	f7ff fe6b 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 80022fe:	f7ff fe69 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002302:	f7ff fe67 	bl	8001fd4 <Error_Handler>
 8002306:	bf00      	nop
 8002308:	200003b4 	.word	0x200003b4

0800230c <MX_DAC1_Init>:
{
 800230c:	b500      	push	{lr}
 800230e:	b08d      	sub	sp, #52	; 0x34
  DAC_ChannelConfTypeDef sConfig = {0};
 8002310:	2230      	movs	r2, #48	; 0x30
 8002312:	2100      	movs	r1, #0
 8002314:	4668      	mov	r0, sp
 8002316:	f004 fdbf 	bl	8006e98 <memset>
  hdac1.Instance = DAC1;
 800231a:	4810      	ldr	r0, [pc, #64]	; (800235c <MX_DAC1_Init+0x50>)
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <MX_DAC1_Init+0x54>)
 800231e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002320:	f001 ffea 	bl	80042f8 <HAL_DAC_Init>
 8002324:	b9a8      	cbnz	r0, 8002352 <MX_DAC1_Init+0x46>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002326:	2302      	movs	r3, #2
 8002328:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800232a:	2200      	movs	r2, #0
 800232c:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002330:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002334:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8002336:	9303      	str	r3, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002338:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800233a:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800233c:	2301      	movs	r3, #1
 800233e:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002340:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002342:	4669      	mov	r1, sp
 8002344:	4805      	ldr	r0, [pc, #20]	; (800235c <MX_DAC1_Init+0x50>)
 8002346:	f002 f837 	bl	80043b8 <HAL_DAC_ConfigChannel>
 800234a:	b920      	cbnz	r0, 8002356 <MX_DAC1_Init+0x4a>
}
 800234c:	b00d      	add	sp, #52	; 0x34
 800234e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002352:	f7ff fe3f 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 8002356:	f7ff fe3d 	bl	8001fd4 <Error_Handler>
 800235a:	bf00      	nop
 800235c:	20000204 	.word	0x20000204
 8002360:	50000800 	.word	0x50000800

08002364 <MX_TIM7_Init>:
{
 8002364:	b500      	push	{lr}
 8002366:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002368:	2300      	movs	r3, #0
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	9302      	str	r3, [sp, #8]
 800236e:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 8002370:	480d      	ldr	r0, [pc, #52]	; (80023a8 <MX_TIM7_Init+0x44>)
 8002372:	4a0e      	ldr	r2, [pc, #56]	; (80023ac <MX_TIM7_Init+0x48>)
 8002374:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 0;
 8002376:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 4999;
 800237a:	f241 3287 	movw	r2, #4999	; 0x1387
 800237e:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002380:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002382:	f003 fcb9 	bl	8005cf8 <HAL_TIM_Base_Init>
 8002386:	b958      	cbnz	r0, 80023a0 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002388:	2320      	movs	r3, #32
 800238a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238c:	2300      	movs	r3, #0
 800238e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002390:	a901      	add	r1, sp, #4
 8002392:	4805      	ldr	r0, [pc, #20]	; (80023a8 <MX_TIM7_Init+0x44>)
 8002394:	f004 f902 	bl	800659c <HAL_TIMEx_MasterConfigSynchronization>
 8002398:	b920      	cbnz	r0, 80023a4 <MX_TIM7_Init+0x40>
}
 800239a:	b005      	add	sp, #20
 800239c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80023a0:	f7ff fe18 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 80023a4:	f7ff fe16 	bl	8001fd4 <Error_Handler>
 80023a8:	20000400 	.word	0x20000400
 80023ac:	40001400 	.word	0x40001400

080023b0 <SystemClock_Config>:
{
 80023b0:	b500      	push	{lr}
 80023b2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023b4:	2238      	movs	r2, #56	; 0x38
 80023b6:	2100      	movs	r1, #0
 80023b8:	a806      	add	r0, sp, #24
 80023ba:	f004 fd6d 	bl	8006e98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023be:	2000      	movs	r0, #0
 80023c0:	9001      	str	r0, [sp, #4]
 80023c2:	9002      	str	r0, [sp, #8]
 80023c4:	9003      	str	r0, [sp, #12]
 80023c6:	9004      	str	r0, [sp, #16]
 80023c8:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80023ca:	f002 fb73 	bl	8004ab4 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023ce:	2302      	movs	r3, #2
 80023d0:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023d6:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023d8:	2240      	movs	r2, #64	; 0x40
 80023da:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023dc:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023de:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80023e0:	2204      	movs	r2, #4
 80023e2:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80023e4:	2255      	movs	r2, #85	; 0x55
 80023e6:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023e8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80023ea:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80023ec:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023ee:	a806      	add	r0, sp, #24
 80023f0:	f002 fc1a 	bl	8004c28 <HAL_RCC_OscConfig>
 80023f4:	b980      	cbnz	r0, 8002418 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023f6:	230f      	movs	r3, #15
 80023f8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023fa:	2303      	movs	r3, #3
 80023fc:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fe:	2300      	movs	r3, #0
 8002400:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002402:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002404:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002406:	2104      	movs	r1, #4
 8002408:	eb0d 0001 	add.w	r0, sp, r1
 800240c:	f002 fec4 	bl	8005198 <HAL_RCC_ClockConfig>
 8002410:	b920      	cbnz	r0, 800241c <SystemClock_Config+0x6c>
}
 8002412:	b015      	add	sp, #84	; 0x54
 8002414:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002418:	f7ff fddc 	bl	8001fd4 <Error_Handler>
    Error_Handler();
 800241c:	f7ff fdda 	bl	8001fd4 <Error_Handler>

08002420 <main>:
{
 8002420:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 8002422:	f000 fb41 	bl	8002aa8 <HAL_Init>
  SystemClock_Config();
 8002426:	f7ff ffc3 	bl	80023b0 <SystemClock_Config>
  MX_GPIO_Init();
 800242a:	f7ff fd41 	bl	8001eb0 <MX_GPIO_Init>
  MX_DMA_Init();
 800242e:	f7ff fda7 	bl	8001f80 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002432:	f7ff fdd1 	bl	8001fd8 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8002436:	f7ff fdff 	bl	8002038 <MX_ADC1_Init>
  MX_TIM1_Init();
 800243a:	f7ff fe9d 	bl	8002178 <MX_TIM1_Init>
  MX_TIM2_Init();
 800243e:	f7ff ff1d 	bl	800227c <MX_TIM2_Init>
  MX_DAC1_Init();
 8002442:	f7ff ff63 	bl	800230c <MX_DAC1_Init>
  MX_TIM7_Init();
 8002446:	f7ff ff8d 	bl	8002364 <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 800244a:	4c3d      	ldr	r4, [pc, #244]	; (8002540 <main+0x120>)
 800244c:	4620      	mov	r0, r4
 800244e:	f003 fb83 	bl	8005b58 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8002452:	4d3c      	ldr	r5, [pc, #240]	; (8002544 <main+0x124>)
 8002454:	4628      	mov	r0, r5
 8002456:	f001 fa03 	bl	8003860 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800245a:	4e3b      	ldr	r6, [pc, #236]	; (8002548 <main+0x128>)
 800245c:	2201      	movs	r2, #1
 800245e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002462:	4630      	mov	r0, r6
 8002464:	f002 fb09 	bl	8004a7a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8002468:	2201      	movs	r2, #1
 800246a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800246e:	4630      	mov	r0, r6
 8002470:	f002 fb03 	bl	8004a7a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8002474:	2201      	movs	r2, #1
 8002476:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800247a:	4630      	mov	r0, r6
 800247c:	f002 fafd 	bl	8004a7a <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002480:	2100      	movs	r1, #0
 8002482:	4620      	mov	r0, r4
 8002484:	f003 fe64 	bl	8006150 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002488:	2100      	movs	r1, #0
 800248a:	4620      	mov	r0, r4
 800248c:	f004 f804 	bl	8006498 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002490:	2104      	movs	r1, #4
 8002492:	4620      	mov	r0, r4
 8002494:	f003 fe5c 	bl	8006150 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002498:	2104      	movs	r1, #4
 800249a:	4620      	mov	r0, r4
 800249c:	f003 fffc 	bl	8006498 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80024a0:	2108      	movs	r1, #8
 80024a2:	4620      	mov	r0, r4
 80024a4:	f003 fe54 	bl	8006150 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80024a8:	2108      	movs	r1, #8
 80024aa:	4620      	mov	r0, r4
 80024ac:	f003 fff4 	bl	8006498 <HAL_TIMEx_PWMN_Start>
  TIM1 -> RCR = 1;
 80024b0:	4b26      	ldr	r3, [pc, #152]	; (800254c <main+0x12c>)
 80024b2:	2601      	movs	r6, #1
 80024b4:	631e      	str	r6, [r3, #48]	; 0x30
  TIM1 -> EGR  |= TIM_EGR_UG;
 80024b6:	695a      	ldr	r2, [r3, #20]
 80024b8:	4332      	orrs	r2, r6
 80024ba:	615a      	str	r2, [r3, #20]
  TIM1 -> CNT = TIM1 -> ARR;
 80024bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024be:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1 -> CR1 &= ~(TIM_CR1_CMS);
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80024c6:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_DIR;
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	f042 0210 	orr.w	r2, r2, #16
 80024ce:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_CMS;
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80024d6:	601a      	str	r2, [r3, #0]
  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 80024d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024da:	3a28      	subs	r2, #40	; 0x28
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_Base_Start_IT(&htim2);
 80024de:	4c1c      	ldr	r4, [pc, #112]	; (8002550 <main+0x130>)
 80024e0:	4620      	mov	r0, r4
 80024e2:	f003 fb39 	bl	8005b58 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80024e6:	2100      	movs	r1, #0
 80024e8:	4620      	mov	r0, r4
 80024ea:	f003 fee9 	bl	80062c0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80024ee:	2104      	movs	r1, #4
 80024f0:	4620      	mov	r0, r4
 80024f2:	f003 fee5 	bl	80062c0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80024f6:	2108      	movs	r1, #8
 80024f8:	4620      	mov	r0, r4
 80024fa:	f003 fee1 	bl	80062c0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start(&htim7);
 80024fe:	4c15      	ldr	r4, [pc, #84]	; (8002554 <main+0x134>)
 8002500:	4620      	mov	r0, r4
 8002502:	f003 fae3 	bl	8005acc <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 8002506:	4631      	mov	r1, r6
 8002508:	4620      	mov	r0, r4
 800250a:	f003 fb6f 	bl	8005bec <HAL_TIM_GenerateEvent>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 800250e:	2202      	movs	r2, #2
 8002510:	4911      	ldr	r1, [pc, #68]	; (8002558 <main+0x138>)
 8002512:	4628      	mov	r0, r5
 8002514:	f001 f908 	bl	8003728 <HAL_ADC_Start_DMA>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002518:	4c10      	ldr	r4, [pc, #64]	; (800255c <main+0x13c>)
 800251a:	2100      	movs	r1, #0
 800251c:	4620      	mov	r0, r4
 800251e:	f001 fefd 	bl	800431c <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8002522:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002526:	2200      	movs	r2, #0
 8002528:	4611      	mov	r1, r2
 800252a:	4620      	mov	r0, r4
 800252c:	f001 ff2b 	bl	8004386 <HAL_DAC_SetValue>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8002530:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002534:	2200      	movs	r2, #0
 8002536:	4611      	mov	r1, r2
 8002538:	4808      	ldr	r0, [pc, #32]	; (800255c <main+0x13c>)
 800253a:	f001 ff24 	bl	8004386 <HAL_DAC_SetValue>
  while (1)
 800253e:	e7f7      	b.n	8002530 <main+0x110>
 8002540:	20000368 	.word	0x20000368
 8002544:	20000198 	.word	0x20000198
 8002548:	48000800 	.word	0x48000800
 800254c:	40012c00 	.word	0x40012c00
 8002550:	200003b4 	.word	0x200003b4
 8002554:	20000400 	.word	0x20000400
 8002558:	2000008c 	.word	0x2000008c
 800255c:	20000204 	.word	0x20000204

08002560 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002560:	b500      	push	{lr}
 8002562:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <HAL_MspInit+0x34>)
 8002566:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	661a      	str	r2, [r3, #96]	; 0x60
 800256e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002570:	f002 0201 	and.w	r2, r2, #1
 8002574:	9200      	str	r2, [sp, #0]
 8002576:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002578:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800257a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800257e:	659a      	str	r2, [r3, #88]	; 0x58
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800258a:	f002 fb19 	bl	8004bc0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800258e:	b003      	add	sp, #12
 8002590:	f85d fb04 	ldr.w	pc, [sp], #4
 8002594:	40021000 	.word	0x40021000

08002598 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	b09e      	sub	sp, #120	; 0x78
 800259c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800259e:	2100      	movs	r1, #0
 80025a0:	9119      	str	r1, [sp, #100]	; 0x64
 80025a2:	911a      	str	r1, [sp, #104]	; 0x68
 80025a4:	911b      	str	r1, [sp, #108]	; 0x6c
 80025a6:	911c      	str	r1, [sp, #112]	; 0x70
 80025a8:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025aa:	2254      	movs	r2, #84	; 0x54
 80025ac:	a804      	add	r0, sp, #16
 80025ae:	f004 fc73 	bl	8006e98 <memset>
  if(hadc->Instance==ADC1)
 80025b2:	6823      	ldr	r3, [r4, #0]
 80025b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025b8:	d001      	beq.n	80025be <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025ba:	b01e      	add	sp, #120	; 0x78
 80025bc:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80025be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025c2:	9304      	str	r3, [sp, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80025c4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80025c8:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ca:	a804      	add	r0, sp, #16
 80025cc:	f002 ff0a 	bl	80053e4 <HAL_RCCEx_PeriphCLKConfig>
 80025d0:	2800      	cmp	r0, #0
 80025d2:	d15f      	bne.n	8002694 <HAL_ADC_MspInit+0xfc>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80025d4:	4b32      	ldr	r3, [pc, #200]	; (80026a0 <HAL_ADC_MspInit+0x108>)
 80025d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80025de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025e0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80025e4:	9200      	str	r2, [sp, #0]
 80025e6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025ea:	f042 0204 	orr.w	r2, r2, #4
 80025ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80025f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025f2:	f002 0204 	and.w	r2, r2, #4
 80025f6:	9201      	str	r2, [sp, #4]
 80025f8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025fc:	f042 0201 	orr.w	r2, r2, #1
 8002600:	64da      	str	r2, [r3, #76]	; 0x4c
 8002602:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002604:	f002 0201 	and.w	r2, r2, #1
 8002608:	9202      	str	r2, [sp, #8]
 800260a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800260e:	f042 0202 	orr.w	r2, r2, #2
 8002612:	64da      	str	r2, [r3, #76]	; 0x4c
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	9303      	str	r3, [sp, #12]
 800261c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800261e:	2307      	movs	r3, #7
 8002620:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002622:	2603      	movs	r6, #3
 8002624:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2500      	movs	r5, #0
 8002628:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800262a:	a919      	add	r1, sp, #100	; 0x64
 800262c:	481d      	ldr	r0, [pc, #116]	; (80026a4 <HAL_ADC_MspInit+0x10c>)
 800262e:	f002 f933 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002632:	9619      	str	r6, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002634:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002638:	a919      	add	r1, sp, #100	; 0x64
 800263a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800263e:	f002 f92b 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002642:	2302      	movs	r3, #2
 8002644:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002646:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264a:	a919      	add	r1, sp, #100	; 0x64
 800264c:	4816      	ldr	r0, [pc, #88]	; (80026a8 <HAL_ADC_MspInit+0x110>)
 800264e:	f002 f923 	bl	8004898 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8002652:	4816      	ldr	r0, [pc, #88]	; (80026ac <HAL_ADC_MspInit+0x114>)
 8002654:	4b16      	ldr	r3, [pc, #88]	; (80026b0 <HAL_ADC_MspInit+0x118>)
 8002656:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002658:	2305      	movs	r3, #5
 800265a:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800265c:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800265e:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002668:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800266a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800266e:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002670:	2320      	movs	r3, #32
 8002672:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002674:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002676:	f001 fff7 	bl	8004668 <HAL_DMA_Init>
 800267a:	b970      	cbnz	r0, 800269a <HAL_ADC_MspInit+0x102>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800267c:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <HAL_ADC_MspInit+0x114>)
 800267e:	6563      	str	r3, [r4, #84]	; 0x54
 8002680:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	4611      	mov	r1, r2
 8002686:	2012      	movs	r0, #18
 8002688:	f001 fddc 	bl	8004244 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800268c:	2012      	movs	r0, #18
 800268e:	f001 fe11 	bl	80042b4 <HAL_NVIC_EnableIRQ>
}
 8002692:	e792      	b.n	80025ba <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8002694:	f7ff fc9e 	bl	8001fd4 <Error_Handler>
 8002698:	e79c      	b.n	80025d4 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 800269a:	f7ff fc9b 	bl	8001fd4 <Error_Handler>
 800269e:	e7ed      	b.n	800267c <HAL_ADC_MspInit+0xe4>
 80026a0:	40021000 	.word	0x40021000
 80026a4:	48000800 	.word	0x48000800
 80026a8:	48000400 	.word	0x48000400
 80026ac:	20000218 	.word	0x20000218
 80026b0:	40020008 	.word	0x40020008

080026b4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80026b4:	b530      	push	{r4, r5, lr}
 80026b6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	2300      	movs	r3, #0
 80026ba:	9303      	str	r3, [sp, #12]
 80026bc:	9304      	str	r3, [sp, #16]
 80026be:	9305      	str	r3, [sp, #20]
 80026c0:	9306      	str	r3, [sp, #24]
 80026c2:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 80026c4:	6802      	ldr	r2, [r0, #0]
 80026c6:	4b21      	ldr	r3, [pc, #132]	; (800274c <HAL_DAC_MspInit+0x98>)
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d001      	beq.n	80026d0 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80026cc:	b009      	add	sp, #36	; 0x24
 80026ce:	bd30      	pop	{r4, r5, pc}
 80026d0:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 80026d2:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80026d6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80026da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026dc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80026e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80026e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026e4:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80026e8:	9201      	str	r2, [sp, #4]
 80026ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026ee:	f042 0201 	orr.w	r2, r2, #1
 80026f2:	64da      	str	r2, [r3, #76]	; 0x4c
 80026f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	9302      	str	r3, [sp, #8]
 80026fc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026fe:	2510      	movs	r5, #16
 8002700:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002702:	2303      	movs	r3, #3
 8002704:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002706:	a903      	add	r1, sp, #12
 8002708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800270c:	f002 f8c4 	bl	8004898 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8002710:	480f      	ldr	r0, [pc, #60]	; (8002750 <HAL_DAC_MspInit+0x9c>)
 8002712:	4b10      	ldr	r3, [pc, #64]	; (8002754 <HAL_DAC_MspInit+0xa0>)
 8002714:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8002716:	2306      	movs	r3, #6
 8002718:	6043      	str	r3, [r0, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800271a:	6085      	str	r5, [r0, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800271c:	2300      	movs	r3, #0
 800271e:	60c3      	str	r3, [r0, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002720:	2280      	movs	r2, #128	; 0x80
 8002722:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002724:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002728:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800272a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800272e:	6182      	str	r2, [r0, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002730:	2220      	movs	r2, #32
 8002732:	61c2      	str	r2, [r0, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002734:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002736:	f001 ff97 	bl	8004668 <HAL_DMA_Init>
 800273a:	b918      	cbnz	r0, 8002744 <HAL_DAC_MspInit+0x90>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <HAL_DAC_MspInit+0x9c>)
 800273e:	60a3      	str	r3, [r4, #8]
 8002740:	629c      	str	r4, [r3, #40]	; 0x28
}
 8002742:	e7c3      	b.n	80026cc <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8002744:	f7ff fc46 	bl	8001fd4 <Error_Handler>
 8002748:	e7f8      	b.n	800273c <HAL_DAC_MspInit+0x88>
 800274a:	bf00      	nop
 800274c:	50000800 	.word	0x50000800
 8002750:	20000278 	.word	0x20000278
 8002754:	4002001c 	.word	0x4002001c

08002758 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002758:	b510      	push	{r4, lr}
 800275a:	b09c      	sub	sp, #112	; 0x70
 800275c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275e:	2100      	movs	r1, #0
 8002760:	9117      	str	r1, [sp, #92]	; 0x5c
 8002762:	9118      	str	r1, [sp, #96]	; 0x60
 8002764:	9119      	str	r1, [sp, #100]	; 0x64
 8002766:	911a      	str	r1, [sp, #104]	; 0x68
 8002768:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800276a:	2254      	movs	r2, #84	; 0x54
 800276c:	a802      	add	r0, sp, #8
 800276e:	f004 fb93 	bl	8006e98 <memset>
  if(huart->Instance==LPUART1)
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <HAL_UART_MspInit+0x7c>)
 8002776:	429a      	cmp	r2, r3
 8002778:	d001      	beq.n	800277e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 800277a:	b01c      	add	sp, #112	; 0x70
 800277c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800277e:	2320      	movs	r3, #32
 8002780:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002782:	a802      	add	r0, sp, #8
 8002784:	f002 fe2e 	bl	80053e4 <HAL_RCCEx_PeriphCLKConfig>
 8002788:	bb00      	cbnz	r0, 80027cc <HAL_UART_MspInit+0x74>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800278a:	4b13      	ldr	r3, [pc, #76]	; (80027d8 <HAL_UART_MspInit+0x80>)
 800278c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800278e:	f042 0201 	orr.w	r2, r2, #1
 8002792:	65da      	str	r2, [r3, #92]	; 0x5c
 8002794:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002796:	f002 0201 	and.w	r2, r2, #1
 800279a:	9200      	str	r2, [sp, #0]
 800279c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027a0:	f042 0201 	orr.w	r2, r2, #1
 80027a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80027a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80027b0:	230c      	movs	r3, #12
 80027b2:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b4:	2202      	movs	r2, #2
 80027b6:	9218      	str	r2, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2200      	movs	r2, #0
 80027ba:	9219      	str	r2, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027bc:	921a      	str	r2, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80027be:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c0:	a917      	add	r1, sp, #92	; 0x5c
 80027c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027c6:	f002 f867 	bl	8004898 <HAL_GPIO_Init>
}
 80027ca:	e7d6      	b.n	800277a <HAL_UART_MspInit+0x22>
      Error_Handler();
 80027cc:	f7ff fc02 	bl	8001fd4 <Error_Handler>
 80027d0:	e7db      	b.n	800278a <HAL_UART_MspInit+0x32>
 80027d2:	bf00      	nop
 80027d4:	40008000 	.word	0x40008000
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 80027dc:	6802      	ldr	r2, [r0, #0]
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_TIM_PWM_MspInit+0x28>)
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d000      	beq.n	80027e6 <HAL_TIM_PWM_MspInit+0xa>
 80027e4:	4770      	bx	lr
{
 80027e6:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027e8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80027ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027f2:	661a      	str	r2, [r3, #96]	; 0x60
 80027f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027fa:	9301      	str	r3, [sp, #4]
 80027fc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80027fe:	b002      	add	sp, #8
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40012c00 	.word	0x40012c00

08002808 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002808:	b530      	push	{r4, r5, lr}
 800280a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	2300      	movs	r3, #0
 800280e:	9303      	str	r3, [sp, #12]
 8002810:	9304      	str	r3, [sp, #16]
 8002812:	9305      	str	r3, [sp, #20]
 8002814:	9306      	str	r3, [sp, #24]
 8002816:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 8002818:	6803      	ldr	r3, [r0, #0]
 800281a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800281e:	d001      	beq.n	8002824 <HAL_TIM_IC_MspInit+0x1c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002820:	b009      	add	sp, #36	; 0x24
 8002822:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002824:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002828:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	659a      	str	r2, [r3, #88]	; 0x58
 8002830:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002832:	f002 0201 	and.w	r2, r2, #1
 8002836:	9200      	str	r2, [sp, #0]
 8002838:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800283a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800283c:	f042 0202 	orr.w	r2, r2, #2
 8002840:	64da      	str	r2, [r3, #76]	; 0x4c
 8002842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002844:	f002 0202 	and.w	r2, r2, #2
 8002848:	9201      	str	r2, [sp, #4]
 800284a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800284e:	f042 0201 	orr.w	r2, r2, #1
 8002852:	64da      	str	r2, [r3, #76]	; 0x4c
 8002854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	9302      	str	r3, [sp, #8]
 800285c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 800285e:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002862:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2502      	movs	r5, #2
 8002866:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002868:	2401      	movs	r4, #1
 800286a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286c:	a903      	add	r1, sp, #12
 800286e:	4808      	ldr	r0, [pc, #32]	; (8002890 <HAL_TIM_IC_MspInit+0x88>)
 8002870:	f002 f812 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = H1_Pin;
 8002874:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002878:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002882:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 8002884:	a903      	add	r1, sp, #12
 8002886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288a:	f002 f805 	bl	8004898 <HAL_GPIO_Init>
}
 800288e:	e7c7      	b.n	8002820 <HAL_TIM_IC_MspInit+0x18>
 8002890:	48000400 	.word	0x48000400

08002894 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM7)
 8002894:	6802      	ldr	r2, [r0, #0]
 8002896:	4b09      	ldr	r3, [pc, #36]	; (80028bc <HAL_TIM_Base_MspInit+0x28>)
 8002898:	429a      	cmp	r2, r3
 800289a:	d000      	beq.n	800289e <HAL_TIM_Base_MspInit+0xa>
 800289c:	4770      	bx	lr
{
 800289e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80028a0:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 80028a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80028a6:	f042 0220 	orr.w	r2, r2, #32
 80028aa:	659a      	str	r2, [r3, #88]	; 0x58
 80028ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ae:	f003 0320 	and.w	r3, r3, #32
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80028b6:	b002      	add	sp, #8
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40001400 	.word	0x40001400

080028c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028c0:	b570      	push	{r4, r5, r6, lr}
 80028c2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	2300      	movs	r3, #0
 80028c6:	9303      	str	r3, [sp, #12]
 80028c8:	9304      	str	r3, [sp, #16]
 80028ca:	9305      	str	r3, [sp, #20]
 80028cc:	9306      	str	r3, [sp, #24]
 80028ce:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 80028d0:	6802      	ldr	r2, [r0, #0]
 80028d2:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_TIM_MspPostInit+0xb8>)
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80028d8:	b008      	add	sp, #32
 80028da:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028dc:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80028e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028e2:	f042 0204 	orr.w	r2, r2, #4
 80028e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80028e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028ea:	f002 0204 	and.w	r2, r2, #4
 80028ee:	9200      	str	r2, [sp, #0]
 80028f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028f4:	f042 0201 	orr.w	r2, r2, #1
 80028f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80028fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028fc:	f002 0201 	and.w	r2, r2, #1
 8002900:	9201      	str	r2, [sp, #4]
 8002902:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002904:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002906:	f042 0202 	orr.w	r2, r2, #2
 800290a:	64da      	str	r2, [r3, #76]	; 0x4c
 800290c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	9302      	str	r3, [sp, #8]
 8002914:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002916:	2308      	movs	r3, #8
 8002918:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291a:	2502      	movs	r5, #2
 800291c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800291e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002920:	a903      	add	r1, sp, #12
 8002922:	4816      	ldr	r0, [pc, #88]	; (800297c <HAL_TIM_MspPostInit+0xbc>)
 8002924:	f001 ffb8 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002928:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 800292c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2400      	movs	r4, #0
 8002932:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002934:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002936:	2606      	movs	r6, #6
 8002938:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293a:	a903      	add	r1, sp, #12
 800293c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002940:	f001 ffaa 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002944:	2301      	movs	r3, #1
 8002946:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002948:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800294e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002950:	4e0b      	ldr	r6, [pc, #44]	; (8002980 <HAL_TIM_MspPostInit+0xc0>)
 8002952:	a903      	add	r1, sp, #12
 8002954:	4630      	mov	r0, r6
 8002956:	f001 ff9f 	bl	8004898 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800295a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800295e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002960:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002964:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8002966:	230c      	movs	r3, #12
 8002968:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296a:	eb0d 0103 	add.w	r1, sp, r3
 800296e:	4630      	mov	r0, r6
 8002970:	f001 ff92 	bl	8004898 <HAL_GPIO_Init>
}
 8002974:	e7b0      	b.n	80028d8 <HAL_TIM_MspPostInit+0x18>
 8002976:	bf00      	nop
 8002978:	40012c00 	.word	0x40012c00
 800297c:	48000800 	.word	0x48000800
 8002980:	48000400 	.word	0x48000400

08002984 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002984:	e7fe      	b.n	8002984 <NMI_Handler>

08002986 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002986:	e7fe      	b.n	8002986 <HardFault_Handler>

08002988 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002988:	e7fe      	b.n	8002988 <MemManage_Handler>

0800298a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800298a:	e7fe      	b.n	800298a <BusFault_Handler>

0800298c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800298c:	e7fe      	b.n	800298c <UsageFault_Handler>

0800298e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800298e:	4770      	bx	lr

08002990 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002990:	4770      	bx	lr

08002992 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002992:	4770      	bx	lr

08002994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002994:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f000 f897 	bl	8002ac8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bd08      	pop	{r3, pc}

0800299c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800299c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800299e:	4802      	ldr	r0, [pc, #8]	; (80029a8 <DMA1_Channel1_IRQHandler+0xc>)
 80029a0:	f001 ff18 	bl	80047d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029a4:	bd08      	pop	{r3, pc}
 80029a6:	bf00      	nop
 80029a8:	20000218 	.word	0x20000218

080029ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80029ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80029ae:	4802      	ldr	r0, [pc, #8]	; (80029b8 <DMA1_Channel2_IRQHandler+0xc>)
 80029b0:	f001 ff10 	bl	80047d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80029b4:	bd08      	pop	{r3, pc}
 80029b6:	bf00      	nop
 80029b8:	20000278 	.word	0x20000278

080029bc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80029bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029be:	4808      	ldr	r0, [pc, #32]	; (80029e0 <ADC1_2_IRQHandler+0x24>)
 80029c0:	f000 fa06 	bl	8002dd0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80029c4:	2120      	movs	r1, #32
 80029c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ca:	f002 f85b 	bl	8004a84 <HAL_GPIO_TogglePin>

	// Sequence Control
	Sequence();
 80029ce:	f7fe faa9 	bl	8000f24 <Sequence>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80029d2:	2120      	movs	r1, #32
 80029d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d8:	f002 f854 	bl	8004a84 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80029dc:	bd08      	pop	{r3, pc}
 80029de:	bf00      	nop
 80029e0:	20000198 	.word	0x20000198

080029e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80029e6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029ea:	f002 f855 	bl	8004a98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029ee:	bd08      	pop	{r3, pc}

080029f0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029f0:	4a03      	ldr	r2, [pc, #12]	; (8002a00 <SystemInit+0x10>)
 80029f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80029f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029fa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029fe:	4770      	bx	lr
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a04:	480d      	ldr	r0, [pc, #52]	; (8002a3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a06:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a08:	480d      	ldr	r0, [pc, #52]	; (8002a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a0a:	490e      	ldr	r1, [pc, #56]	; (8002a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a0c:	4a0e      	ldr	r2, [pc, #56]	; (8002a48 <LoopForever+0xe>)
  movs r3, #0
 8002a0e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002a10:	e002      	b.n	8002a18 <LoopCopyDataInit>

08002a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a16:	3304      	adds	r3, #4

08002a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a1c:	d3f9      	bcc.n	8002a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a1e:	4a0b      	ldr	r2, [pc, #44]	; (8002a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a20:	4c0b      	ldr	r4, [pc, #44]	; (8002a50 <LoopForever+0x16>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a24:	e001      	b.n	8002a2a <LoopFillZerobss>

08002a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a28:	3204      	adds	r2, #4

08002a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a2c:	d3fb      	bcc.n	8002a26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a2e:	f7ff ffdf 	bl	80029f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a32:	f004 fa0d 	bl	8006e50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a36:	f7ff fcf3 	bl	8002420 <main>

08002a3a <LoopForever>:

LoopForever:
    b LoopForever
 8002a3a:	e7fe      	b.n	8002a3a <LoopForever>
  ldr   r0, =_estack
 8002a3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002a48:	080082d4 	.word	0x080082d4
  ldr r2, =_sbss
 8002a4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002a50:	20000450 	.word	0x20000450

08002a54 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a54:	e7fe      	b.n	8002a54 <ADC3_IRQHandler>
	...

08002a58 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8002a58:	4b10      	ldr	r3, [pc, #64]	; (8002a9c <HAL_InitTick+0x44>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	b90b      	cbnz	r3, 8002a62 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a5e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002a60:	4770      	bx	lr
{
 8002a62:	b510      	push	{r4, lr}
 8002a64:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002a66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a6e:	4a0c      	ldr	r2, [pc, #48]	; (8002aa0 <HAL_InitTick+0x48>)
 8002a70:	6810      	ldr	r0, [r2, #0]
 8002a72:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a76:	f001 fc2b 	bl	80042d0 <HAL_SYSTICK_Config>
 8002a7a:	b968      	cbnz	r0, 8002a98 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a7c:	2c0f      	cmp	r4, #15
 8002a7e:	d901      	bls.n	8002a84 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8002a80:	2001      	movs	r0, #1
 8002a82:	e00a      	b.n	8002a9a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a84:	2200      	movs	r2, #0
 8002a86:	4621      	mov	r1, r4
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8c:	f001 fbda 	bl	8004244 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <HAL_InitTick+0x4c>)
 8002a92:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a94:	2000      	movs	r0, #0
 8002a96:	e000      	b.n	8002a9a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8002a98:	2001      	movs	r0, #1
}
 8002a9a:	bd10      	pop	{r4, pc}
 8002a9c:	20000004 	.word	0x20000004
 8002aa0:	20000000 	.word	0x20000000
 8002aa4:	20000008 	.word	0x20000008

08002aa8 <HAL_Init>:
{
 8002aa8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aaa:	2003      	movs	r0, #3
 8002aac:	f001 fbb8 	bl	8004220 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	f7ff ffd1 	bl	8002a58 <HAL_InitTick>
 8002ab6:	b110      	cbz	r0, 8002abe <HAL_Init+0x16>
    status = HAL_ERROR;
 8002ab8:	2401      	movs	r4, #1
}
 8002aba:	4620      	mov	r0, r4
 8002abc:	bd10      	pop	{r4, pc}
 8002abe:	4604      	mov	r4, r0
    HAL_MspInit();
 8002ac0:	f7ff fd4e 	bl	8002560 <HAL_MspInit>
 8002ac4:	e7f9      	b.n	8002aba <HAL_Init+0x12>
	...

08002ac8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002ac8:	4a03      	ldr	r2, [pc, #12]	; (8002ad8 <HAL_IncTick+0x10>)
 8002aca:	6813      	ldr	r3, [r2, #0]
 8002acc:	4903      	ldr	r1, [pc, #12]	; (8002adc <HAL_IncTick+0x14>)
 8002ace:	6809      	ldr	r1, [r1, #0]
 8002ad0:	440b      	add	r3, r1
 8002ad2:	6013      	str	r3, [r2, #0]
}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	2000044c 	.word	0x2000044c
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002ae0:	4b01      	ldr	r3, [pc, #4]	; (8002ae8 <HAL_GetTick+0x8>)
 8002ae2:	6818      	ldr	r0, [r3, #0]
}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	2000044c 	.word	0x2000044c

08002aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aec:	b538      	push	{r3, r4, r5, lr}
 8002aee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002af0:	f7ff fff6 	bl	8002ae0 <HAL_GetTick>
 8002af4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002af6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002afa:	d002      	beq.n	8002b02 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002afc:	4b04      	ldr	r3, [pc, #16]	; (8002b10 <HAL_Delay+0x24>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b02:	f7ff ffed 	bl	8002ae0 <HAL_GetTick>
 8002b06:	1b40      	subs	r0, r0, r5
 8002b08:	42a0      	cmp	r0, r4
 8002b0a:	d3fa      	bcc.n	8002b02 <HAL_Delay+0x16>
  {
  }
}
 8002b0c:	bd38      	pop	{r3, r4, r5, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000004 	.word	0x20000004

08002b14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b14:	b530      	push	{r4, r5, lr}
 8002b16:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	f000 8138 	beq.w	8002d92 <HAL_ADC_Init+0x27e>
 8002b22:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b24:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002b26:	b313      	cbz	r3, 8002b6e <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b28:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002b30:	d005      	beq.n	8002b3e <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8002b38:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002b3c:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b3e:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b40:	6893      	ldr	r3, [r2, #8]
 8002b42:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002b46:	d11f      	bne.n	8002b88 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8002b48:	6893      	ldr	r3, [r2, #8]
 8002b4a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b4e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b56:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b58:	4b8f      	ldr	r3, [pc, #572]	; (8002d98 <HAL_ADC_Init+0x284>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	099b      	lsrs	r3, r3, #6
 8002b5e:	4a8f      	ldr	r2, [pc, #572]	; (8002d9c <HAL_ADC_Init+0x288>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	099b      	lsrs	r3, r3, #6
 8002b66:	3301      	adds	r3, #1
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002b6c:	e009      	b.n	8002b82 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8002b6e:	f7ff fd13 	bl	8002598 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002b72:	2300      	movs	r3, #0
 8002b74:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8002b76:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8002b7a:	e7d5      	b.n	8002b28 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8002b7c:	9b01      	ldr	r3, [sp, #4]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002b82:	9b01      	ldr	r3, [sp, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f9      	bne.n	8002b7c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b88:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b8a:	6893      	ldr	r3, [r2, #8]
 8002b8c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002b90:	d13d      	bne.n	8002c0e <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b94:	f043 0310 	orr.w	r3, r3, #16
 8002b98:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002ba2:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ba4:	6893      	ldr	r3, [r2, #8]
 8002ba6:	f013 0304 	ands.w	r3, r3, #4
 8002baa:	d000      	beq.n	8002bae <HAL_ADC_Init+0x9a>
 8002bac:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bae:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002bb0:	f011 0f10 	tst.w	r1, #16
 8002bb4:	f040 80e6 	bne.w	8002d84 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f040 80e3 	bne.w	8002d84 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bbe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002bc0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002bc4:	f043 0302 	orr.w	r3, r3, #2
 8002bc8:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002bca:	6893      	ldr	r3, [r2, #8]
 8002bcc:	f013 0f01 	tst.w	r3, #1
 8002bd0:	d13e      	bne.n	8002c50 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002bd2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002bd6:	d01c      	beq.n	8002c12 <HAL_ADC_Init+0xfe>
 8002bd8:	4b71      	ldr	r3, [pc, #452]	; (8002da0 <HAL_ADC_Init+0x28c>)
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d019      	beq.n	8002c12 <HAL_ADC_Init+0xfe>
 8002bde:	4b71      	ldr	r3, [pc, #452]	; (8002da4 <HAL_ADC_Init+0x290>)
 8002be0:	6899      	ldr	r1, [r3, #8]
 8002be2:	f011 0101 	ands.w	r1, r1, #1
 8002be6:	d000      	beq.n	8002bea <HAL_ADC_Init+0xd6>
 8002be8:	2101      	movs	r1, #1
 8002bea:	4b6f      	ldr	r3, [pc, #444]	; (8002da8 <HAL_ADC_Init+0x294>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f013 0301 	ands.w	r3, r3, #1
 8002bf2:	d000      	beq.n	8002bf6 <HAL_ADC_Init+0xe2>
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	430b      	orrs	r3, r1
 8002bf8:	496c      	ldr	r1, [pc, #432]	; (8002dac <HAL_ADC_Init+0x298>)
 8002bfa:	6889      	ldr	r1, [r1, #8]
 8002bfc:	f011 0101 	ands.w	r1, r1, #1
 8002c00:	d000      	beq.n	8002c04 <HAL_ADC_Init+0xf0>
 8002c02:	2101      	movs	r1, #1
 8002c04:	430b      	orrs	r3, r1
 8002c06:	bf0c      	ite	eq
 8002c08:	2301      	moveq	r3, #1
 8002c0a:	2300      	movne	r3, #0
 8002c0c:	e012      	b.n	8002c34 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0e:	2000      	movs	r0, #0
 8002c10:	e7c8      	b.n	8002ba4 <HAL_ADC_Init+0x90>
 8002c12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f013 0301 	ands.w	r3, r3, #1
 8002c1c:	d000      	beq.n	8002c20 <HAL_ADC_Init+0x10c>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	495f      	ldr	r1, [pc, #380]	; (8002da0 <HAL_ADC_Init+0x28c>)
 8002c22:	6889      	ldr	r1, [r1, #8]
 8002c24:	f011 0101 	ands.w	r1, r1, #1
 8002c28:	d000      	beq.n	8002c2c <HAL_ADC_Init+0x118>
 8002c2a:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	bf0c      	ite	eq
 8002c30:	2301      	moveq	r3, #1
 8002c32:	2300      	movne	r3, #0
 8002c34:	b163      	cbz	r3, 8002c50 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c36:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002c3a:	d072      	beq.n	8002d22 <HAL_ADC_Init+0x20e>
 8002c3c:	4b58      	ldr	r3, [pc, #352]	; (8002da0 <HAL_ADC_Init+0x28c>)
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d06d      	beq.n	8002d1e <HAL_ADC_Init+0x20a>
 8002c42:	495b      	ldr	r1, [pc, #364]	; (8002db0 <HAL_ADC_Init+0x29c>)
 8002c44:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002c46:	688a      	ldr	r2, [r1, #8]
 8002c48:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c50:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 8002c52:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c54:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8002c58:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8002c5a:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8002c5c:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8002c5e:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c60:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c68:	2a01      	cmp	r2, #1
 8002c6a:	d05c      	beq.n	8002d26 <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c6c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002c6e:	b122      	cbz	r2, 8002c7a <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c70:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002c74:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002c76:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c78:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002c7a:	6821      	ldr	r1, [r4, #0]
 8002c7c:	68cd      	ldr	r5, [r1, #12]
 8002c7e:	4a4d      	ldr	r2, [pc, #308]	; (8002db4 <HAL_ADC_Init+0x2a0>)
 8002c80:	402a      	ands	r2, r5
 8002c82:	4313      	orrs	r3, r2
 8002c84:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002c86:	6822      	ldr	r2, [r4, #0]
 8002c88:	6913      	ldr	r3, [r2, #16]
 8002c8a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002c8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c90:	430b      	orrs	r3, r1
 8002c92:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c94:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c96:	688b      	ldr	r3, [r1, #8]
 8002c98:	f013 0304 	ands.w	r3, r3, #4
 8002c9c:	d000      	beq.n	8002ca0 <HAL_ADC_Init+0x18c>
 8002c9e:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ca0:	688a      	ldr	r2, [r1, #8]
 8002ca2:	f012 0208 	ands.w	r2, r2, #8
 8002ca6:	d000      	beq.n	8002caa <HAL_ADC_Init+0x196>
 8002ca8:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002caa:	bb4b      	cbnz	r3, 8002d00 <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cac:	bb42      	cbnz	r2, 8002d00 <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cae:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002cb0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002cb4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cb6:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002cba:	68cb      	ldr	r3, [r1, #12]
 8002cbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cc0:	f023 0302 	bic.w	r3, r3, #2
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002cc8:	6923      	ldr	r3, [r4, #16]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d030      	beq.n	8002d30 <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002cce:	6822      	ldr	r2, [r4, #0]
 8002cd0:	6913      	ldr	r3, [r2, #16]
 8002cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd6:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002cd8:	6822      	ldr	r2, [r4, #0]
 8002cda:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8002cde:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ce2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ce6:	6921      	ldr	r1, [r4, #16]
 8002ce8:	430b      	orrs	r3, r1
 8002cea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002cee:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d02b      	beq.n	8002d4e <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cf6:	6822      	ldr	r2, [r4, #0]
 8002cf8:	6913      	ldr	r3, [r2, #16]
 8002cfa:	f023 0301 	bic.w	r3, r3, #1
 8002cfe:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d00:	6963      	ldr	r3, [r4, #20]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d035      	beq.n	8002d72 <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d06:	6822      	ldr	r2, [r4, #0]
 8002d08:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002d0a:	f023 030f 	bic.w	r3, r3, #15
 8002d0e:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d12:	f023 0303 	bic.w	r3, r3, #3
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002d1c:	e037      	b.n	8002d8e <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d1e:	4926      	ldr	r1, [pc, #152]	; (8002db8 <HAL_ADC_Init+0x2a4>)
 8002d20:	e790      	b.n	8002c44 <HAL_ADC_Init+0x130>
 8002d22:	4925      	ldr	r1, [pc, #148]	; (8002db8 <HAL_ADC_Init+0x2a4>)
 8002d24:	e78e      	b.n	8002c44 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d26:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002d28:	3a01      	subs	r2, #1
 8002d2a:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002d2e:	e79d      	b.n	8002c6c <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d30:	6822      	ldr	r2, [r4, #0]
 8002d32:	6913      	ldr	r3, [r2, #16]
 8002d34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d38:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002d3a:	6822      	ldr	r2, [r4, #0]
 8002d3c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8002d40:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002d44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d48:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002d4c:	e7cf      	b.n	8002cee <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d4e:	6821      	ldr	r1, [r4, #0]
 8002d50:	690b      	ldr	r3, [r1, #16]
 8002d52:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002d56:	f023 0304 	bic.w	r3, r3, #4
 8002d5a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002d5c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8002d5e:	432a      	orrs	r2, r5
 8002d60:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8002d62:	432a      	orrs	r2, r5
 8002d64:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8002d66:	432a      	orrs	r2, r5
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	f043 0301 	orr.w	r3, r3, #1
 8002d6e:	610b      	str	r3, [r1, #16]
 8002d70:	e7c6      	b.n	8002d00 <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d72:	6821      	ldr	r1, [r4, #0]
 8002d74:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002d76:	f023 030f 	bic.w	r3, r3, #15
 8002d7a:	6a22      	ldr	r2, [r4, #32]
 8002d7c:	3a01      	subs	r2, #1
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	630b      	str	r3, [r1, #48]	; 0x30
 8002d82:	e7c5      	b.n	8002d10 <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d86:	f043 0310 	orr.w	r3, r3, #16
 8002d8a:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d8c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002d8e:	b003      	add	sp, #12
 8002d90:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002d92:	2001      	movs	r0, #1
 8002d94:	e7fb      	b.n	8002d8e <HAL_ADC_Init+0x27a>
 8002d96:	bf00      	nop
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	053e2d63 	.word	0x053e2d63
 8002da0:	50000100 	.word	0x50000100
 8002da4:	50000400 	.word	0x50000400
 8002da8:	50000500 	.word	0x50000500
 8002dac:	50000600 	.word	0x50000600
 8002db0:	50000700 	.word	0x50000700
 8002db4:	fff04007 	.word	0xfff04007
 8002db8:	50000300 	.word	0x50000300

08002dbc <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002dbc:	4770      	bx	lr

08002dbe <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002dbe:	4770      	bx	lr

08002dc0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002dc2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002dc4:	f7ff fffb 	bl	8002dbe <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dc8:	bd08      	pop	{r3, pc}

08002dca <HAL_ADC_LevelOutOfWindowCallback>:
}
 8002dca:	4770      	bx	lr

08002dcc <HAL_ADC_ErrorCallback>:
}
 8002dcc:	4770      	bx	lr
	...

08002dd0 <HAL_ADC_IRQHandler>:
{
 8002dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd2:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002dd4:	6803      	ldr	r3, [r0, #0]
 8002dd6:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002dd8:	685f      	ldr	r7, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dde:	d046      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x9e>
 8002de0:	4a97      	ldr	r2, [pc, #604]	; (8003040 <HAL_ADC_IRQHandler+0x270>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d041      	beq.n	8002e6a <HAL_ADC_IRQHandler+0x9a>
 8002de6:	4b97      	ldr	r3, [pc, #604]	; (8003044 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002de8:	689d      	ldr	r5, [r3, #8]
 8002dea:	f005 051f 	and.w	r5, r5, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002dee:	f016 0f02 	tst.w	r6, #2
 8002df2:	d010      	beq.n	8002e16 <HAL_ADC_IRQHandler+0x46>
 8002df4:	f017 0f02 	tst.w	r7, #2
 8002df8:	d00d      	beq.n	8002e16 <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dfa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002dfc:	f013 0f10 	tst.w	r3, #16
 8002e00:	d103      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002e02:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e08:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002e0a:	4620      	mov	r0, r4
 8002e0c:	f000 fde4 	bl	80039d8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002e10:	6823      	ldr	r3, [r4, #0]
 8002e12:	2202      	movs	r2, #2
 8002e14:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002e16:	f016 0f04 	tst.w	r6, #4
 8002e1a:	d002      	beq.n	8002e22 <HAL_ADC_IRQHandler+0x52>
 8002e1c:	f017 0f04 	tst.w	r7, #4
 8002e20:	d105      	bne.n	8002e2e <HAL_ADC_IRQHandler+0x5e>
 8002e22:	f016 0f08 	tst.w	r6, #8
 8002e26:	d055      	beq.n	8002ed4 <HAL_ADC_IRQHandler+0x104>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002e28:	f017 0f08 	tst.w	r7, #8
 8002e2c:	d052      	beq.n	8002ed4 <HAL_ADC_IRQHandler+0x104>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e2e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e30:	f013 0f10 	tst.w	r3, #16
 8002e34:	d103      	bne.n	8002e3e <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e36:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e3c:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e3e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002e46:	d13f      	bne.n	8002ec8 <HAL_ADC_IRQHandler+0xf8>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e48:	4a7d      	ldr	r2, [pc, #500]	; (8003040 <HAL_ADC_IRQHandler+0x270>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d014      	beq.n	8002e78 <HAL_ADC_IRQHandler+0xa8>
 8002e4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d00d      	beq.n	8002e72 <HAL_ADC_IRQHandler+0xa2>
 8002e56:	461a      	mov	r2, r3
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d010      	beq.n	8002e7e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e5c:	b17d      	cbz	r5, 8002e7e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e5e:	2d05      	cmp	r5, #5
 8002e60:	d00d      	beq.n	8002e7e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e62:	2d09      	cmp	r5, #9
 8002e64:	d00b      	beq.n	8002e7e <HAL_ADC_IRQHandler+0xae>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e66:	68d2      	ldr	r2, [r2, #12]
 8002e68:	e00a      	b.n	8002e80 <HAL_ADC_IRQHandler+0xb0>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e6a:	4b77      	ldr	r3, [pc, #476]	; (8003048 <HAL_ADC_IRQHandler+0x278>)
 8002e6c:	e7bc      	b.n	8002de8 <HAL_ADC_IRQHandler+0x18>
 8002e6e:	4b76      	ldr	r3, [pc, #472]	; (8003048 <HAL_ADC_IRQHandler+0x278>)
 8002e70:	e7ba      	b.n	8002de8 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e72:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002e76:	e7ef      	b.n	8002e58 <HAL_ADC_IRQHandler+0x88>
 8002e78:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002e7c:	e7ec      	b.n	8002e58 <HAL_ADC_IRQHandler+0x88>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e7e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002e80:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002e84:	d120      	bne.n	8002ec8 <HAL_ADC_IRQHandler+0xf8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	f012 0f08 	tst.w	r2, #8
 8002e8c:	d01c      	beq.n	8002ec8 <HAL_ADC_IRQHandler+0xf8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	f012 0f04 	tst.w	r2, #4
 8002e94:	d110      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0xe8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	f022 020c 	bic.w	r2, r2, #12
 8002e9c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e9e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ea0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ea4:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ea6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ea8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002eac:	d10c      	bne.n	8002ec8 <HAL_ADC_IRQHandler+0xf8>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eae:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002eb6:	e007      	b.n	8002ec8 <HAL_ADC_IRQHandler+0xf8>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002eba:	f043 0310 	orr.w	r3, r3, #16
 8002ebe:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002ec2:	f043 0301 	orr.w	r3, r3, #1
 8002ec6:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8002ec8:	4620      	mov	r0, r4
 8002eca:	f7ff ff77 	bl	8002dbc <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	220c      	movs	r2, #12
 8002ed2:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ed4:	f016 0f20 	tst.w	r6, #32
 8002ed8:	d002      	beq.n	8002ee0 <HAL_ADC_IRQHandler+0x110>
 8002eda:	f017 0f20 	tst.w	r7, #32
 8002ede:	d105      	bne.n	8002eec <HAL_ADC_IRQHandler+0x11c>
 8002ee0:	f016 0f40 	tst.w	r6, #64	; 0x40
 8002ee4:	d063      	beq.n	8002fae <HAL_ADC_IRQHandler+0x1de>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ee6:	f017 0f40 	tst.w	r7, #64	; 0x40
 8002eea:	d060      	beq.n	8002fae <HAL_ADC_IRQHandler+0x1de>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002eec:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002eee:	f013 0f10 	tst.w	r3, #16
 8002ef2:	d103      	bne.n	8002efc <HAL_ADC_IRQHandler+0x12c>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ef4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ef6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002efa:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002efc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002efe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002f00:	f412 7fc0 	tst.w	r2, #384	; 0x180
 8002f04:	d116      	bne.n	8002f34 <HAL_ADC_IRQHandler+0x164>
 8002f06:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002f0e:	d113      	bne.n	8002f38 <HAL_ADC_IRQHandler+0x168>
 8002f10:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f12:	4a4b      	ldr	r2, [pc, #300]	; (8003040 <HAL_ADC_IRQHandler+0x270>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d014      	beq.n	8002f42 <HAL_ADC_IRQHandler+0x172>
 8002f18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d00d      	beq.n	8002f3c <HAL_ADC_IRQHandler+0x16c>
 8002f20:	461a      	mov	r2, r3
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d010      	beq.n	8002f48 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f26:	b17d      	cbz	r5, 8002f48 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002f28:	2d06      	cmp	r5, #6
 8002f2a:	d00d      	beq.n	8002f48 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002f2c:	2d07      	cmp	r5, #7
 8002f2e:	d00b      	beq.n	8002f48 <HAL_ADC_IRQHandler+0x178>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002f30:	68d2      	ldr	r2, [r2, #12]
 8002f32:	e00a      	b.n	8002f4a <HAL_ADC_IRQHandler+0x17a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002f34:	2100      	movs	r1, #0
 8002f36:	e7e7      	b.n	8002f08 <HAL_ADC_IRQHandler+0x138>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f38:	2000      	movs	r0, #0
 8002f3a:	e7ea      	b.n	8002f12 <HAL_ADC_IRQHandler+0x142>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f3c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002f40:	e7ef      	b.n	8002f22 <HAL_ADC_IRQHandler+0x152>
 8002f42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002f46:	e7ec      	b.n	8002f22 <HAL_ADC_IRQHandler+0x152>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f48:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002f4a:	b351      	cbz	r1, 8002fa2 <HAL_ADC_IRQHandler+0x1d2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002f4c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002f50:	d003      	beq.n	8002f5a <HAL_ADC_IRQHandler+0x18a>
 8002f52:	b330      	cbz	r0, 8002fa2 <HAL_ADC_IRQHandler+0x1d2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002f54:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002f58:	d123      	bne.n	8002fa2 <HAL_ADC_IRQHandler+0x1d2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002f5a:	6819      	ldr	r1, [r3, #0]
 8002f5c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002f60:	d01f      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0x1d2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002f62:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002f66:	d11c      	bne.n	8002fa2 <HAL_ADC_IRQHandler+0x1d2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	f012 0f08 	tst.w	r2, #8
 8002f6e:	d110      	bne.n	8002f92 <HAL_ADC_IRQHandler+0x1c2>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f76:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f78:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f7e:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f80:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f82:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f86:	d10c      	bne.n	8002fa2 <HAL_ADC_IRQHandler+0x1d2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f88:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f8a:	f043 0301 	orr.w	r3, r3, #1
 8002f8e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002f90:	e007      	b.n	8002fa2 <HAL_ADC_IRQHandler+0x1d2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f94:	f043 0310 	orr.w	r3, r3, #16
 8002f98:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	f000 fd14 	bl	80039d0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002fa8:	6823      	ldr	r3, [r4, #0]
 8002faa:	2260      	movs	r2, #96	; 0x60
 8002fac:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002fae:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002fb2:	d002      	beq.n	8002fba <HAL_ADC_IRQHandler+0x1ea>
 8002fb4:	f017 0f80 	tst.w	r7, #128	; 0x80
 8002fb8:	d136      	bne.n	8003028 <HAL_ADC_IRQHandler+0x258>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002fba:	f416 7f80 	tst.w	r6, #256	; 0x100
 8002fbe:	d002      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x1f6>
 8002fc0:	f417 7f80 	tst.w	r7, #256	; 0x100
 8002fc4:	d142      	bne.n	800304c <HAL_ADC_IRQHandler+0x27c>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002fc6:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002fca:	d002      	beq.n	8002fd2 <HAL_ADC_IRQHandler+0x202>
 8002fcc:	f417 7f00 	tst.w	r7, #512	; 0x200
 8002fd0:	d148      	bne.n	8003064 <HAL_ADC_IRQHandler+0x294>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002fd2:	f016 0f10 	tst.w	r6, #16
 8002fd6:	d020      	beq.n	800301a <HAL_ADC_IRQHandler+0x24a>
 8002fd8:	f017 0f10 	tst.w	r7, #16
 8002fdc:	d01d      	beq.n	800301a <HAL_ADC_IRQHandler+0x24a>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002fe0:	b16b      	cbz	r3, 8002ffe <HAL_ADC_IRQHandler+0x22e>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002fe2:	2d00      	cmp	r5, #0
 8002fe4:	d04e      	beq.n	8003084 <HAL_ADC_IRQHandler+0x2b4>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002fe6:	6823      	ldr	r3, [r4, #0]
 8002fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fec:	d048      	beq.n	8003080 <HAL_ADC_IRQHandler+0x2b0>
 8002fee:	4a14      	ldr	r2, [pc, #80]	; (8003040 <HAL_ADC_IRQHandler+0x270>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d043      	beq.n	800307c <HAL_ADC_IRQHandler+0x2ac>
 8002ff4:	4b13      	ldr	r3, [pc, #76]	; (8003044 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002ffc:	d00a      	beq.n	8003014 <HAL_ADC_IRQHandler+0x244>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ffe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003000:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003004:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003006:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 800300e:	4620      	mov	r0, r4
 8003010:	f7ff fedc 	bl	8002dcc <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	2210      	movs	r2, #16
 8003018:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800301a:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800301e:	d002      	beq.n	8003026 <HAL_ADC_IRQHandler+0x256>
 8003020:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8003024:	d134      	bne.n	8003090 <HAL_ADC_IRQHandler+0x2c0>
}
 8003026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003028:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800302a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800302e:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003030:	4620      	mov	r0, r4
 8003032:	f7ff feca 	bl	8002dca <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	2280      	movs	r2, #128	; 0x80
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	e7bd      	b.n	8002fba <HAL_ADC_IRQHandler+0x1ea>
 800303e:	bf00      	nop
 8003040:	50000100 	.word	0x50000100
 8003044:	50000700 	.word	0x50000700
 8003048:	50000300 	.word	0x50000300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800304c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800304e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003052:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003054:	4620      	mov	r0, r4
 8003056:	f000 fcbd 	bl	80039d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800305a:	6823      	ldr	r3, [r4, #0]
 800305c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	e7b0      	b.n	8002fc6 <HAL_ADC_IRQHandler+0x1f6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003064:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003066:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800306a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800306c:	4620      	mov	r0, r4
 800306e:	f000 fcb2 	bl	80039d6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	e7aa      	b.n	8002fd2 <HAL_ADC_IRQHandler+0x202>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <HAL_ADC_IRQHandler+0x2e0>)
 800307e:	e7ba      	b.n	8002ff6 <HAL_ADC_IRQHandler+0x226>
 8003080:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <HAL_ADC_IRQHandler+0x2e0>)
 8003082:	e7b8      	b.n	8002ff6 <HAL_ADC_IRQHandler+0x226>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f013 0f01 	tst.w	r3, #1
 800308c:	d0c2      	beq.n	8003014 <HAL_ADC_IRQHandler+0x244>
 800308e:	e7b6      	b.n	8002ffe <HAL_ADC_IRQHandler+0x22e>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003090:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003092:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003096:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003098:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800309a:	f043 0308 	orr.w	r3, r3, #8
 800309e:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80030a0:	6823      	ldr	r3, [r4, #0]
 80030a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030a6:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80030a8:	4620      	mov	r0, r4
 80030aa:	f000 fc92 	bl	80039d2 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80030ae:	e7ba      	b.n	8003026 <HAL_ADC_IRQHandler+0x256>
 80030b0:	50000300 	.word	0x50000300

080030b4 <ADC_DMAConvCplt>:
{
 80030b4:	b508      	push	{r3, lr}
 80030b6:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030b8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80030ba:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80030bc:	f012 0f50 	tst.w	r2, #80	; 0x50
 80030c0:	d130      	bne.n	8003124 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030c2:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80030c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030c8:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80030ca:	6803      	ldr	r3, [r0, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	f012 0f08 	tst.w	r2, #8
 80030d2:	d014      	beq.n	80030fe <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80030da:	d120      	bne.n	800311e <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80030e2:	d11c      	bne.n	800311e <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030e4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80030e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030ea:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030ec:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80030ee:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80030f2:	d114      	bne.n	800311e <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030f4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	65c3      	str	r3, [r0, #92]	; 0x5c
 80030fc:	e00f      	b.n	800311e <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f013 0f02 	tst.w	r3, #2
 8003104:	d10b      	bne.n	800311e <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003106:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003108:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800310c:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800310e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003110:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003114:	d103      	bne.n	800311e <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003116:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 800311e:	f7ff fe4d 	bl	8002dbc <HAL_ADC_ConvCpltCallback>
}
 8003122:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003124:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003126:	f012 0f10 	tst.w	r2, #16
 800312a:	d104      	bne.n	8003136 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800312c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800312e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003130:	4618      	mov	r0, r3
 8003132:	4790      	blx	r2
}
 8003134:	e7f5      	b.n	8003122 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8003136:	f7ff fe49 	bl	8002dcc <HAL_ADC_ErrorCallback>
 800313a:	e7f2      	b.n	8003122 <ADC_DMAConvCplt+0x6e>

0800313c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800313c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800313e:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003140:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003146:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003148:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800314a:	f043 0304 	orr.w	r3, r3, #4
 800314e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003150:	f7ff fe3c 	bl	8002dcc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003154:	bd08      	pop	{r3, pc}
	...

08003158 <HAL_ADC_ConfigChannel>:
{
 8003158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800315a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800315c:	2200      	movs	r2, #0
 800315e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003160:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003164:	2a01      	cmp	r2, #1
 8003166:	f000 8284 	beq.w	8003672 <HAL_ADC_ConfigChannel+0x51a>
 800316a:	4603      	mov	r3, r0
 800316c:	2201      	movs	r2, #1
 800316e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003172:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003174:	68a8      	ldr	r0, [r5, #8]
 8003176:	f010 0f04 	tst.w	r0, #4
 800317a:	d009      	beq.n	8003190 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800317c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800317e:	f042 0220 	orr.w	r2, r2, #32
 8003182:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003184:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800318c:	b003      	add	sp, #12
 800318e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003190:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003192:	3530      	adds	r5, #48	; 0x30
 8003194:	0a22      	lsrs	r2, r4, #8
 8003196:	0092      	lsls	r2, r2, #2
 8003198:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 800319c:	58a8      	ldr	r0, [r5, r2]
 800319e:	f004 0e1f 	and.w	lr, r4, #31
 80031a2:	241f      	movs	r4, #31
 80031a4:	fa04 f40e 	lsl.w	r4, r4, lr
 80031a8:	ea20 0004 	bic.w	r0, r0, r4
 80031ac:	680c      	ldr	r4, [r1, #0]
 80031ae:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80031b2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80031b6:	ea40 000c 	orr.w	r0, r0, ip
 80031ba:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031bc:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031be:	6882      	ldr	r2, [r0, #8]
 80031c0:	f012 0204 	ands.w	r2, r2, #4
 80031c4:	d000      	beq.n	80031c8 <HAL_ADC_ConfigChannel+0x70>
 80031c6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031c8:	6884      	ldr	r4, [r0, #8]
 80031ca:	f014 0408 	ands.w	r4, r4, #8
 80031ce:	d000      	beq.n	80031d2 <HAL_ADC_ConfigChannel+0x7a>
 80031d0:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031d2:	2a00      	cmp	r2, #0
 80031d4:	d150      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031d6:	2c00      	cmp	r4, #0
 80031d8:	d14e      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031da:	688f      	ldr	r7, [r1, #8]
 80031dc:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80031e0:	f000 8086 	beq.w	80032f0 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80031e4:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80031e6:	3014      	adds	r0, #20
 80031e8:	0e72      	lsrs	r2, r6, #25
 80031ea:	0092      	lsls	r2, r2, #2
 80031ec:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80031f0:	5885      	ldr	r5, [r0, r2]
 80031f2:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 80031f6:	f04f 0c07 	mov.w	ip, #7
 80031fa:	fa0c fc0e 	lsl.w	ip, ip, lr
 80031fe:	ea25 0c0c 	bic.w	ip, r5, ip
 8003202:	fa07 f50e 	lsl.w	r5, r7, lr
 8003206:	ea4c 0505 	orr.w	r5, ip, r5
 800320a:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800320c:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800320e:	6942      	ldr	r2, [r0, #20]
 8003210:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003214:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003216:	694d      	ldr	r5, [r1, #20]
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	68c2      	ldr	r2, [r0, #12]
 800321c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003220:	0052      	lsls	r2, r2, #1
 8003222:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003226:	690e      	ldr	r6, [r1, #16]
 8003228:	2e04      	cmp	r6, #4
 800322a:	d079      	beq.n	8003320 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800322c:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 800322e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8003232:	4dae      	ldr	r5, [pc, #696]	; (80034ec <HAL_ADC_ConfigChannel+0x394>)
 8003234:	403d      	ands	r5, r7
 8003236:	680f      	ldr	r7, [r1, #0]
 8003238:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 800323c:	433a      	orrs	r2, r7
 800323e:	4315      	orrs	r5, r2
 8003240:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8003244:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	690e      	ldr	r6, [r1, #16]
 800324c:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800324e:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003250:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8003254:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8003258:	4328      	orrs	r0, r5
 800325a:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	690d      	ldr	r5, [r1, #16]
 8003262:	7f08      	ldrb	r0, [r1, #28]
 8003264:	2801      	cmp	r0, #1
 8003266:	d058      	beq.n	800331a <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003268:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800326a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800326e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8003272:	4304      	orrs	r4, r0
 8003274:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003278:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800327a:	6890      	ldr	r0, [r2, #8]
 800327c:	f010 0f01 	tst.w	r0, #1
 8003280:	d112      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003282:	6808      	ldr	r0, [r1, #0]
 8003284:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003286:	4c9a      	ldr	r4, [pc, #616]	; (80034f0 <HAL_ADC_ConfigChannel+0x398>)
 8003288:	42a5      	cmp	r5, r4
 800328a:	f000 80b1 	beq.w	80033f0 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 800328e:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8003292:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8003296:	ea24 0000 	bic.w	r0, r4, r0
 800329a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800329e:	68c8      	ldr	r0, [r1, #12]
 80032a0:	4a93      	ldr	r2, [pc, #588]	; (80034f0 <HAL_ADC_ConfigChannel+0x398>)
 80032a2:	4290      	cmp	r0, r2
 80032a4:	f000 80ac 	beq.w	8003400 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80032a8:	680a      	ldr	r2, [r1, #0]
 80032aa:	4992      	ldr	r1, [pc, #584]	; (80034f4 <HAL_ADC_ConfigChannel+0x39c>)
 80032ac:	420a      	tst	r2, r1
 80032ae:	f000 81da 	beq.w	8003666 <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032b2:	6819      	ldr	r1, [r3, #0]
 80032b4:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80032b8:	f000 8173 	beq.w	80035a2 <HAL_ADC_ConfigChannel+0x44a>
 80032bc:	488e      	ldr	r0, [pc, #568]	; (80034f8 <HAL_ADC_ConfigChannel+0x3a0>)
 80032be:	4281      	cmp	r1, r0
 80032c0:	f000 816c 	beq.w	800359c <HAL_ADC_ConfigChannel+0x444>
 80032c4:	488d      	ldr	r0, [pc, #564]	; (80034fc <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80032c6:	6880      	ldr	r0, [r0, #8]
 80032c8:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80032cc:	4d8c      	ldr	r5, [pc, #560]	; (8003500 <HAL_ADC_ConfigChannel+0x3a8>)
 80032ce:	42aa      	cmp	r2, r5
 80032d0:	f000 8169 	beq.w	80035a6 <HAL_ADC_ConfigChannel+0x44e>
 80032d4:	4d8b      	ldr	r5, [pc, #556]	; (8003504 <HAL_ADC_ConfigChannel+0x3ac>)
 80032d6:	42aa      	cmp	r2, r5
 80032d8:	f000 8165 	beq.w	80035a6 <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032dc:	4d8a      	ldr	r5, [pc, #552]	; (8003508 <HAL_ADC_ConfigChannel+0x3b0>)
 80032de:	42aa      	cmp	r2, r5
 80032e0:	f000 8194 	beq.w	800360c <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80032e4:	4d89      	ldr	r5, [pc, #548]	; (800350c <HAL_ADC_ConfigChannel+0x3b4>)
 80032e6:	42aa      	cmp	r2, r5
 80032e8:	f000 81a8 	beq.w	800363c <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ec:	2000      	movs	r0, #0
 80032ee:	e74a      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032f0:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80032f2:	3014      	adds	r0, #20
 80032f4:	0e6a      	lsrs	r2, r5, #25
 80032f6:	0092      	lsls	r2, r2, #2
 80032f8:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80032fc:	5886      	ldr	r6, [r0, r2]
 80032fe:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8003302:	2707      	movs	r7, #7
 8003304:	fa07 f505 	lsl.w	r5, r7, r5
 8003308:	ea26 0505 	bic.w	r5, r6, r5
 800330c:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800330e:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003310:	6942      	ldr	r2, [r0, #20]
 8003312:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003316:	6142      	str	r2, [r0, #20]
}
 8003318:	e77d      	b.n	8003216 <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800331a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800331e:	e7a3      	b.n	8003268 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003320:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003322:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003324:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003328:	680a      	ldr	r2, [r1, #0]
 800332a:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800332e:	bb85      	cbnz	r5, 8003392 <HAL_ADC_ConfigChannel+0x23a>
 8003330:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003334:	4294      	cmp	r4, r2
 8003336:	d034      	beq.n	80033a2 <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003338:	681c      	ldr	r4, [r3, #0]
 800333a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800333c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800333e:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003342:	680a      	ldr	r2, [r1, #0]
 8003344:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003348:	bb85      	cbnz	r5, 80033ac <HAL_ADC_ConfigChannel+0x254>
 800334a:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800334e:	4290      	cmp	r0, r2
 8003350:	d034      	beq.n	80033bc <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003352:	681c      	ldr	r4, [r3, #0]
 8003354:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003356:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003358:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800335c:	680a      	ldr	r2, [r1, #0]
 800335e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003362:	bb85      	cbnz	r5, 80033c6 <HAL_ADC_ConfigChannel+0x26e>
 8003364:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003368:	4290      	cmp	r0, r2
 800336a:	d034      	beq.n	80033d6 <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800336c:	681c      	ldr	r4, [r3, #0]
 800336e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003370:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003372:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003376:	680a      	ldr	r2, [r1, #0]
 8003378:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800337c:	bb85      	cbnz	r5, 80033e0 <HAL_ADC_ConfigChannel+0x288>
 800337e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003382:	4290      	cmp	r0, r2
 8003384:	f47f af78 	bne.w	8003278 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8003388:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800338a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800338e:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8003390:	e772      	b.n	8003278 <HAL_ADC_ConfigChannel+0x120>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003396:	b112      	cbz	r2, 800339e <HAL_ADC_ConfigChannel+0x246>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003398:	fab2 f282 	clz	r2, r2
 800339c:	e7ca      	b.n	8003334 <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 800339e:	2220      	movs	r2, #32
 80033a0:	e7c8      	b.n	8003334 <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 80033a2:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80033a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033a8:	6602      	str	r2, [r0, #96]	; 0x60
}
 80033aa:	e7c5      	b.n	8003338 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ac:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80033b0:	b112      	cbz	r2, 80033b8 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 80033b2:	fab2 f282 	clz	r2, r2
 80033b6:	e7ca      	b.n	800334e <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 80033b8:	2220      	movs	r2, #32
 80033ba:	e7c8      	b.n	800334e <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 80033bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80033be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033c2:	6662      	str	r2, [r4, #100]	; 0x64
}
 80033c4:	e7c5      	b.n	8003352 <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80033ca:	b112      	cbz	r2, 80033d2 <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 80033cc:	fab2 f282 	clz	r2, r2
 80033d0:	e7ca      	b.n	8003368 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 80033d2:	2220      	movs	r2, #32
 80033d4:	e7c8      	b.n	8003368 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 80033d6:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80033d8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033dc:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80033de:	e7c5      	b.n	800336c <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80033e4:	b112      	cbz	r2, 80033ec <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 80033e6:	fab2 f282 	clz	r2, r2
 80033ea:	e7ca      	b.n	8003382 <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 80033ec:	2220      	movs	r2, #32
 80033ee:	e7c8      	b.n	8003382 <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 80033f0:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80033f4:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80033f8:	4320      	orrs	r0, r4
 80033fa:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 80033fe:	e74e      	b.n	800329e <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003400:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003402:	680a      	ldr	r2, [r1, #0]
 8003404:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003408:	2d00      	cmp	r5, #0
 800340a:	d138      	bne.n	800347e <HAL_ADC_ConfigChannel+0x326>
 800340c:	0e90      	lsrs	r0, r2, #26
 800340e:	3001      	adds	r0, #1
 8003410:	f000 001f 	and.w	r0, r0, #31
 8003414:	2809      	cmp	r0, #9
 8003416:	bf8c      	ite	hi
 8003418:	2000      	movhi	r0, #0
 800341a:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800341c:	2800      	cmp	r0, #0
 800341e:	d077      	beq.n	8003510 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003420:	2d00      	cmp	r5, #0
 8003422:	d13b      	bne.n	800349c <HAL_ADC_ConfigChannel+0x344>
 8003424:	0e90      	lsrs	r0, r2, #26
 8003426:	3001      	adds	r0, #1
 8003428:	0680      	lsls	r0, r0, #26
 800342a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800342e:	2d00      	cmp	r5, #0
 8003430:	d140      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x35c>
 8003432:	0e96      	lsrs	r6, r2, #26
 8003434:	3601      	adds	r6, #1
 8003436:	f006 071f 	and.w	r7, r6, #31
 800343a:	2601      	movs	r6, #1
 800343c:	40be      	lsls	r6, r7
 800343e:	4330      	orrs	r0, r6
 8003440:	2d00      	cmp	r5, #0
 8003442:	d145      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x378>
 8003444:	0e92      	lsrs	r2, r2, #26
 8003446:	3201      	adds	r2, #1
 8003448:	f002 021f 	and.w	r2, r2, #31
 800344c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003450:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003452:	4302      	orrs	r2, r0
 8003454:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003456:	f104 0614 	add.w	r6, r4, #20
 800345a:	0e55      	lsrs	r5, r2, #25
 800345c:	00ad      	lsls	r5, r5, #2
 800345e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8003462:	5974      	ldr	r4, [r6, r5]
 8003464:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003468:	f04f 0c07 	mov.w	ip, #7
 800346c:	fa0c fc02 	lsl.w	ip, ip, r2
 8003470:	ea24 0c0c 	bic.w	ip, r4, ip
 8003474:	4090      	lsls	r0, r2
 8003476:	ea4c 0000 	orr.w	r0, ip, r0
 800347a:	5170      	str	r0, [r6, r5]
}
 800347c:	e714      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003482:	b148      	cbz	r0, 8003498 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8003484:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003488:	3001      	adds	r0, #1
 800348a:	f000 001f 	and.w	r0, r0, #31
 800348e:	2809      	cmp	r0, #9
 8003490:	bf8c      	ite	hi
 8003492:	2000      	movhi	r0, #0
 8003494:	2001      	movls	r0, #1
 8003496:	e7c1      	b.n	800341c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8003498:	2020      	movs	r0, #32
 800349a:	e7f5      	b.n	8003488 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80034a0:	b130      	cbz	r0, 80034b0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80034a2:	fab0 f080 	clz	r0, r0
 80034a6:	3001      	adds	r0, #1
 80034a8:	0680      	lsls	r0, r0, #26
 80034aa:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80034ae:	e7be      	b.n	800342e <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 80034b0:	2020      	movs	r0, #32
 80034b2:	e7f8      	b.n	80034a6 <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80034b8:	b146      	cbz	r6, 80034cc <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 80034ba:	fab6 f686 	clz	r6, r6
 80034be:	3601      	adds	r6, #1
 80034c0:	f006 061f 	and.w	r6, r6, #31
 80034c4:	2701      	movs	r7, #1
 80034c6:	fa07 f606 	lsl.w	r6, r7, r6
 80034ca:	e7b8      	b.n	800343e <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 80034cc:	2620      	movs	r6, #32
 80034ce:	e7f6      	b.n	80034be <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80034d4:	b142      	cbz	r2, 80034e8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80034d6:	fab2 f282 	clz	r2, r2
 80034da:	3201      	adds	r2, #1
 80034dc:	f002 021f 	and.w	r2, r2, #31
 80034e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80034e4:	0512      	lsls	r2, r2, #20
 80034e6:	e7b4      	b.n	8003452 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80034e8:	2220      	movs	r2, #32
 80034ea:	e7f6      	b.n	80034da <HAL_ADC_ConfigChannel+0x382>
 80034ec:	03fff000 	.word	0x03fff000
 80034f0:	407f0000 	.word	0x407f0000
 80034f4:	80080000 	.word	0x80080000
 80034f8:	50000100 	.word	0x50000100
 80034fc:	50000700 	.word	0x50000700
 8003500:	c3210000 	.word	0xc3210000
 8003504:	90c00010 	.word	0x90c00010
 8003508:	c7520000 	.word	0xc7520000
 800350c:	cb840000 	.word	0xcb840000
 8003510:	b9cd      	cbnz	r5, 8003546 <HAL_ADC_ConfigChannel+0x3ee>
 8003512:	0e90      	lsrs	r0, r2, #26
 8003514:	3001      	adds	r0, #1
 8003516:	0680      	lsls	r0, r0, #26
 8003518:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800351c:	b9fd      	cbnz	r5, 800355e <HAL_ADC_ConfigChannel+0x406>
 800351e:	0e96      	lsrs	r6, r2, #26
 8003520:	3601      	adds	r6, #1
 8003522:	f006 071f 	and.w	r7, r6, #31
 8003526:	2601      	movs	r6, #1
 8003528:	40be      	lsls	r6, r7
 800352a:	4330      	orrs	r0, r6
 800352c:	bb2d      	cbnz	r5, 800357a <HAL_ADC_ConfigChannel+0x422>
 800352e:	0e92      	lsrs	r2, r2, #26
 8003530:	3201      	adds	r2, #1
 8003532:	f002 021f 	and.w	r2, r2, #31
 8003536:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800353a:	3a1e      	subs	r2, #30
 800353c:	0512      	lsls	r2, r2, #20
 800353e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003542:	4302      	orrs	r2, r0
 8003544:	e786      	b.n	8003454 <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 800354a:	b130      	cbz	r0, 800355a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800354c:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003550:	3001      	adds	r0, #1
 8003552:	0680      	lsls	r0, r0, #26
 8003554:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003558:	e7e0      	b.n	800351c <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 800355a:	2020      	movs	r0, #32
 800355c:	e7f8      	b.n	8003550 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8003562:	b146      	cbz	r6, 8003576 <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 8003564:	fab6 f686 	clz	r6, r6
 8003568:	3601      	adds	r6, #1
 800356a:	f006 061f 	and.w	r6, r6, #31
 800356e:	2701      	movs	r7, #1
 8003570:	fa07 f606 	lsl.w	r6, r7, r6
 8003574:	e7d9      	b.n	800352a <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8003576:	2620      	movs	r6, #32
 8003578:	e7f6      	b.n	8003568 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800357e:	b15a      	cbz	r2, 8003598 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8003580:	fab2 f282 	clz	r2, r2
 8003584:	3201      	adds	r2, #1
 8003586:	f002 021f 	and.w	r2, r2, #31
 800358a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800358e:	3a1e      	subs	r2, #30
 8003590:	0512      	lsls	r2, r2, #20
 8003592:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003596:	e7d4      	b.n	8003542 <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 8003598:	2220      	movs	r2, #32
 800359a:	e7f3      	b.n	8003584 <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800359c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 80035a0:	e691      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x16e>
 80035a2:	4835      	ldr	r0, [pc, #212]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 80035a4:	e68f      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035a6:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80035aa:	f47f ae97 	bne.w	80032dc <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035ae:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80035b2:	d004      	beq.n	80035be <HAL_ADC_ConfigChannel+0x466>
 80035b4:	4a31      	ldr	r2, [pc, #196]	; (800367c <HAL_ADC_ConfigChannel+0x524>)
 80035b6:	4291      	cmp	r1, r2
 80035b8:	d001      	beq.n	80035be <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ba:	2000      	movs	r0, #0
 80035bc:	e5e3      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035be:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80035c2:	d019      	beq.n	80035f8 <HAL_ADC_ConfigChannel+0x4a0>
 80035c4:	4a2e      	ldr	r2, [pc, #184]	; (8003680 <HAL_ADC_ConfigChannel+0x528>)
 80035c6:	4291      	cmp	r1, r2
 80035c8:	d014      	beq.n	80035f4 <HAL_ADC_ConfigChannel+0x49c>
 80035ca:	492e      	ldr	r1, [pc, #184]	; (8003684 <HAL_ADC_ConfigChannel+0x52c>)
 80035cc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80035d0:	688a      	ldr	r2, [r1, #8]
 80035d2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80035d6:	4314      	orrs	r4, r2
 80035d8:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035da:	4a2b      	ldr	r2, [pc, #172]	; (8003688 <HAL_ADC_ConfigChannel+0x530>)
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	0992      	lsrs	r2, r2, #6
 80035e0:	492a      	ldr	r1, [pc, #168]	; (800368c <HAL_ADC_ConfigChannel+0x534>)
 80035e2:	fba1 1202 	umull	r1, r2, r1, r2
 80035e6:	0992      	lsrs	r2, r2, #6
 80035e8:	3201      	adds	r2, #1
 80035ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80035ee:	0092      	lsls	r2, r2, #2
 80035f0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80035f2:	e006      	b.n	8003602 <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035f4:	4920      	ldr	r1, [pc, #128]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 80035f6:	e7e9      	b.n	80035cc <HAL_ADC_ConfigChannel+0x474>
 80035f8:	491f      	ldr	r1, [pc, #124]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 80035fa:	e7e7      	b.n	80035cc <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 80035fc:	9a01      	ldr	r2, [sp, #4]
 80035fe:	3a01      	subs	r2, #1
 8003600:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003602:	9a01      	ldr	r2, [sp, #4]
 8003604:	2a00      	cmp	r2, #0
 8003606:	d1f9      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003608:	2000      	movs	r0, #0
 800360a:	e5bc      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800360c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003610:	f47f ae68 	bne.w	80032e4 <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003614:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003618:	d00e      	beq.n	8003638 <HAL_ADC_ConfigChannel+0x4e0>
 800361a:	4a19      	ldr	r2, [pc, #100]	; (8003680 <HAL_ADC_ConfigChannel+0x528>)
 800361c:	4291      	cmp	r1, r2
 800361e:	d009      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x4dc>
 8003620:	4918      	ldr	r1, [pc, #96]	; (8003684 <HAL_ADC_ConfigChannel+0x52c>)
 8003622:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8003626:	688a      	ldr	r2, [r1, #8]
 8003628:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800362c:	4314      	orrs	r4, r2
 800362e:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003630:	2000      	movs	r0, #0
}
 8003632:	e5a8      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003634:	4910      	ldr	r1, [pc, #64]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 8003636:	e7f4      	b.n	8003622 <HAL_ADC_ConfigChannel+0x4ca>
 8003638:	490f      	ldr	r1, [pc, #60]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 800363a:	e7f2      	b.n	8003622 <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800363c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8003640:	d113      	bne.n	800366a <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003642:	4a0f      	ldr	r2, [pc, #60]	; (8003680 <HAL_ADC_ConfigChannel+0x528>)
 8003644:	4291      	cmp	r1, r2
 8003646:	d012      	beq.n	800366e <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003648:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800364c:	d009      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x50a>
 800364e:	480d      	ldr	r0, [pc, #52]	; (8003684 <HAL_ADC_ConfigChannel+0x52c>)
 8003650:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003654:	6881      	ldr	r1, [r0, #8]
 8003656:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800365a:	430a      	orrs	r2, r1
 800365c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800365e:	2000      	movs	r0, #0
}
 8003660:	e591      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003662:	4805      	ldr	r0, [pc, #20]	; (8003678 <HAL_ADC_ConfigChannel+0x520>)
 8003664:	e7f4      	b.n	8003650 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003666:	2000      	movs	r0, #0
 8003668:	e58d      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
 800366a:	2000      	movs	r0, #0
 800366c:	e58b      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
 800366e:	2000      	movs	r0, #0
 8003670:	e589      	b.n	8003186 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8003672:	2002      	movs	r0, #2
 8003674:	e58a      	b.n	800318c <HAL_ADC_ConfigChannel+0x34>
 8003676:	bf00      	nop
 8003678:	50000300 	.word	0x50000300
 800367c:	50000600 	.word	0x50000600
 8003680:	50000100 	.word	0x50000100
 8003684:	50000700 	.word	0x50000700
 8003688:	20000000 	.word	0x20000000
 800368c:	053e2d63 	.word	0x053e2d63

08003690 <ADC_Enable>:
{
 8003690:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003692:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	f012 0f01 	tst.w	r2, #1
 800369a:	d140      	bne.n	800371e <ADC_Enable+0x8e>
 800369c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800369e:	6899      	ldr	r1, [r3, #8]
 80036a0:	4a20      	ldr	r2, [pc, #128]	; (8003724 <ADC_Enable+0x94>)
 80036a2:	4211      	tst	r1, r2
 80036a4:	d009      	beq.n	80036ba <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036a6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80036a8:	f043 0310 	orr.w	r3, r3, #16
 80036ac:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ae:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 80036b6:	2001      	movs	r0, #1
 80036b8:	e032      	b.n	8003720 <ADC_Enable+0x90>
  MODIFY_REG(ADCx->CR,
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80036c0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80036ca:	f7ff fa09 	bl	8002ae0 <HAL_GetTick>
 80036ce:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	f012 0f01 	tst.w	r2, #1
 80036d8:	d11f      	bne.n	800371a <ADC_Enable+0x8a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	f012 0f01 	tst.w	r2, #1
 80036e0:	d107      	bne.n	80036f2 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80036e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80036ec:	f042 0201 	orr.w	r2, r2, #1
 80036f0:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036f2:	f7ff f9f5 	bl	8002ae0 <HAL_GetTick>
 80036f6:	1b43      	subs	r3, r0, r5
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d9e9      	bls.n	80036d0 <ADC_Enable+0x40>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f013 0f01 	tst.w	r3, #1
 8003704:	d1e4      	bne.n	80036d0 <ADC_Enable+0x40>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003706:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003708:	f043 0310 	orr.w	r3, r3, #16
 800370c:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8003716:	2001      	movs	r0, #1
 8003718:	e002      	b.n	8003720 <ADC_Enable+0x90>
  return HAL_OK;
 800371a:	2000      	movs	r0, #0
 800371c:	e000      	b.n	8003720 <ADC_Enable+0x90>
 800371e:	2000      	movs	r0, #0
}
 8003720:	bd38      	pop	{r3, r4, r5, pc}
 8003722:	bf00      	nop
 8003724:	8000003f 	.word	0x8000003f

08003728 <HAL_ADC_Start_DMA>:
{
 8003728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800372c:	4604      	mov	r4, r0
 800372e:	460f      	mov	r7, r1
 8003730:	4690      	mov	r8, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003732:	6800      	ldr	r0, [r0, #0]
 8003734:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003738:	d021      	beq.n	800377e <HAL_ADC_Start_DMA+0x56>
 800373a:	4b42      	ldr	r3, [pc, #264]	; (8003844 <HAL_ADC_Start_DMA+0x11c>)
 800373c:	4298      	cmp	r0, r3
 800373e:	d01b      	beq.n	8003778 <HAL_ADC_Start_DMA+0x50>
 8003740:	4b41      	ldr	r3, [pc, #260]	; (8003848 <HAL_ADC_Start_DMA+0x120>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003742:	689e      	ldr	r6, [r3, #8]
 8003744:	f006 061f 	and.w	r6, r6, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003748:	6885      	ldr	r5, [r0, #8]
 800374a:	f015 0f04 	tst.w	r5, #4
 800374e:	d174      	bne.n	800383a <HAL_ADC_Start_DMA+0x112>
    __HAL_LOCK(hadc);
 8003750:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8003754:	2b01      	cmp	r3, #1
 8003756:	d073      	beq.n	8003840 <HAL_ADC_Start_DMA+0x118>
 8003758:	2301      	movs	r3, #1
 800375a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800375e:	4b3b      	ldr	r3, [pc, #236]	; (800384c <HAL_ADC_Start_DMA+0x124>)
 8003760:	4298      	cmp	r0, r3
 8003762:	d00e      	beq.n	8003782 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003764:	b16e      	cbz	r6, 8003782 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003766:	2e05      	cmp	r6, #5
 8003768:	d00b      	beq.n	8003782 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800376a:	2e09      	cmp	r6, #9
 800376c:	d009      	beq.n	8003782 <HAL_ADC_Start_DMA+0x5a>
      __HAL_UNLOCK(hadc);
 800376e:	2300      	movs	r3, #0
 8003770:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8003774:	2001      	movs	r0, #1
 8003776:	e061      	b.n	800383c <HAL_ADC_Start_DMA+0x114>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003778:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800377c:	e7e1      	b.n	8003742 <HAL_ADC_Start_DMA+0x1a>
 800377e:	4b34      	ldr	r3, [pc, #208]	; (8003850 <HAL_ADC_Start_DMA+0x128>)
 8003780:	e7df      	b.n	8003742 <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8003782:	4620      	mov	r0, r4
 8003784:	f7ff ff84 	bl	8003690 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003788:	2800      	cmp	r0, #0
 800378a:	d152      	bne.n	8003832 <HAL_ADC_Start_DMA+0x10a>
        ADC_STATE_CLR_SET(hadc->State,
 800378c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800378e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800379a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	4a29      	ldr	r2, [pc, #164]	; (8003844 <HAL_ADC_Start_DMA+0x11c>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d040      	beq.n	8003826 <HAL_ADC_Start_DMA+0xfe>
 80037a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d039      	beq.n	8003820 <HAL_ADC_Start_DMA+0xf8>
 80037ac:	461a      	mov	r2, r3
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d000      	beq.n	80037b4 <HAL_ADC_Start_DMA+0x8c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037b2:	b91e      	cbnz	r6, 80037bc <HAL_ADC_Start_DMA+0x94>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80037b4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80037b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80037ba:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80037bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80037be:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80037c2:	d033      	beq.n	800382c <HAL_ADC_Start_DMA+0x104>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80037c4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80037c6:	f023 0306 	bic.w	r3, r3, #6
 80037ca:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037ce:	4a21      	ldr	r2, [pc, #132]	; (8003854 <HAL_ADC_Start_DMA+0x12c>)
 80037d0:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037d4:	4a20      	ldr	r2, [pc, #128]	; (8003858 <HAL_ADC_Start_DMA+0x130>)
 80037d6:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037da:	4a20      	ldr	r2, [pc, #128]	; (800385c <HAL_ADC_Start_DMA+0x134>)
 80037dc:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	221c      	movs	r2, #28
 80037e2:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 80037e4:	2300      	movs	r3, #0
 80037e6:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037ea:	6822      	ldr	r2, [r4, #0]
 80037ec:	6853      	ldr	r3, [r2, #4]
 80037ee:	f043 0310 	orr.w	r3, r3, #16
 80037f2:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	68d3      	ldr	r3, [r2, #12]
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037fe:	6821      	ldr	r1, [r4, #0]
 8003800:	4643      	mov	r3, r8
 8003802:	463a      	mov	r2, r7
 8003804:	3140      	adds	r1, #64	; 0x40
 8003806:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003808:	f000 ff9a 	bl	8004740 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800380c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800380e:	6893      	ldr	r3, [r2, #8]
 8003810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003814:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003818:	f043 0304 	orr.w	r3, r3, #4
 800381c:	6093      	str	r3, [r2, #8]
}
 800381e:	e00d      	b.n	800383c <HAL_ADC_Start_DMA+0x114>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003820:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8003824:	e7c3      	b.n	80037ae <HAL_ADC_Start_DMA+0x86>
 8003826:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800382a:	e7c0      	b.n	80037ae <HAL_ADC_Start_DMA+0x86>
          ADC_CLEAR_ERRORCODE(hadc);
 800382c:	2300      	movs	r3, #0
 800382e:	6623      	str	r3, [r4, #96]	; 0x60
 8003830:	e7cc      	b.n	80037cc <HAL_ADC_Start_DMA+0xa4>
        __HAL_UNLOCK(hadc);
 8003832:	2300      	movs	r3, #0
 8003834:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8003838:	e000      	b.n	800383c <HAL_ADC_Start_DMA+0x114>
    tmp_hal_status = HAL_BUSY;
 800383a:	2002      	movs	r0, #2
}
 800383c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8003840:	2002      	movs	r0, #2
 8003842:	e7fb      	b.n	800383c <HAL_ADC_Start_DMA+0x114>
 8003844:	50000100 	.word	0x50000100
 8003848:	50000700 	.word	0x50000700
 800384c:	50000600 	.word	0x50000600
 8003850:	50000300 	.word	0x50000300
 8003854:	080030b5 	.word	0x080030b5
 8003858:	08002dc1 	.word	0x08002dc1
 800385c:	0800313d 	.word	0x0800313d

08003860 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4604      	mov	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003864:	6803      	ldr	r3, [r0, #0]
 8003866:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800386a:	d073      	beq.n	8003954 <HAL_ADCEx_InjectedStart_IT+0xf4>
 800386c:	4a55      	ldr	r2, [pc, #340]	; (80039c4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d06d      	beq.n	800394e <HAL_ADCEx_InjectedStart_IT+0xee>
 8003872:	4a55      	ldr	r2, [pc, #340]	; (80039c8 <HAL_ADCEx_InjectedStart_IT+0x168>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003874:	6895      	ldr	r5, [r2, #8]
 8003876:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	f012 0f08 	tst.w	r2, #8
 8003880:	f040 809b 	bne.w	80039ba <HAL_ADCEx_InjectedStart_IT+0x15a>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003884:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003888:	f413 7fc0 	tst.w	r3, #384	; 0x180
 800388c:	d101      	bne.n	8003892 <HAL_ADCEx_InjectedStart_IT+0x32>
        && (tmp_config_injected_queue == 0UL)
 800388e:	2a00      	cmp	r2, #0
 8003890:	da62      	bge.n	8003958 <HAL_ADCEx_InjectedStart_IT+0xf8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003892:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8003896:	2b01      	cmp	r3, #1
 8003898:	f000 8091 	beq.w	80039be <HAL_ADCEx_InjectedStart_IT+0x15e>
 800389c:	2301      	movs	r3, #1
 800389e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038a2:	4620      	mov	r0, r4
 80038a4:	f7ff fef4 	bl	8003690 <ADC_Enable>

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80038a8:	2800      	cmp	r0, #0
 80038aa:	f040 8082 	bne.w	80039b2 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80038ae:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80038b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80038b4:	d056      	beq.n	8003964 <HAL_ADCEx_InjectedStart_IT+0x104>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80038b6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80038b8:	f023 0308 	bic.w	r3, r3, #8
 80038bc:	6623      	str	r3, [r4, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80038be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80038c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038c4:	f023 0301 	bic.w	r3, r3, #1
 80038c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038cc:	65e3      	str	r3, [r4, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	4a3c      	ldr	r2, [pc, #240]	; (80039c4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d04c      	beq.n	8003970 <HAL_ADCEx_InjectedStart_IT+0x110>
 80038d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038da:	4293      	cmp	r3, r2
 80038dc:	d045      	beq.n	800396a <HAL_ADCEx_InjectedStart_IT+0x10a>
 80038de:	461a      	mov	r2, r3
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d000      	beq.n	80038e6 <HAL_ADCEx_InjectedStart_IT+0x86>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038e4:	b91d      	cbnz	r5, 80038ee <HAL_ADCEx_InjectedStart_IT+0x8e>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038e6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80038e8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80038ec:	65e2      	str	r2, [r4, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80038ee:	2260      	movs	r2, #96	; 0x60
 80038f0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038f2:	2300      	movs	r3, #0
 80038f4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	68da      	ldr	r2, [r3, #12]
 80038fc:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8003900:	d003      	beq.n	800390a <HAL_ADCEx_InjectedStart_IT+0xaa>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003908:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800390a:	69a3      	ldr	r3, [r4, #24]
 800390c:	2b08      	cmp	r3, #8
 800390e:	d032      	beq.n	8003976 <HAL_ADCEx_InjectedStart_IT+0x116>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
          break;
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003910:	6822      	ldr	r2, [r4, #0]
 8003912:	6853      	ldr	r3, [r2, #4]
 8003914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003918:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800391a:	6822      	ldr	r2, [r4, #0]
 800391c:	6853      	ldr	r3, [r2, #4]
 800391e:	f043 0320 	orr.w	r3, r3, #32
 8003922:	6053      	str	r3, [r2, #4]
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	4a27      	ldr	r2, [pc, #156]	; (80039c4 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d032      	beq.n	8003992 <HAL_ADCEx_InjectedStart_IT+0x132>
 800392c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003930:	4293      	cmp	r3, r2
 8003932:	d02b      	beq.n	800398c <HAL_ADCEx_InjectedStart_IT+0x12c>
 8003934:	461a      	mov	r2, r3
 8003936:	4293      	cmp	r3, r2
 8003938:	d02e      	beq.n	8003998 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800393a:	b36d      	cbz	r5, 8003998 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800393c:	2d06      	cmp	r5, #6
 800393e:	d02b      	beq.n	8003998 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003940:	2d07      	cmp	r5, #7
 8003942:	d029      	beq.n	8003998 <HAL_ADCEx_InjectedStart_IT+0x138>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003944:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003946:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800394a:	65e3      	str	r3, [r4, #92]	; 0x5c
 800394c:	e036      	b.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800394e:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8003952:	e78f      	b.n	8003874 <HAL_ADCEx_InjectedStart_IT+0x14>
 8003954:	4a1d      	ldr	r2, [pc, #116]	; (80039cc <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003956:	e78d      	b.n	8003874 <HAL_ADCEx_InjectedStart_IT+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003958:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800395a:	f043 0320 	orr.w	r3, r3, #32
 800395e:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8003960:	2001      	movs	r0, #1
 8003962:	e02b      	b.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>
        ADC_CLEAR_ERRORCODE(hadc);
 8003964:	2300      	movs	r3, #0
 8003966:	6623      	str	r3, [r4, #96]	; 0x60
 8003968:	e7a9      	b.n	80038be <HAL_ADCEx_InjectedStart_IT+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800396a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800396e:	e7b7      	b.n	80038e0 <HAL_ADCEx_InjectedStart_IT+0x80>
 8003970:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003974:	e7b4      	b.n	80038e0 <HAL_ADCEx_InjectedStart_IT+0x80>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003976:	6822      	ldr	r2, [r4, #0]
 8003978:	6853      	ldr	r3, [r2, #4]
 800397a:	f023 0320 	bic.w	r3, r3, #32
 800397e:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003980:	6822      	ldr	r2, [r4, #0]
 8003982:	6853      	ldr	r3, [r2, #4]
 8003984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003988:	6053      	str	r3, [r2, #4]
          break;
 800398a:	e7cb      	b.n	8003924 <HAL_ADCEx_InjectedStart_IT+0xc4>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800398c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8003990:	e7d1      	b.n	8003936 <HAL_ADCEx_InjectedStart_IT+0xd6>
 8003992:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003996:	e7ce      	b.n	8003936 <HAL_ADCEx_InjectedStart_IT+0xd6>
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003998:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800399a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800399e:	d10d      	bne.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>
  MODIFY_REG(ADCx->CR,
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80039a6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80039aa:	f042 0208 	orr.w	r2, r2, #8
 80039ae:	609a      	str	r2, [r3, #8]
}
 80039b0:	e004      	b.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039b2:	2300      	movs	r3, #0
 80039b4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80039b8:	e000      	b.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>
    return HAL_BUSY;
 80039ba:	2002      	movs	r0, #2
  }
}
 80039bc:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 80039be:	2002      	movs	r0, #2
 80039c0:	e7fc      	b.n	80039bc <HAL_ADCEx_InjectedStart_IT+0x15c>
 80039c2:	bf00      	nop
 80039c4:	50000100 	.word	0x50000100
 80039c8:	50000700 	.word	0x50000700
 80039cc:	50000300 	.word	0x50000300

080039d0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80039d0:	4770      	bx	lr

080039d2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80039d2:	4770      	bx	lr

080039d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80039d4:	4770      	bx	lr

080039d6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80039d6:	4770      	bx	lr

080039d8 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80039d8:	4770      	bx	lr
	...

080039dc <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 80039dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039de:	b083      	sub	sp, #12
 80039e0:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80039e2:	2200      	movs	r2, #0
 80039e4:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfigInjected->InjectedOffset));
  assert_param(IS_ADC_OFFSET_SIGN(sConfigInjected->InjectedOffsetSign));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedOffsetSaturation));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjecOversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80039e6:	6940      	ldr	r0, [r0, #20]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039e8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80039ec:	2a01      	cmp	r2, #1
 80039ee:	f000 831f 	beq.w	8004030 <HAL_ADCEx_InjectedConfigChannel+0x654>
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80039f8:	b1a8      	cbz	r0, 8003a26 <HAL_ADCEx_InjectedConfigChannel+0x4a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80039fa:	6a0a      	ldr	r2, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80039fc:	2a01      	cmp	r2, #1
 80039fe:	d012      	beq.n	8003a26 <HAL_ADCEx_InjectedConfigChannel+0x4a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003a00:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003a02:	2800      	cmp	r0, #0
 8003a04:	f040 80cd 	bne.w	8003ba2 <HAL_ADCEx_InjectedConfigChannel+0x1c6>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8003a08:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003a0e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8003a10:	2c00      	cmp	r4, #0
 8003a12:	f000 80c3 	beq.w	8003b9c <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003a16:	6a0a      	ldr	r2, [r1, #32]
 8003a18:	3a01      	subs	r2, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003a1a:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 8003a1e:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8003a20:	6acc      	ldr	r4, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003a22:	4314      	orrs	r4, r2
 8003a24:	e0be      	b.n	8003ba4 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003a26:	684a      	ldr	r2, [r1, #4]
 8003a28:	2a09      	cmp	r2, #9
 8003a2a:	f000 8097 	beq.w	8003b5c <HAL_ADCEx_InjectedConfigChannel+0x180>
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a2e:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a30:	6890      	ldr	r0, [r2, #8]
 8003a32:	f010 0f08 	tst.w	r0, #8
 8003a36:	d110      	bne.n	8003a5a <HAL_ADCEx_InjectedConfigChannel+0x7e>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003a38:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	f040 80d0 	bne.w	8003be2 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003a42:	68d0      	ldr	r0, [r2, #12]
 8003a44:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8003a48:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8003a4c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8003a50:	0524      	lsls	r4, r4, #20
 8003a52:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8003a56:	4320      	orrs	r0, r4
 8003a58:	60d0      	str	r0, [r2, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a5a:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a5c:	68a2      	ldr	r2, [r4, #8]
 8003a5e:	f012 0204 	ands.w	r2, r2, #4
 8003a62:	d000      	beq.n	8003a66 <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8003a64:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a66:	68a5      	ldr	r5, [r4, #8]
 8003a68:	f015 0508 	ands.w	r5, r5, #8
 8003a6c:	d000      	beq.n	8003a70 <HAL_ADCEx_InjectedConfigChannel+0x94>
 8003a6e:	2501      	movs	r5, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a70:	2a00      	cmp	r2, #0
 8003a72:	f040 8161 	bne.w	8003d38 <HAL_ADCEx_InjectedConfigChannel+0x35c>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a76:	2d00      	cmp	r5, #0
 8003a78:	f040 819b 	bne.w	8003db2 <HAL_ADCEx_InjectedConfigChannel+0x3d6>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003a7c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003a7e:	b11a      	cbz	r2, 8003a88 <HAL_ADCEx_InjectedConfigChannel+0xac>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8003a80:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8003a82:	2a00      	cmp	r2, #0
 8003a84:	f040 80bc 	bne.w	8003c00 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003a88:	f891 2025 	ldrb.w	r2, [r1, #37]	; 0x25
 8003a8c:	2a01      	cmp	r2, #1
 8003a8e:	f000 80b1 	beq.w	8003bf4 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003a92:	68e2      	ldr	r2, [r4, #12]
 8003a94:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003a98:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a9a:	2000      	movs	r0, #0
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8003a9c:	f891 2030 	ldrb.w	r2, [r1, #48]	; 0x30
 8003aa0:	2a01      	cmp	r2, #1
 8003aa2:	f000 80bc 	beq.w	8003c1e <HAL_ADCEx_InjectedConfigChannel+0x242>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003aa6:	681c      	ldr	r4, [r3, #0]
 8003aa8:	6922      	ldr	r2, [r4, #16]
 8003aaa:	f022 0202 	bic.w	r2, r2, #2
 8003aae:	6122      	str	r2, [r4, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003ab0:	688a      	ldr	r2, [r1, #8]
 8003ab2:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003ab6:	f000 80be 	beq.w	8003c36 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8003aba:	681c      	ldr	r4, [r3, #0]
 8003abc:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003abe:	f104 0c14 	add.w	ip, r4, #20
 8003ac2:	0e77      	lsrs	r7, r6, #25
 8003ac4:	00bf      	lsls	r7, r7, #2
 8003ac6:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8003aca:	f85c 4007 	ldr.w	r4, [ip, r7]
 8003ace:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8003ad2:	f04f 0e07 	mov.w	lr, #7
 8003ad6:	fa0e fe06 	lsl.w	lr, lr, r6
 8003ada:	ea24 040e 	bic.w	r4, r4, lr
 8003ade:	40b2      	lsls	r2, r6
 8003ae0:	4322      	orrs	r2, r4
 8003ae2:	f84c 2007 	str.w	r2, [ip, r7]

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003ae6:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003ae8:	6962      	ldr	r2, [r4, #20]
 8003aea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003aee:	6162      	str	r2, [r4, #20]

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003af0:	694c      	ldr	r4, [r1, #20]
 8003af2:	681e      	ldr	r6, [r3, #0]
 8003af4:	68f2      	ldr	r2, [r6, #12]
 8003af6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003afa:	0052      	lsls	r2, r2, #1
 8003afc:	fa04 f202 	lsl.w	r2, r4, r2

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8003b00:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8003b04:	f1bc 0f04 	cmp.w	ip, #4
 8003b08:	f000 80af 	beq.w	8003c6a <HAL_ADCEx_InjectedConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b0c:	3660      	adds	r6, #96	; 0x60
  MODIFY_REG(*preg,
 8003b0e:	f856 402c 	ldr.w	r4, [r6, ip, lsl #2]
 8003b12:	4fa9      	ldr	r7, [pc, #676]	; (8003db8 <HAL_ADCEx_InjectedConfigChannel+0x3dc>)
 8003b14:	4027      	ands	r7, r4
 8003b16:	680c      	ldr	r4, [r1, #0]
 8003b18:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003b1c:	4322      	orrs	r2, r4
 8003b1e:	4317      	orrs	r7, r2
 8003b20:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8003b24:	f846 702c 	str.w	r7, [r6, ip, lsl #2]
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	690f      	ldr	r7, [r1, #16]
 8003b2c:	698c      	ldr	r4, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b2e:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003b30:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8003b34:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8003b38:	4334      	orrs	r4, r6
 8003b3a:	f842 4027 	str.w	r4, [r2, r7, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	690e      	ldr	r6, [r1, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003b42:	7f0c      	ldrb	r4, [r1, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8003b44:	2c01      	cmp	r4, #1
 8003b46:	f000 808d 	beq.w	8003c64 <HAL_ADCEx_InjectedConfigChannel+0x288>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b4a:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003b4c:	f852 4026 	ldr.w	r4, [r2, r6, lsl #2]
 8003b50:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8003b54:	4325      	orrs	r5, r4
 8003b56:	f842 5026 	str.w	r5, [r2, r6, lsl #2]
}
 8003b5a:	e0ee      	b.n	8003d3a <HAL_ADCEx_InjectedConfigChannel+0x35e>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003b5c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8003b5e:	b1bc      	cbz	r4, 8003b90 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003b60:	6808      	ldr	r0, [r1, #0]
 8003b62:	0e82      	lsrs	r2, r0, #26
 8003b64:	0252      	lsls	r2, r2, #9
 8003b66:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003b6a:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 8003b6e:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8003b70:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003b72:	4302      	orrs	r2, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8003b74:	681c      	ldr	r4, [r3, #0]
 8003b76:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003b78:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8003b7c:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8003b80:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8003b84:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8003b88:	4310      	orrs	r0, r2
 8003b8a:	64e0      	str	r0, [r4, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8003b8c:	665a      	str	r2, [r3, #100]	; 0x64
 8003b8e:	e74e      	b.n	8003a2e <HAL_ADCEx_InjectedConfigChannel+0x52>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8003b90:	680a      	ldr	r2, [r1, #0]
 8003b92:	0e92      	lsrs	r2, r2, #26
 8003b94:	0252      	lsls	r2, r2, #9
 8003b96:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
 8003b9a:	e7eb      	b.n	8003b74 <HAL_ADCEx_InjectedConfigChannel+0x198>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8003b9c:	6a0a      	ldr	r2, [r1, #32]
 8003b9e:	1e54      	subs	r4, r2, #1
 8003ba0:	e000      	b.n	8003ba4 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003ba2:	2400      	movs	r4, #0
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003ba4:	6808      	ldr	r0, [r1, #0]
 8003ba6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003baa:	684a      	ldr	r2, [r1, #4]
 8003bac:	f002 021f 	and.w	r2, r2, #31
 8003bb0:	fa00 f202 	lsl.w	r2, r0, r2
 8003bb4:	4322      	orrs	r2, r4
    hadc->InjectionConfig.ChannelCount--;
 8003bb6:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003bb8:	3801      	subs	r0, #1
 8003bba:	6698      	str	r0, [r3, #104]	; 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8003bbc:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8003bbe:	4322      	orrs	r2, r4
 8003bc0:	665a      	str	r2, [r3, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003bc2:	2800      	cmp	r0, #0
 8003bc4:	f47f af33 	bne.w	8003a2e <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003bc8:	681c      	ldr	r4, [r3, #0]
 8003bca:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003bcc:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8003bd0:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8003bd4:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8003bd8:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8003bdc:	4302      	orrs	r2, r0
 8003bde:	64e2      	str	r2, [r4, #76]	; 0x4c
 8003be0:	e725      	b.n	8003a2e <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->CFGR,
 8003be2:	68d0      	ldr	r0, [r2, #12]
 8003be4:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8003be8:	f891 4026 	ldrb.w	r4, [r1, #38]	; 0x26
 8003bec:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 8003bf0:	60d0      	str	r0, [r2, #12]
 8003bf2:	e732      	b.n	8003a5a <HAL_ADCEx_InjectedConfigChannel+0x7e>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003bf4:	68e2      	ldr	r2, [r4, #12]
 8003bf6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003bfa:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	e74d      	b.n	8003a9c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003c00:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8003c04:	2801      	cmp	r0, #1
 8003c06:	d005      	beq.n	8003c14 <HAL_ADCEx_InjectedConfigChannel+0x238>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003c08:	68e2      	ldr	r2, [r4, #12]
 8003c0a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003c0e:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c10:	2000      	movs	r0, #0
 8003c12:	e743      	b.n	8003a9c <HAL_ADCEx_InjectedConfigChannel+0xc0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c16:	f042 0220 	orr.w	r2, r2, #32
 8003c1a:	65da      	str	r2, [r3, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8003c1c:	e73e      	b.n	8003a9c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->CFGR2,
 8003c1e:	681e      	ldr	r6, [r3, #0]
 8003c20:	6932      	ldr	r2, [r6, #16]
 8003c22:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003c26:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8003c28:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 8003c2a:	433c      	orrs	r4, r7
 8003c2c:	4322      	orrs	r2, r4
 8003c2e:	f042 0202 	orr.w	r2, r2, #2
 8003c32:	6132      	str	r2, [r6, #16]
 8003c34:	e73c      	b.n	8003ab0 <HAL_ADCEx_InjectedConfigChannel+0xd4>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003c36:	681c      	ldr	r4, [r3, #0]
 8003c38:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003c3a:	3414      	adds	r4, #20
 8003c3c:	0e72      	lsrs	r2, r6, #25
 8003c3e:	0092      	lsls	r2, r2, #2
 8003c40:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003c44:	58a7      	ldr	r7, [r4, r2]
 8003c46:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8003c4a:	f04f 0c07 	mov.w	ip, #7
 8003c4e:	fa0c f606 	lsl.w	r6, ip, r6
 8003c52:	ea27 0606 	bic.w	r6, r7, r6
 8003c56:	50a6      	str	r6, [r4, r2]
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003c58:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003c5a:	6962      	ldr	r2, [r4, #20]
 8003c5c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c60:	6162      	str	r2, [r4, #20]
}
 8003c62:	e745      	b.n	8003af0 <HAL_ADCEx_InjectedConfigChannel+0x114>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8003c64:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8003c68:	e76f      	b.n	8003b4a <HAL_ADCEx_InjectedConfigChannel+0x16e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c6a:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8003c6c:	6e34      	ldr	r4, [r6, #96]	; 0x60
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c6e:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003c72:	680a      	ldr	r2, [r1, #0]
 8003c74:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003c78:	bb7d      	cbnz	r5, 8003cda <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 8003c7a:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c7e:	4294      	cmp	r4, r2
 8003c80:	d033      	beq.n	8003cea <HAL_ADCEx_InjectedConfigChannel+0x30e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c82:	681d      	ldr	r5, [r3, #0]
 8003c84:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8003c86:	6e6c      	ldr	r4, [r5, #100]	; 0x64
 8003c88:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003c8c:	680a      	ldr	r2, [r1, #0]
 8003c8e:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003c92:	bb7e      	cbnz	r6, 8003cf4 <HAL_ADCEx_InjectedConfigChannel+0x318>
 8003c94:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003c98:	4294      	cmp	r4, r2
 8003c9a:	d033      	beq.n	8003d04 <HAL_ADCEx_InjectedConfigChannel+0x328>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c9c:	681d      	ldr	r5, [r3, #0]
 8003c9e:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 8003ca0:	6eac      	ldr	r4, [r5, #104]	; 0x68
 8003ca2:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003ca6:	680a      	ldr	r2, [r1, #0]
 8003ca8:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003cac:	bb7e      	cbnz	r6, 8003d0e <HAL_ADCEx_InjectedConfigChannel+0x332>
 8003cae:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003cb2:	4294      	cmp	r4, r2
 8003cb4:	d033      	beq.n	8003d1e <HAL_ADCEx_InjectedConfigChannel+0x342>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003cb6:	681d      	ldr	r5, [r3, #0]
 8003cb8:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 8003cba:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 8003cbc:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003cc0:	680a      	ldr	r2, [r1, #0]
 8003cc2:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003cc6:	bb7e      	cbnz	r6, 8003d28 <HAL_ADCEx_InjectedConfigChannel+0x34c>
 8003cc8:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ccc:	4294      	cmp	r4, r2
 8003cce:	d134      	bne.n	8003d3a <HAL_ADCEx_InjectedConfigChannel+0x35e>
  MODIFY_REG(*preg,
 8003cd0:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 8003cd2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003cd6:	66ea      	str	r2, [r5, #108]	; 0x6c
}
 8003cd8:	e02f      	b.n	8003d3a <HAL_ADCEx_InjectedConfigChannel+0x35e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cda:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003cde:	b112      	cbz	r2, 8003ce6 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  return __builtin_clz(value);
 8003ce0:	fab2 f282 	clz	r2, r2
 8003ce4:	e7cb      	b.n	8003c7e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
    return 32U;
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	e7c9      	b.n	8003c7e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
  MODIFY_REG(*preg,
 8003cea:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8003cec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003cf0:	6632      	str	r2, [r6, #96]	; 0x60
}
 8003cf2:	e7c6      	b.n	8003c82 <HAL_ADCEx_InjectedConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003cf8:	b112      	cbz	r2, 8003d00 <HAL_ADCEx_InjectedConfigChannel+0x324>
  return __builtin_clz(value);
 8003cfa:	fab2 f282 	clz	r2, r2
 8003cfe:	e7cb      	b.n	8003c98 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    return 32U;
 8003d00:	2220      	movs	r2, #32
 8003d02:	e7c9      	b.n	8003c98 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
  MODIFY_REG(*preg,
 8003d04:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8003d06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003d0a:	666a      	str	r2, [r5, #100]	; 0x64
}
 8003d0c:	e7c6      	b.n	8003c9c <HAL_ADCEx_InjectedConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003d12:	b112      	cbz	r2, 8003d1a <HAL_ADCEx_InjectedConfigChannel+0x33e>
  return __builtin_clz(value);
 8003d14:	fab2 f282 	clz	r2, r2
 8003d18:	e7cb      	b.n	8003cb2 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
    return 32U;
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	e7c9      	b.n	8003cb2 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
  MODIFY_REG(*preg,
 8003d1e:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 8003d20:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003d24:	66aa      	str	r2, [r5, #104]	; 0x68
}
 8003d26:	e7c6      	b.n	8003cb6 <HAL_ADCEx_InjectedConfigChannel+0x2da>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d28:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003d2c:	b112      	cbz	r2, 8003d34 <HAL_ADCEx_InjectedConfigChannel+0x358>
  return __builtin_clz(value);
 8003d2e:	fab2 f282 	clz	r2, r2
 8003d32:	e7cb      	b.n	8003ccc <HAL_ADCEx_InjectedConfigChannel+0x2f0>
    return 32U;
 8003d34:	2220      	movs	r2, #32
 8003d36:	e7c9      	b.n	8003ccc <HAL_ADCEx_InjectedConfigChannel+0x2f0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d38:	2000      	movs	r0, #0
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d3a:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d3c:	6894      	ldr	r4, [r2, #8]
 8003d3e:	f014 0f01 	tst.w	r4, #1
 8003d42:	d110      	bne.n	8003d66 <HAL_ADCEx_InjectedConfigChannel+0x38a>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8003d44:	680c      	ldr	r4, [r1, #0]
 8003d46:	68ce      	ldr	r6, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003d48:	4d1c      	ldr	r5, [pc, #112]	; (8003dbc <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 8003d4a:	42ae      	cmp	r6, r5
 8003d4c:	d046      	beq.n	8003ddc <HAL_ADCEx_InjectedConfigChannel+0x400>
    CLEAR_BIT(ADCx->DIFSEL,
 8003d4e:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 8003d52:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003d56:	ea25 0404 	bic.w	r4, r5, r4
 8003d5a:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d5e:	68cc      	ldr	r4, [r1, #12]
 8003d60:	4a16      	ldr	r2, [pc, #88]	; (8003dbc <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 8003d62:	4294      	cmp	r4, r2
 8003d64:	d042      	beq.n	8003dec <HAL_ADCEx_InjectedConfigChannel+0x410>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8003d66:	680a      	ldr	r2, [r1, #0]
 8003d68:	4915      	ldr	r1, [pc, #84]	; (8003dc0 <HAL_ADCEx_InjectedConfigChannel+0x3e4>)
 8003d6a:	420a      	tst	r2, r1
 8003d6c:	d01c      	beq.n	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d6e:	6819      	ldr	r1, [r3, #0]
 8003d70:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003d74:	f000 80fb 	beq.w	8003f6e <HAL_ADCEx_InjectedConfigChannel+0x592>
 8003d78:	4c12      	ldr	r4, [pc, #72]	; (8003dc4 <HAL_ADCEx_InjectedConfigChannel+0x3e8>)
 8003d7a:	42a1      	cmp	r1, r4
 8003d7c:	f000 80f4 	beq.w	8003f68 <HAL_ADCEx_InjectedConfigChannel+0x58c>
 8003d80:	4c11      	ldr	r4, [pc, #68]	; (8003dc8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003d82:	68a4      	ldr	r4, [r4, #8]
 8003d84:	f004 75e0 	and.w	r5, r4, #29360128	; 0x1c00000

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003d88:	4e10      	ldr	r6, [pc, #64]	; (8003dcc <HAL_ADCEx_InjectedConfigChannel+0x3f0>)
 8003d8a:	42b2      	cmp	r2, r6
 8003d8c:	f000 80f1 	beq.w	8003f72 <HAL_ADCEx_InjectedConfigChannel+0x596>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003d90:	4e0f      	ldr	r6, [pc, #60]	; (8003dd0 <HAL_ADCEx_InjectedConfigChannel+0x3f4>)
 8003d92:	42b2      	cmp	r2, r6
 8003d94:	f000 80ed 	beq.w	8003f72 <HAL_ADCEx_InjectedConfigChannel+0x596>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003d98:	4e0e      	ldr	r6, [pc, #56]	; (8003dd4 <HAL_ADCEx_InjectedConfigChannel+0x3f8>)
 8003d9a:	42b2      	cmp	r2, r6
 8003d9c:	f000 811a 	beq.w	8003fd4 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003da0:	4e0d      	ldr	r6, [pc, #52]	; (8003dd8 <HAL_ADCEx_InjectedConfigChannel+0x3fc>)
 8003da2:	42b2      	cmp	r2, r6
 8003da4:	f000 812d 	beq.w	8004002 <HAL_ADCEx_InjectedConfigChannel+0x626>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003dae:	b003      	add	sp, #12
 8003db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003db2:	2000      	movs	r0, #0
 8003db4:	e7c1      	b.n	8003d3a <HAL_ADCEx_InjectedConfigChannel+0x35e>
 8003db6:	bf00      	nop
 8003db8:	03fff000 	.word	0x03fff000
 8003dbc:	407f0000 	.word	0x407f0000
 8003dc0:	80080000 	.word	0x80080000
 8003dc4:	50000100 	.word	0x50000100
 8003dc8:	50000700 	.word	0x50000700
 8003dcc:	c3210000 	.word	0xc3210000
 8003dd0:	90c00010 	.word	0x90c00010
 8003dd4:	c7520000 	.word	0xc7520000
 8003dd8:	cb840000 	.word	0xcb840000
    SET_BIT(ADCx->DIFSEL,
 8003ddc:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 8003de0:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003de4:	432c      	orrs	r4, r5
 8003de6:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
 8003dea:	e7b8      	b.n	8003d5e <HAL_ADCEx_InjectedConfigChannel+0x382>
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dec:	681d      	ldr	r5, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003dee:	680a      	ldr	r2, [r1, #0]
 8003df0:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003df4:	2e00      	cmp	r6, #0
 8003df6:	d137      	bne.n	8003e68 <HAL_ADCEx_InjectedConfigChannel+0x48c>
 8003df8:	0e94      	lsrs	r4, r2, #26
 8003dfa:	3401      	adds	r4, #1
 8003dfc:	f004 041f 	and.w	r4, r4, #31
 8003e00:	2c09      	cmp	r4, #9
 8003e02:	bf8c      	ite	hi
 8003e04:	2400      	movhi	r4, #0
 8003e06:	2401      	movls	r4, #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e08:	2c00      	cmp	r4, #0
 8003e0a:	d065      	beq.n	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003e0c:	2e00      	cmp	r6, #0
 8003e0e:	d13a      	bne.n	8003e86 <HAL_ADCEx_InjectedConfigChannel+0x4aa>
 8003e10:	0e94      	lsrs	r4, r2, #26
 8003e12:	3401      	adds	r4, #1
 8003e14:	06a4      	lsls	r4, r4, #26
 8003e16:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003e1a:	2e00      	cmp	r6, #0
 8003e1c:	d13f      	bne.n	8003e9e <HAL_ADCEx_InjectedConfigChannel+0x4c2>
 8003e1e:	0e97      	lsrs	r7, r2, #26
 8003e20:	3701      	adds	r7, #1
 8003e22:	f007 0c1f 	and.w	ip, r7, #31
 8003e26:	2701      	movs	r7, #1
 8003e28:	fa07 f70c 	lsl.w	r7, r7, ip
 8003e2c:	433c      	orrs	r4, r7
 8003e2e:	2e00      	cmp	r6, #0
 8003e30:	d144      	bne.n	8003ebc <HAL_ADCEx_InjectedConfigChannel+0x4e0>
 8003e32:	0e92      	lsrs	r2, r2, #26
 8003e34:	3201      	adds	r2, #1
 8003e36:	f002 021f 	and.w	r2, r2, #31
 8003e3a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003e3e:	0512      	lsls	r2, r2, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e40:	4322      	orrs	r2, r4
 8003e42:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003e44:	3514      	adds	r5, #20
 8003e46:	0e56      	lsrs	r6, r2, #25
 8003e48:	00b6      	lsls	r6, r6, #2
 8003e4a:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8003e4e:	59af      	ldr	r7, [r5, r6]
 8003e50:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003e54:	f04f 0c07 	mov.w	ip, #7
 8003e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8003e5c:	ea27 070c 	bic.w	r7, r7, ip
 8003e60:	4094      	lsls	r4, r2
 8003e62:	433c      	orrs	r4, r7
 8003e64:	51ac      	str	r4, [r5, r6]
}
 8003e66:	e77e      	b.n	8003d66 <HAL_ADCEx_InjectedConfigChannel+0x38a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e68:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 8003e6c:	b14c      	cbz	r4, 8003e82 <HAL_ADCEx_InjectedConfigChannel+0x4a6>
  return __builtin_clz(value);
 8003e6e:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003e72:	3401      	adds	r4, #1
 8003e74:	f004 041f 	and.w	r4, r4, #31
 8003e78:	2c09      	cmp	r4, #9
 8003e7a:	bf8c      	ite	hi
 8003e7c:	2400      	movhi	r4, #0
 8003e7e:	2401      	movls	r4, #1
 8003e80:	e7c2      	b.n	8003e08 <HAL_ADCEx_InjectedConfigChannel+0x42c>
    return 32U;
 8003e82:	2420      	movs	r4, #32
 8003e84:	e7f5      	b.n	8003e72 <HAL_ADCEx_InjectedConfigChannel+0x496>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e86:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 8003e8a:	b134      	cbz	r4, 8003e9a <HAL_ADCEx_InjectedConfigChannel+0x4be>
  return __builtin_clz(value);
 8003e8c:	fab4 f484 	clz	r4, r4
 8003e90:	3401      	adds	r4, #1
 8003e92:	06a4      	lsls	r4, r4, #26
 8003e94:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003e98:	e7bf      	b.n	8003e1a <HAL_ADCEx_InjectedConfigChannel+0x43e>
    return 32U;
 8003e9a:	2420      	movs	r4, #32
 8003e9c:	e7f8      	b.n	8003e90 <HAL_ADCEx_InjectedConfigChannel+0x4b4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9e:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8003ea2:	b14f      	cbz	r7, 8003eb8 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003ea4:	fab7 f787 	clz	r7, r7
 8003ea8:	3701      	adds	r7, #1
 8003eaa:	f007 071f 	and.w	r7, r7, #31
 8003eae:	f04f 0c01 	mov.w	ip, #1
 8003eb2:	fa0c f707 	lsl.w	r7, ip, r7
 8003eb6:	e7b9      	b.n	8003e2c <HAL_ADCEx_InjectedConfigChannel+0x450>
    return 32U;
 8003eb8:	2720      	movs	r7, #32
 8003eba:	e7f5      	b.n	8003ea8 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebc:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003ec0:	b142      	cbz	r2, 8003ed4 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003ec2:	fab2 f282 	clz	r2, r2
 8003ec6:	3201      	adds	r2, #1
 8003ec8:	f002 021f 	and.w	r2, r2, #31
 8003ecc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003ed0:	0512      	lsls	r2, r2, #20
 8003ed2:	e7b5      	b.n	8003e40 <HAL_ADCEx_InjectedConfigChannel+0x464>
    return 32U;
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	e7f6      	b.n	8003ec6 <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 8003ed8:	b9d6      	cbnz	r6, 8003f10 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8003eda:	0e94      	lsrs	r4, r2, #26
 8003edc:	3401      	adds	r4, #1
 8003ede:	06a4      	lsls	r4, r4, #26
 8003ee0:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003ee4:	bb06      	cbnz	r6, 8003f28 <HAL_ADCEx_InjectedConfigChannel+0x54c>
 8003ee6:	0e97      	lsrs	r7, r2, #26
 8003ee8:	3701      	adds	r7, #1
 8003eea:	f007 0c1f 	and.w	ip, r7, #31
 8003eee:	2701      	movs	r7, #1
 8003ef0:	fa07 f70c 	lsl.w	r7, r7, ip
 8003ef4:	433c      	orrs	r4, r7
 8003ef6:	bb36      	cbnz	r6, 8003f46 <HAL_ADCEx_InjectedConfigChannel+0x56a>
 8003ef8:	0e92      	lsrs	r2, r2, #26
 8003efa:	3201      	adds	r2, #1
 8003efc:	f002 021f 	and.w	r2, r2, #31
 8003f00:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003f04:	3a1e      	subs	r2, #30
 8003f06:	0512      	lsls	r2, r2, #20
 8003f08:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f0c:	4322      	orrs	r2, r4
 8003f0e:	e798      	b.n	8003e42 <HAL_ADCEx_InjectedConfigChannel+0x466>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f10:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 8003f14:	b134      	cbz	r4, 8003f24 <HAL_ADCEx_InjectedConfigChannel+0x548>
  return __builtin_clz(value);
 8003f16:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003f1a:	3401      	adds	r4, #1
 8003f1c:	06a4      	lsls	r4, r4, #26
 8003f1e:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003f22:	e7df      	b.n	8003ee4 <HAL_ADCEx_InjectedConfigChannel+0x508>
    return 32U;
 8003f24:	2420      	movs	r4, #32
 8003f26:	e7f8      	b.n	8003f1a <HAL_ADCEx_InjectedConfigChannel+0x53e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f28:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8003f2c:	b14f      	cbz	r7, 8003f42 <HAL_ADCEx_InjectedConfigChannel+0x566>
  return __builtin_clz(value);
 8003f2e:	fab7 f787 	clz	r7, r7
 8003f32:	3701      	adds	r7, #1
 8003f34:	f007 071f 	and.w	r7, r7, #31
 8003f38:	f04f 0c01 	mov.w	ip, #1
 8003f3c:	fa0c f707 	lsl.w	r7, ip, r7
 8003f40:	e7d8      	b.n	8003ef4 <HAL_ADCEx_InjectedConfigChannel+0x518>
    return 32U;
 8003f42:	2720      	movs	r7, #32
 8003f44:	e7f5      	b.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0x556>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003f4a:	b15a      	cbz	r2, 8003f64 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return __builtin_clz(value);
 8003f4c:	fab2 f282 	clz	r2, r2
 8003f50:	3201      	adds	r2, #1
 8003f52:	f002 021f 	and.w	r2, r2, #31
 8003f56:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003f5a:	3a1e      	subs	r2, #30
 8003f5c:	0512      	lsls	r2, r2, #20
 8003f5e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003f62:	e7d3      	b.n	8003f0c <HAL_ADCEx_InjectedConfigChannel+0x530>
    return 32U;
 8003f64:	2220      	movs	r2, #32
 8003f66:	e7f3      	b.n	8003f50 <HAL_ADCEx_InjectedConfigChannel+0x574>
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f68:	f504 7400 	add.w	r4, r4, #512	; 0x200
 8003f6c:	e709      	b.n	8003d82 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 8003f6e:	4c31      	ldr	r4, [pc, #196]	; (8004034 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003f70:	e707      	b.n	8003d82 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003f72:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8003f76:	f47f af0f 	bne.w	8003d98 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f7a:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003f7e:	d003      	beq.n	8003f88 <HAL_ADCEx_InjectedConfigChannel+0x5ac>
 8003f80:	4a2d      	ldr	r2, [pc, #180]	; (8004038 <HAL_ADCEx_InjectedConfigChannel+0x65c>)
 8003f82:	4291      	cmp	r1, r2
 8003f84:	f47f af10 	bne.w	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f88:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003f8c:	d019      	beq.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 8003f8e:	4a2b      	ldr	r2, [pc, #172]	; (800403c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 8003f90:	4291      	cmp	r1, r2
 8003f92:	d014      	beq.n	8003fbe <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 8003f94:	492a      	ldr	r1, [pc, #168]	; (8004040 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 8003f96:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f9a:	688a      	ldr	r2, [r1, #8]
 8003f9c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003fa0:	4315      	orrs	r5, r2
 8003fa2:	608d      	str	r5, [r1, #8]
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003fa4:	4a27      	ldr	r2, [pc, #156]	; (8004044 <HAL_ADCEx_InjectedConfigChannel+0x668>)
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	0992      	lsrs	r2, r2, #6
 8003faa:	4927      	ldr	r1, [pc, #156]	; (8004048 <HAL_ADCEx_InjectedConfigChannel+0x66c>)
 8003fac:	fba1 1202 	umull	r1, r2, r1, r2
 8003fb0:	0992      	lsrs	r2, r2, #6
 8003fb2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003fb6:	0092      	lsls	r2, r2, #2
 8003fb8:	3218      	adds	r2, #24
 8003fba:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 8003fbc:	e006      	b.n	8003fcc <HAL_ADCEx_InjectedConfigChannel+0x5f0>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003fbe:	491d      	ldr	r1, [pc, #116]	; (8004034 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003fc0:	e7e9      	b.n	8003f96 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
 8003fc2:	491c      	ldr	r1, [pc, #112]	; (8004034 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003fc4:	e7e7      	b.n	8003f96 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
          wait_loop_index--;
 8003fc6:	9a01      	ldr	r2, [sp, #4]
 8003fc8:	3a01      	subs	r2, #1
 8003fca:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 8003fcc:	9a01      	ldr	r2, [sp, #4]
 8003fce:	2a00      	cmp	r2, #0
 8003fd0:	d1f9      	bne.n	8003fc6 <HAL_ADCEx_InjectedConfigChannel+0x5ea>
 8003fd2:	e6e9      	b.n	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003fd4:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 8003fd8:	f47f aee2 	bne.w	8003da0 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003fdc:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003fe0:	d00d      	beq.n	8003ffe <HAL_ADCEx_InjectedConfigChannel+0x622>
 8003fe2:	4a16      	ldr	r2, [pc, #88]	; (800403c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 8003fe4:	4291      	cmp	r1, r2
 8003fe6:	d008      	beq.n	8003ffa <HAL_ADCEx_InjectedConfigChannel+0x61e>
 8003fe8:	4915      	ldr	r1, [pc, #84]	; (8004040 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 8003fea:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 8003fee:	688a      	ldr	r2, [r1, #8]
 8003ff0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003ff4:	4315      	orrs	r5, r2
 8003ff6:	608d      	str	r5, [r1, #8]
}
 8003ff8:	e6d6      	b.n	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 8003ffa:	490e      	ldr	r1, [pc, #56]	; (8004034 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003ffc:	e7f5      	b.n	8003fea <HAL_ADCEx_InjectedConfigChannel+0x60e>
 8003ffe:	490d      	ldr	r1, [pc, #52]	; (8004034 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8004000:	e7f3      	b.n	8003fea <HAL_ADCEx_InjectedConfigChannel+0x60e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004002:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8004006:	f47f aecf 	bne.w	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
      if (ADC_VREFINT_INSTANCE(hadc))
 800400a:	4a0c      	ldr	r2, [pc, #48]	; (800403c <HAL_ADCEx_InjectedConfigChannel+0x660>)
 800400c:	4291      	cmp	r1, r2
 800400e:	f43f aecb 	beq.w	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004012:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8004016:	d008      	beq.n	800402a <HAL_ADCEx_InjectedConfigChannel+0x64e>
 8004018:	4909      	ldr	r1, [pc, #36]	; (8004040 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 800401a:	f445 0580 	orr.w	r5, r5, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800401e:	688a      	ldr	r2, [r1, #8]
 8004020:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004024:	4315      	orrs	r5, r2
 8004026:	608d      	str	r5, [r1, #8]
}
 8004028:	e6be      	b.n	8003da8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 800402a:	f501 7140 	add.w	r1, r1, #768	; 0x300
 800402e:	e7f4      	b.n	800401a <HAL_ADCEx_InjectedConfigChannel+0x63e>
  __HAL_LOCK(hadc);
 8004030:	2002      	movs	r0, #2
 8004032:	e6bc      	b.n	8003dae <HAL_ADCEx_InjectedConfigChannel+0x3d2>
 8004034:	50000300 	.word	0x50000300
 8004038:	50000600 	.word	0x50000600
 800403c:	50000100 	.word	0x50000100
 8004040:	50000700 	.word	0x50000700
 8004044:	20000000 	.word	0x20000000
 8004048:	053e2d63 	.word	0x053e2d63

0800404c <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800404c:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8004050:	2a01      	cmp	r2, #1
 8004052:	f000 80d6 	beq.w	8004202 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 8004056:	b410      	push	{r4}
 8004058:	b09d      	sub	sp, #116	; 0x74
 800405a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800405c:	2201      	movs	r2, #1
 800405e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004062:	2200      	movs	r2, #0
 8004064:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004066:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004068:	6800      	ldr	r0, [r0, #0]
 800406a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800406e:	d047      	beq.n	8004100 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8004070:	4a65      	ldr	r2, [pc, #404]	; (8004208 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004072:	4290      	cmp	r0, r2
 8004074:	d047      	beq.n	8004106 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8004076:	2200      	movs	r2, #0
 8004078:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 800407a:	9a01      	ldr	r2, [sp, #4]
 800407c:	2a00      	cmp	r2, #0
 800407e:	d046      	beq.n	800410e <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004080:	6892      	ldr	r2, [r2, #8]
 8004082:	f012 0204 	ands.w	r2, r2, #4
 8004086:	d000      	beq.n	800408a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004088:	2201      	movs	r2, #1
 800408a:	6884      	ldr	r4, [r0, #8]
 800408c:	f014 0f04 	tst.w	r4, #4
 8004090:	f040 80a7 	bne.w	80041e2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004094:	2a00      	cmp	r2, #0
 8004096:	f040 80a4 	bne.w	80041e2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800409a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800409e:	d042      	beq.n	8004126 <HAL_ADCEx_MultiModeConfigChannel+0xda>
 80040a0:	4a5a      	ldr	r2, [pc, #360]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80040a2:	4290      	cmp	r0, r2
 80040a4:	d03c      	beq.n	8004120 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 80040a6:	4a5a      	ldr	r2, [pc, #360]	; (8004210 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040a8:	6808      	ldr	r0, [r1, #0]
 80040aa:	2800      	cmp	r0, #0
 80040ac:	d05c      	beq.n	8004168 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80040ae:	6890      	ldr	r0, [r2, #8]
 80040b0:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80040b4:	684c      	ldr	r4, [r1, #4]
 80040b6:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 80040ba:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 80040be:	4320      	orrs	r0, r4
 80040c0:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040c2:	6818      	ldr	r0, [r3, #0]
 80040c4:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80040c8:	d02f      	beq.n	800412a <HAL_ADCEx_MultiModeConfigChannel+0xde>
 80040ca:	4c50      	ldr	r4, [pc, #320]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80040cc:	42a0      	cmp	r0, r4
 80040ce:	d02c      	beq.n	800412a <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040d0:	484d      	ldr	r0, [pc, #308]	; (8004208 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80040d2:	6884      	ldr	r4, [r0, #8]
 80040d4:	f014 0401 	ands.w	r4, r4, #1
 80040d8:	d000      	beq.n	80040dc <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80040da:	2401      	movs	r4, #1
 80040dc:	484d      	ldr	r0, [pc, #308]	; (8004214 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80040de:	6880      	ldr	r0, [r0, #8]
 80040e0:	f010 0001 	ands.w	r0, r0, #1
 80040e4:	d000      	beq.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80040e6:	2001      	movs	r0, #1
 80040e8:	4320      	orrs	r0, r4
 80040ea:	4c4b      	ldr	r4, [pc, #300]	; (8004218 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80040ec:	68a4      	ldr	r4, [r4, #8]
 80040ee:	f014 0401 	ands.w	r4, r4, #1
 80040f2:	d000      	beq.n	80040f6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80040f4:	2401      	movs	r4, #1
 80040f6:	4320      	orrs	r0, r4
 80040f8:	bf0c      	ite	eq
 80040fa:	2001      	moveq	r0, #1
 80040fc:	2000      	movne	r0, #0
 80040fe:	e025      	b.n	800414c <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004100:	4a42      	ldr	r2, [pc, #264]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004102:	9201      	str	r2, [sp, #4]
 8004104:	e7b9      	b.n	800407a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8004106:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800410a:	9201      	str	r2, [sp, #4]
 800410c:	e7b5      	b.n	800407a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800410e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004110:	f042 0220 	orr.w	r2, r2, #32
 8004114:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 800411c:	2001      	movs	r0, #1
 800411e:	e068      	b.n	80041f2 <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004120:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8004124:	e7c0      	b.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8004126:	4a3d      	ldr	r2, [pc, #244]	; (800421c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004128:	e7be      	b.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 800412a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800412e:	6880      	ldr	r0, [r0, #8]
 8004130:	f010 0001 	ands.w	r0, r0, #1
 8004134:	d000      	beq.n	8004138 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8004136:	2001      	movs	r0, #1
 8004138:	4c34      	ldr	r4, [pc, #208]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800413a:	68a4      	ldr	r4, [r4, #8]
 800413c:	f014 0401 	ands.w	r4, r4, #1
 8004140:	d000      	beq.n	8004144 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8004142:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004144:	4320      	orrs	r0, r4
 8004146:	bf0c      	ite	eq
 8004148:	2001      	moveq	r0, #1
 800414a:	2000      	movne	r0, #0
 800414c:	2800      	cmp	r0, #0
 800414e:	d054      	beq.n	80041fa <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004150:	6890      	ldr	r0, [r2, #8]
 8004152:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 8004156:	f020 000f 	bic.w	r0, r0, #15
 800415a:	680c      	ldr	r4, [r1, #0]
 800415c:	6889      	ldr	r1, [r1, #8]
 800415e:	4321      	orrs	r1, r4
 8004160:	4308      	orrs	r0, r1
 8004162:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004164:	2000      	movs	r0, #0
 8004166:	e041      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004168:	6891      	ldr	r1, [r2, #8]
 800416a:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800416e:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004170:	6819      	ldr	r1, [r3, #0]
 8004172:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8004176:	d01a      	beq.n	80041ae <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8004178:	4824      	ldr	r0, [pc, #144]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800417a:	4281      	cmp	r1, r0
 800417c:	d017      	beq.n	80041ae <HAL_ADCEx_MultiModeConfigChannel+0x162>
 800417e:	4922      	ldr	r1, [pc, #136]	; (8004208 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004180:	6888      	ldr	r0, [r1, #8]
 8004182:	f010 0001 	ands.w	r0, r0, #1
 8004186:	d000      	beq.n	800418a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004188:	2001      	movs	r0, #1
 800418a:	4922      	ldr	r1, [pc, #136]	; (8004214 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800418c:	6889      	ldr	r1, [r1, #8]
 800418e:	f011 0101 	ands.w	r1, r1, #1
 8004192:	d000      	beq.n	8004196 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8004194:	2101      	movs	r1, #1
 8004196:	4301      	orrs	r1, r0
 8004198:	481f      	ldr	r0, [pc, #124]	; (8004218 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800419a:	6880      	ldr	r0, [r0, #8]
 800419c:	f010 0001 	ands.w	r0, r0, #1
 80041a0:	d000      	beq.n	80041a4 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 80041a2:	2001      	movs	r0, #1
 80041a4:	4301      	orrs	r1, r0
 80041a6:	bf0c      	ite	eq
 80041a8:	2101      	moveq	r1, #1
 80041aa:	2100      	movne	r1, #0
 80041ac:	e010      	b.n	80041d0 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 80041ae:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80041b2:	6889      	ldr	r1, [r1, #8]
 80041b4:	f011 0101 	ands.w	r1, r1, #1
 80041b8:	d000      	beq.n	80041bc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80041ba:	2101      	movs	r1, #1
 80041bc:	4813      	ldr	r0, [pc, #76]	; (800420c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80041be:	6880      	ldr	r0, [r0, #8]
 80041c0:	f010 0001 	ands.w	r0, r0, #1
 80041c4:	d000      	beq.n	80041c8 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 80041c6:	2001      	movs	r0, #1
 80041c8:	4301      	orrs	r1, r0
 80041ca:	bf0c      	ite	eq
 80041cc:	2101      	moveq	r1, #1
 80041ce:	2100      	movne	r1, #0
 80041d0:	b1a9      	cbz	r1, 80041fe <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80041d2:	6891      	ldr	r1, [r2, #8]
 80041d4:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 80041d8:	f021 010f 	bic.w	r1, r1, #15
 80041dc:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041de:	2000      	movs	r0, #0
 80041e0:	e004      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80041e4:	f042 0220 	orr.w	r2, r2, #32
 80041e8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80041ea:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80041f2:	b01d      	add	sp, #116	; 0x74
 80041f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041f8:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041fa:	2000      	movs	r0, #0
 80041fc:	e7f6      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 80041fe:	2000      	movs	r0, #0
 8004200:	e7f4      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 8004202:	2002      	movs	r0, #2
}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	50000400 	.word	0x50000400
 800420c:	50000100 	.word	0x50000100
 8004210:	50000700 	.word	0x50000700
 8004214:	50000500 	.word	0x50000500
 8004218:	50000600 	.word	0x50000600
 800421c:	50000300 	.word	0x50000300

08004220 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004220:	4a07      	ldr	r2, [pc, #28]	; (8004240 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004222:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004224:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004228:	041b      	lsls	r3, r3, #16
 800422a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800422c:	0200      	lsls	r0, r0, #8
 800422e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004232:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8004234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800423c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800423e:	4770      	bx	lr
 8004240:	e000ed00 	.word	0xe000ed00

08004244 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004244:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004246:	4b19      	ldr	r3, [pc, #100]	; (80042ac <HAL_NVIC_SetPriority+0x68>)
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800424e:	f1c3 0c07 	rsb	ip, r3, #7
 8004252:	f1bc 0f04 	cmp.w	ip, #4
 8004256:	bf28      	it	cs
 8004258:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800425c:	f103 0e04 	add.w	lr, r3, #4
 8004260:	f1be 0f06 	cmp.w	lr, #6
 8004264:	d918      	bls.n	8004298 <HAL_NVIC_SetPriority+0x54>
 8004266:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004268:	f04f 3eff 	mov.w	lr, #4294967295
 800426c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004270:	ea21 010c 	bic.w	r1, r1, ip
 8004274:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004276:	fa0e f303 	lsl.w	r3, lr, r3
 800427a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800427e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004280:	2800      	cmp	r0, #0
 8004282:	db0b      	blt.n	800429c <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004284:	0109      	lsls	r1, r1, #4
 8004286:	b2c9      	uxtb	r1, r1
 8004288:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800428c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004290:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004294:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004298:	2300      	movs	r3, #0
 800429a:	e7e5      	b.n	8004268 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800429c:	f000 000f 	and.w	r0, r0, #15
 80042a0:	0109      	lsls	r1, r1, #4
 80042a2:	b2c9      	uxtb	r1, r1
 80042a4:	4b02      	ldr	r3, [pc, #8]	; (80042b0 <HAL_NVIC_SetPriority+0x6c>)
 80042a6:	5419      	strb	r1, [r3, r0]
 80042a8:	e7f4      	b.n	8004294 <HAL_NVIC_SetPriority+0x50>
 80042aa:	bf00      	nop
 80042ac:	e000ed00 	.word	0xe000ed00
 80042b0:	e000ed14 	.word	0xe000ed14

080042b4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80042b4:	2800      	cmp	r0, #0
 80042b6:	db07      	blt.n	80042c8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042b8:	f000 021f 	and.w	r2, r0, #31
 80042bc:	0940      	lsrs	r0, r0, #5
 80042be:	2301      	movs	r3, #1
 80042c0:	4093      	lsls	r3, r2
 80042c2:	4a02      	ldr	r2, [pc, #8]	; (80042cc <HAL_NVIC_EnableIRQ+0x18>)
 80042c4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	e000e100 	.word	0xe000e100

080042d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042d0:	3801      	subs	r0, #1
 80042d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80042d6:	d20b      	bcs.n	80042f0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042d8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80042dc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042de:	4a05      	ldr	r2, [pc, #20]	; (80042f4 <HAL_SYSTICK_Config+0x24>)
 80042e0:	21f0      	movs	r1, #240	; 0xf0
 80042e2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042e6:	2000      	movs	r0, #0
 80042e8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042ea:	2207      	movs	r2, #7
 80042ec:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042ee:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80042f0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80042f2:	4770      	bx	lr
 80042f4:	e000ed00 	.word	0xe000ed00

080042f8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80042f8:	b170      	cbz	r0, 8004318 <HAL_DAC_Init+0x20>
{
 80042fa:	b510      	push	{r4, lr}
 80042fc:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80042fe:	7903      	ldrb	r3, [r0, #4]
 8004300:	b133      	cbz	r3, 8004310 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004302:	2302      	movs	r3, #2
 8004304:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004306:	2000      	movs	r0, #0
 8004308:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800430a:	2301      	movs	r3, #1
 800430c:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 800430e:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004310:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004312:	f7fe f9cf 	bl	80026b4 <HAL_DAC_MspInit>
 8004316:	e7f4      	b.n	8004302 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8004318:	2001      	movs	r0, #1
}
 800431a:	4770      	bx	lr

0800431c <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800431c:	7943      	ldrb	r3, [r0, #5]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d02f      	beq.n	8004382 <HAL_DAC_Start+0x66>
{
 8004322:	b570      	push	{r4, r5, r6, lr}
 8004324:	4604      	mov	r4, r0
 8004326:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 8004328:	2001      	movs	r0, #1
 800432a:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800432c:	2302      	movs	r3, #2
 800432e:	7123      	strb	r3, [r4, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004330:	6822      	ldr	r2, [r4, #0]
 8004332:	6813      	ldr	r3, [r2, #0]
 8004334:	f001 0610 	and.w	r6, r1, #16
 8004338:	fa00 f106 	lsl.w	r1, r0, r6
 800433c:	430b      	orrs	r3, r1
 800433e:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8004340:	f7fe fbd4 	bl	8002aec <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8004344:	b97d      	cbnz	r5, 8004366 <HAL_DAC_Start+0x4a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004346:	6822      	ldr	r2, [r4, #0]
 8004348:	6813      	ldr	r3, [r2, #0]
 800434a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800434e:	2b02      	cmp	r3, #2
 8004350:	d004      	beq.n	800435c <HAL_DAC_Start+0x40>
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004352:	2301      	movs	r3, #1
 8004354:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004356:	2000      	movs	r0, #0
 8004358:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 800435a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800435c:	6853      	ldr	r3, [r2, #4]
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	6053      	str	r3, [r2, #4]
 8004364:	e7f5      	b.n	8004352 <HAL_DAC_Start+0x36>
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004366:	6821      	ldr	r1, [r4, #0]
 8004368:	680a      	ldr	r2, [r1, #0]
 800436a:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 800436e:	2302      	movs	r3, #2
 8004370:	fa03 f606 	lsl.w	r6, r3, r6
 8004374:	42b2      	cmp	r2, r6
 8004376:	d1ec      	bne.n	8004352 <HAL_DAC_Start+0x36>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004378:	684b      	ldr	r3, [r1, #4]
 800437a:	f043 0302 	orr.w	r3, r3, #2
 800437e:	604b      	str	r3, [r1, #4]
 8004380:	e7e7      	b.n	8004352 <HAL_DAC_Start+0x36>
  __HAL_LOCK(hdac);
 8004382:	2002      	movs	r0, #2
}
 8004384:	4770      	bx	lr

08004386 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004386:	b410      	push	{r4}
 8004388:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800438a:	2400      	movs	r4, #0
 800438c:	9401      	str	r4, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800438e:	6800      	ldr	r0, [r0, #0]
 8004390:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004392:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8004394:	b951      	cbnz	r1, 80043ac <HAL_DAC_SetValue+0x26>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004396:	9901      	ldr	r1, [sp, #4]
 8004398:	440a      	add	r2, r1
 800439a:	3208      	adds	r2, #8
 800439c:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800439e:	9a01      	ldr	r2, [sp, #4]
 80043a0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 80043a2:	2000      	movs	r0, #0
 80043a4:	b003      	add	sp, #12
 80043a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043aa:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80043ac:	9901      	ldr	r1, [sp, #4]
 80043ae:	440a      	add	r2, r1
 80043b0:	3214      	adds	r2, #20
 80043b2:	9201      	str	r2, [sp, #4]
 80043b4:	e7f3      	b.n	800439e <HAL_DAC_SetValue+0x18>
	...

080043b8 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80043b8:	7943      	ldrb	r3, [r0, #5]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	f000 80f4 	beq.w	80045a8 <HAL_DAC_ConfigChannel+0x1f0>
{
 80043c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c4:	4604      	mov	r4, r0
 80043c6:	460e      	mov	r6, r1
 80043c8:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 80043ca:	2301      	movs	r3, #1
 80043cc:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80043ce:	2302      	movs	r3, #2
 80043d0:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80043d2:	688b      	ldr	r3, [r1, #8]
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d017      	beq.n	8004408 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80043d8:	69f3      	ldr	r3, [r6, #28]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d05e      	beq.n	800449c <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043e2:	f005 0510 	and.w	r5, r5, #16
 80043e6:	2307      	movs	r3, #7
 80043e8:	40ab      	lsls	r3, r5
 80043ea:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043ee:	69b3      	ldr	r3, [r6, #24]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d060      	beq.n	80044b6 <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	f000 80bd 	beq.w	8004574 <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80043fa:	6973      	ldr	r3, [r6, #20]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f040 80bc 	bne.w	800457a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004402:	f04f 0801 	mov.w	r8, #1
 8004406:	e058      	b.n	80044ba <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 8004408:	f7fe fb6a 	bl	8002ae0 <HAL_GetTick>
 800440c:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800440e:	b17d      	cbz	r5, 8004430 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004414:	2b00      	cmp	r3, #0
 8004416:	da3a      	bge.n	800448e <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004418:	f7fe fb62 	bl	8002ae0 <HAL_GetTick>
 800441c:	1bc0      	subs	r0, r0, r7
 800441e:	2801      	cmp	r0, #1
 8004420:	d9f6      	bls.n	8004410 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004422:	6923      	ldr	r3, [r4, #16]
 8004424:	f043 0308 	orr.w	r3, r3, #8
 8004428:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800442a:	2003      	movs	r0, #3
 800442c:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 800442e:	e09f      	b.n	8004570 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004434:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004438:	d00b      	beq.n	8004452 <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800443a:	f7fe fb51 	bl	8002ae0 <HAL_GetTick>
 800443e:	1bc0      	subs	r0, r0, r7
 8004440:	2801      	cmp	r0, #1
 8004442:	d9f5      	bls.n	8004430 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	f043 0308 	orr.w	r3, r3, #8
 800444a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800444c:	2003      	movs	r0, #3
 800444e:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8004450:	e08e      	b.n	8004570 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8004452:	2001      	movs	r0, #1
 8004454:	f7fe fb4a 	bl	8002aec <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800445c:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800445e:	6820      	ldr	r0, [r4, #0]
 8004460:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004462:	f005 0110 	and.w	r1, r5, #16
 8004466:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800446a:	408b      	lsls	r3, r1
 800446c:	ea22 0203 	bic.w	r2, r2, r3
 8004470:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004472:	408b      	lsls	r3, r1
 8004474:	431a      	orrs	r2, r3
 8004476:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004478:	6820      	ldr	r0, [r4, #0]
 800447a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800447c:	22ff      	movs	r2, #255	; 0xff
 800447e:	408a      	lsls	r2, r1
 8004480:	ea23 0302 	bic.w	r3, r3, r2
 8004484:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8004486:	408a      	lsls	r2, r1
 8004488:	4313      	orrs	r3, r2
 800448a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800448c:	e7a4      	b.n	80043d8 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 800448e:	2001      	movs	r0, #1
 8004490:	f7fe fb2c 	bl	8002aec <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004494:	6823      	ldr	r3, [r4, #0]
 8004496:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8004498:	645a      	str	r2, [r3, #68]	; 0x44
 800449a:	e7e0      	b.n	800445e <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 800449c:	6821      	ldr	r1, [r4, #0]
 800449e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80044a0:	f005 0010 	and.w	r0, r5, #16
 80044a4:	231f      	movs	r3, #31
 80044a6:	4083      	lsls	r3, r0
 80044a8:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80044ac:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044ae:	4083      	lsls	r3, r0
 80044b0:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 80044b2:	638b      	str	r3, [r1, #56]	; 0x38
 80044b4:	e793      	b.n	80043de <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 80044b6:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80044ba:	68b3      	ldr	r3, [r6, #8]
 80044bc:	6972      	ldr	r2, [r6, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80044c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044c8:	40aa      	lsls	r2, r5
 80044ca:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80044ce:	7932      	ldrb	r2, [r6, #4]
 80044d0:	2a01      	cmp	r2, #1
 80044d2:	d055      	beq.n	8004580 <HAL_DAC_ConfigChannel+0x1c8>
 80044d4:	f04f 0800 	mov.w	r8, #0
 80044d8:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80044dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044e0:	40aa      	lsls	r2, r5
 80044e2:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80044e6:	7972      	ldrb	r2, [r6, #5]
 80044e8:	2a01      	cmp	r2, #1
 80044ea:	d04c      	beq.n	8004586 <HAL_DAC_ConfigChannel+0x1ce>
 80044ec:	f04f 0800 	mov.w	r8, #0
 80044f0:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80044f4:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80044f8:	6833      	ldr	r3, [r6, #0]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d046      	beq.n	800458c <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80044fe:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004500:	fa08 f805 	lsl.w	r8, r8, r5
 8004504:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004508:	6823      	ldr	r3, [r4, #0]
 800450a:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800450c:	6821      	ldr	r1, [r4, #0]
 800450e:	680b      	ldr	r3, [r1, #0]
 8004510:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004514:	40aa      	lsls	r2, r5
 8004516:	ea23 0302 	bic.w	r3, r3, r2
 800451a:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800451c:	6821      	ldr	r1, [r4, #0]
 800451e:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004520:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004524:	40aa      	lsls	r2, r5
 8004526:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800452a:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800452c:	40ab      	lsls	r3, r5
 800452e:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004530:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004532:	6821      	ldr	r1, [r4, #0]
 8004534:	680b      	ldr	r3, [r1, #0]
 8004536:	22c0      	movs	r2, #192	; 0xc0
 8004538:	40aa      	lsls	r2, r5
 800453a:	ea23 0302 	bic.w	r3, r3, r2
 800453e:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004540:	68f2      	ldr	r2, [r6, #12]
 8004542:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004546:	6932      	ldr	r2, [r6, #16]
 8004548:	0892      	lsrs	r2, r2, #2
 800454a:	0212      	lsls	r2, r2, #8
 800454c:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8004550:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004552:	6820      	ldr	r0, [r4, #0]
 8004554:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004556:	f640 710f 	movw	r1, #3855	; 0xf0f
 800455a:	40a9      	lsls	r1, r5
 800455c:	ea23 0301 	bic.w	r3, r3, r1
 8004560:	fa02 f505 	lsl.w	r5, r2, r5
 8004564:	431d      	orrs	r5, r3
 8004566:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004568:	2301      	movs	r3, #1
 800456a:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800456c:	2000      	movs	r0, #0
 800456e:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 8004570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8004574:	f04f 0801 	mov.w	r8, #1
 8004578:	e79f      	b.n	80044ba <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 800457a:	f04f 0800 	mov.w	r8, #0
 800457e:	e79c      	b.n	80044ba <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004580:	f44f 7880 	mov.w	r8, #256	; 0x100
 8004584:	e7a8      	b.n	80044d8 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004586:	f44f 7800 	mov.w	r8, #512	; 0x200
 800458a:	e7b1      	b.n	80044f0 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800458c:	f000 ff00 	bl	8005390 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004590:	4b06      	ldr	r3, [pc, #24]	; (80045ac <HAL_DAC_ConfigChannel+0x1f4>)
 8004592:	4298      	cmp	r0, r3
 8004594:	d902      	bls.n	800459c <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004596:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 800459a:	e7b1      	b.n	8004500 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800459c:	4b04      	ldr	r3, [pc, #16]	; (80045b0 <HAL_DAC_ConfigChannel+0x1f8>)
 800459e:	4298      	cmp	r0, r3
 80045a0:	d9ae      	bls.n	8004500 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80045a2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80045a6:	e7ab      	b.n	8004500 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 80045a8:	2002      	movs	r0, #2
}
 80045aa:	4770      	bx	lr
 80045ac:	09896800 	.word	0x09896800
 80045b0:	04c4b400 	.word	0x04c4b400

080045b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045b4:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045b6:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80045b8:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80045ba:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80045bc:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80045be:	b114      	cbz	r4, 80045c6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045c0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80045c2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80045c4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045c6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80045c8:	f004 0c1f 	and.w	ip, r4, #31
 80045cc:	2401      	movs	r4, #1
 80045ce:	fa04 f40c 	lsl.w	r4, r4, ip
 80045d2:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80045d4:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045d6:	6804      	ldr	r4, [r0, #0]
 80045d8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045da:	6883      	ldr	r3, [r0, #8]
 80045dc:	2b10      	cmp	r3, #16
 80045de:	d005      	beq.n	80045ec <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80045e0:	6803      	ldr	r3, [r0, #0]
 80045e2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80045e4:	6803      	ldr	r3, [r0, #0]
 80045e6:	60da      	str	r2, [r3, #12]
  }
}
 80045e8:	bc30      	pop	{r4, r5}
 80045ea:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80045ec:	6803      	ldr	r3, [r0, #0]
 80045ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80045f0:	6803      	ldr	r3, [r0, #0]
 80045f2:	60d9      	str	r1, [r3, #12]
 80045f4:	e7f8      	b.n	80045e8 <DMA_SetConfig+0x34>
	...

080045f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80045f8:	6803      	ldr	r3, [r0, #0]
 80045fa:	4a0c      	ldr	r2, [pc, #48]	; (800462c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d813      	bhi.n	8004628 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004600:	490b      	ldr	r1, [pc, #44]	; (8004630 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004602:	b2db      	uxtb	r3, r3
 8004604:	3b08      	subs	r3, #8
 8004606:	4a0b      	ldr	r2, [pc, #44]	; (8004634 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8004608:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800460c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800460e:	f022 0203 	bic.w	r2, r2, #3
 8004612:	440a      	add	r2, r1
 8004614:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004616:	4a08      	ldr	r2, [pc, #32]	; (8004638 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8004618:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800461a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800461e:	2201      	movs	r2, #1
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	6503      	str	r3, [r0, #80]	; 0x50
}
 8004626:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004628:	4904      	ldr	r1, [pc, #16]	; (800463c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800462a:	e7ea      	b.n	8004602 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 800462c:	40020407 	.word	0x40020407
 8004630:	40020800 	.word	0x40020800
 8004634:	cccccccd 	.word	0xcccccccd
 8004638:	40020880 	.word	0x40020880
 800463c:	40020820 	.word	0x40020820

08004640 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004640:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004642:	4a07      	ldr	r2, [pc, #28]	; (8004660 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8004644:	441a      	add	r2, r3
 8004646:	0092      	lsls	r2, r2, #2
 8004648:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800464a:	4a06      	ldr	r2, [pc, #24]	; (8004664 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 800464c:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800464e:	3b01      	subs	r3, #1
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	2201      	movs	r2, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	1000823f 	.word	0x1000823f
 8004664:	40020940 	.word	0x40020940

08004668 <HAL_DMA_Init>:
  if (hdma == NULL)
 8004668:	2800      	cmp	r0, #0
 800466a:	d05b      	beq.n	8004724 <HAL_DMA_Init+0xbc>
{
 800466c:	b510      	push	{r4, lr}
 800466e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004670:	6801      	ldr	r1, [r0, #0]
 8004672:	4b2d      	ldr	r3, [pc, #180]	; (8004728 <HAL_DMA_Init+0xc0>)
 8004674:	4299      	cmp	r1, r3
 8004676:	d83d      	bhi.n	80046f4 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004678:	4b2c      	ldr	r3, [pc, #176]	; (800472c <HAL_DMA_Init+0xc4>)
 800467a:	440b      	add	r3, r1
 800467c:	4a2c      	ldr	r2, [pc, #176]	; (8004730 <HAL_DMA_Init+0xc8>)
 800467e:	fba2 2303 	umull	r2, r3, r2, r3
 8004682:	091b      	lsrs	r3, r3, #4
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004688:	4b2a      	ldr	r3, [pc, #168]	; (8004734 <HAL_DMA_Init+0xcc>)
 800468a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800468c:	2302      	movs	r3, #2
 800468e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8004692:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004694:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8004698:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 800469c:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800469e:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 80046a0:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a2:	6920      	ldr	r0, [r4, #16]
 80046a4:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a6:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a8:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046aa:	69a0      	ldr	r0, [r4, #24]
 80046ac:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80046ae:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b0:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80046b2:	6a20      	ldr	r0, [r4, #32]
 80046b4:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80046b6:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80046b8:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046ba:	4620      	mov	r0, r4
 80046bc:	f7ff ff9c 	bl	80045f8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046c0:	68a3      	ldr	r3, [r4, #8]
 80046c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046c6:	d020      	beq.n	800470a <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80046ca:	7922      	ldrb	r2, [r4, #4]
 80046cc:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80046d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80046d2:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046d4:	6863      	ldr	r3, [r4, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	2b03      	cmp	r3, #3
 80046da:	d919      	bls.n	8004710 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046e0:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046e2:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e4:	2000      	movs	r0, #0
 80046e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 80046ee:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80046f2:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80046f4:	4b10      	ldr	r3, [pc, #64]	; (8004738 <HAL_DMA_Init+0xd0>)
 80046f6:	440b      	add	r3, r1
 80046f8:	4a0d      	ldr	r2, [pc, #52]	; (8004730 <HAL_DMA_Init+0xc8>)
 80046fa:	fba2 2303 	umull	r2, r3, r2, r3
 80046fe:	091b      	lsrs	r3, r3, #4
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004704:	4b0d      	ldr	r3, [pc, #52]	; (800473c <HAL_DMA_Init+0xd4>)
 8004706:	6403      	str	r3, [r0, #64]	; 0x40
 8004708:	e7c0      	b.n	800468c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800470a:	2300      	movs	r3, #0
 800470c:	6063      	str	r3, [r4, #4]
 800470e:	e7db      	b.n	80046c8 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004710:	4620      	mov	r0, r4
 8004712:	f7ff ff95 	bl	8004640 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004716:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800471c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800471e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004720:	605a      	str	r2, [r3, #4]
 8004722:	e7df      	b.n	80046e4 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8004724:	2001      	movs	r0, #1
}
 8004726:	4770      	bx	lr
 8004728:	40020407 	.word	0x40020407
 800472c:	bffdfff8 	.word	0xbffdfff8
 8004730:	cccccccd 	.word	0xcccccccd
 8004734:	40020000 	.word	0x40020000
 8004738:	bffdfbf8 	.word	0xbffdfbf8
 800473c:	40020400 	.word	0x40020400

08004740 <HAL_DMA_Start_IT>:
{
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8004744:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8004748:	2801      	cmp	r0, #1
 800474a:	d041      	beq.n	80047d0 <HAL_DMA_Start_IT+0x90>
 800474c:	2001      	movs	r0, #1
 800474e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8004752:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8004756:	b2c0      	uxtb	r0, r0
 8004758:	2801      	cmp	r0, #1
 800475a:	d004      	beq.n	8004766 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 800475c:	2300      	movs	r3, #0
 800475e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8004762:	2002      	movs	r0, #2
}
 8004764:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004766:	2002      	movs	r0, #2
 8004768:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800476c:	2000      	movs	r0, #0
 800476e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004770:	6825      	ldr	r5, [r4, #0]
 8004772:	6828      	ldr	r0, [r5, #0]
 8004774:	f020 0001 	bic.w	r0, r0, #1
 8004778:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800477a:	4620      	mov	r0, r4
 800477c:	f7ff ff1a 	bl	80045b4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004780:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004782:	b1d3      	cbz	r3, 80047ba <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004784:	6822      	ldr	r2, [r4, #0]
 8004786:	6813      	ldr	r3, [r2, #0]
 8004788:	f043 030e 	orr.w	r3, r3, #14
 800478c:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800478e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8004796:	d003      	beq.n	80047a0 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800479e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80047a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80047a2:	b11b      	cbz	r3, 80047ac <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047aa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80047ac:	6822      	ldr	r2, [r4, #0]
 80047ae:	6813      	ldr	r3, [r2, #0]
 80047b0:	f043 0301 	orr.w	r3, r3, #1
 80047b4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047b6:	2000      	movs	r0, #0
 80047b8:	e7d4      	b.n	8004764 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047ba:	6822      	ldr	r2, [r4, #0]
 80047bc:	6813      	ldr	r3, [r2, #0]
 80047be:	f023 0304 	bic.w	r3, r3, #4
 80047c2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047c4:	6822      	ldr	r2, [r4, #0]
 80047c6:	6813      	ldr	r3, [r2, #0]
 80047c8:	f043 030a 	orr.w	r3, r3, #10
 80047cc:	6013      	str	r3, [r2, #0]
 80047ce:	e7de      	b.n	800478e <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80047d0:	2002      	movs	r0, #2
 80047d2:	e7c7      	b.n	8004764 <HAL_DMA_Start_IT+0x24>

080047d4 <HAL_DMA_IRQHandler>:
{
 80047d4:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047d6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80047d8:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80047da:	6804      	ldr	r4, [r0, #0]
 80047dc:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80047de:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80047e0:	f003 031f 	and.w	r3, r3, #31
 80047e4:	2204      	movs	r2, #4
 80047e6:	409a      	lsls	r2, r3
 80047e8:	420a      	tst	r2, r1
 80047ea:	d015      	beq.n	8004818 <HAL_DMA_IRQHandler+0x44>
 80047ec:	f015 0f04 	tst.w	r5, #4
 80047f0:	d012      	beq.n	8004818 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047f2:	6823      	ldr	r3, [r4, #0]
 80047f4:	f013 0f20 	tst.w	r3, #32
 80047f8:	d103      	bne.n	8004802 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	f023 0304 	bic.w	r3, r3, #4
 8004800:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004802:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004804:	f003 021f 	and.w	r2, r3, #31
 8004808:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800480a:	2304      	movs	r3, #4
 800480c:	4093      	lsls	r3, r2
 800480e:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004810:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004812:	b103      	cbz	r3, 8004816 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8004814:	4798      	blx	r3
}
 8004816:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004818:	2202      	movs	r2, #2
 800481a:	409a      	lsls	r2, r3
 800481c:	420a      	tst	r2, r1
 800481e:	d01c      	beq.n	800485a <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8004820:	f015 0f02 	tst.w	r5, #2
 8004824:	d019      	beq.n	800485a <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	f013 0f20 	tst.w	r3, #32
 800482c:	d106      	bne.n	800483c <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	f023 030a 	bic.w	r3, r3, #10
 8004834:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004836:	2301      	movs	r3, #1
 8004838:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800483c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800483e:	f003 021f 	and.w	r2, r3, #31
 8004842:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004844:	2302      	movs	r3, #2
 8004846:	4093      	lsls	r3, r2
 8004848:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 800484a:	2300      	movs	r3, #0
 800484c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8004850:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0df      	beq.n	8004816 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8004856:	4798      	blx	r3
 8004858:	e7dd      	b.n	8004816 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800485a:	2208      	movs	r2, #8
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	420b      	tst	r3, r1
 8004862:	d0d8      	beq.n	8004816 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8004864:	f015 0f08 	tst.w	r5, #8
 8004868:	d0d5      	beq.n	8004816 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	f023 030e 	bic.w	r3, r3, #14
 8004870:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004872:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004874:	f003 031f 	and.w	r3, r3, #31
 8004878:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800487a:	2201      	movs	r2, #1
 800487c:	fa02 f303 	lsl.w	r3, r2, r3
 8004880:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004882:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004884:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004888:	2300      	movs	r3, #0
 800488a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 800488e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0c0      	beq.n	8004816 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004894:	4798      	blx	r3
  return;
 8004896:	e7be      	b.n	8004816 <HAL_DMA_IRQHandler+0x42>

08004898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800489a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 800489c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800489e:	e062      	b.n	8004966 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048a0:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80048a2:	005e      	lsls	r6, r3, #1
 80048a4:	2403      	movs	r4, #3
 80048a6:	40b4      	lsls	r4, r6
 80048a8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048ac:	68cc      	ldr	r4, [r1, #12]
 80048ae:	40b4      	lsls	r4, r6
 80048b0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80048b2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048b4:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048b6:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048ba:	684c      	ldr	r4, [r1, #4]
 80048bc:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80048c0:	409c      	lsls	r4, r3
 80048c2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 80048c6:	6044      	str	r4, [r0, #4]
 80048c8:	e05e      	b.n	8004988 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048ca:	08dd      	lsrs	r5, r3, #3
 80048cc:	3508      	adds	r5, #8
 80048ce:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048d2:	f003 0407 	and.w	r4, r3, #7
 80048d6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80048da:	240f      	movs	r4, #15
 80048dc:	fa04 f40c 	lsl.w	r4, r4, ip
 80048e0:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048e4:	690c      	ldr	r4, [r1, #16]
 80048e6:	fa04 f40c 	lsl.w	r4, r4, ip
 80048ea:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80048ee:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80048f2:	e060      	b.n	80049b6 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048f4:	2405      	movs	r4, #5
 80048f6:	e000      	b.n	80048fa <HAL_GPIO_Init+0x62>
 80048f8:	2400      	movs	r4, #0
 80048fa:	fa04 f40e 	lsl.w	r4, r4, lr
 80048fe:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004900:	f10c 0c02 	add.w	ip, ip, #2
 8004904:	4d55      	ldr	r5, [pc, #340]	; (8004a5c <HAL_GPIO_Init+0x1c4>)
 8004906:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800490a:	4c55      	ldr	r4, [pc, #340]	; (8004a60 <HAL_GPIO_Init+0x1c8>)
 800490c:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800490e:	43d4      	mvns	r4, r2
 8004910:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004914:	684f      	ldr	r7, [r1, #4]
 8004916:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800491a:	d001      	beq.n	8004920 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 800491c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004920:	4d4f      	ldr	r5, [pc, #316]	; (8004a60 <HAL_GPIO_Init+0x1c8>)
 8004922:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8004924:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8004926:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800492a:	684f      	ldr	r7, [r1, #4]
 800492c:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8004930:	d001      	beq.n	8004936 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8004932:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8004936:	4d4a      	ldr	r5, [pc, #296]	; (8004a60 <HAL_GPIO_Init+0x1c8>)
 8004938:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 800493a:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800493c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004940:	684f      	ldr	r7, [r1, #4]
 8004942:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8004946:	d001      	beq.n	800494c <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8004948:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 800494c:	4d44      	ldr	r5, [pc, #272]	; (8004a60 <HAL_GPIO_Init+0x1c8>)
 800494e:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004950:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8004952:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004954:	684e      	ldr	r6, [r1, #4]
 8004956:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800495a:	d001      	beq.n	8004960 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 800495c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8004960:	4a3f      	ldr	r2, [pc, #252]	; (8004a60 <HAL_GPIO_Init+0x1c8>)
 8004962:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8004964:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004966:	680a      	ldr	r2, [r1, #0]
 8004968:	fa32 f403 	lsrs.w	r4, r2, r3
 800496c:	d074      	beq.n	8004a58 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800496e:	f04f 0c01 	mov.w	ip, #1
 8004972:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8004976:	ea1c 0202 	ands.w	r2, ip, r2
 800497a:	d0f3      	beq.n	8004964 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800497c:	684c      	ldr	r4, [r1, #4]
 800497e:	f004 0403 	and.w	r4, r4, #3
 8004982:	3c01      	subs	r4, #1
 8004984:	2c01      	cmp	r4, #1
 8004986:	d98b      	bls.n	80048a0 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004988:	684c      	ldr	r4, [r1, #4]
 800498a:	f004 0403 	and.w	r4, r4, #3
 800498e:	2c03      	cmp	r4, #3
 8004990:	d00c      	beq.n	80049ac <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8004992:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004994:	005d      	lsls	r5, r3, #1
 8004996:	f04f 0c03 	mov.w	ip, #3
 800499a:	fa0c fc05 	lsl.w	ip, ip, r5
 800499e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049a2:	688c      	ldr	r4, [r1, #8]
 80049a4:	40ac      	lsls	r4, r5
 80049a6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80049aa:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ac:	684c      	ldr	r4, [r1, #4]
 80049ae:	f004 0403 	and.w	r4, r4, #3
 80049b2:	2c02      	cmp	r4, #2
 80049b4:	d089      	beq.n	80048ca <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 80049b6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80049b8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80049bc:	f04f 0c03 	mov.w	ip, #3
 80049c0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80049c4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049c8:	684c      	ldr	r4, [r1, #4]
 80049ca:	f004 0403 	and.w	r4, r4, #3
 80049ce:	fa04 f40e 	lsl.w	r4, r4, lr
 80049d2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80049d6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049d8:	684c      	ldr	r4, [r1, #4]
 80049da:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80049de:	d0c1      	beq.n	8004964 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049e0:	4c20      	ldr	r4, [pc, #128]	; (8004a64 <HAL_GPIO_Init+0x1cc>)
 80049e2:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80049e4:	f045 0501 	orr.w	r5, r5, #1
 80049e8:	6625      	str	r5, [r4, #96]	; 0x60
 80049ea:	6e24      	ldr	r4, [r4, #96]	; 0x60
 80049ec:	f004 0401 	and.w	r4, r4, #1
 80049f0:	9401      	str	r4, [sp, #4]
 80049f2:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80049f4:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80049f8:	f10c 0502 	add.w	r5, ip, #2
 80049fc:	4c17      	ldr	r4, [pc, #92]	; (8004a5c <HAL_GPIO_Init+0x1c4>)
 80049fe:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a02:	f003 0403 	and.w	r4, r3, #3
 8004a06:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004a0a:	240f      	movs	r4, #15
 8004a0c:	fa04 f40e 	lsl.w	r4, r4, lr
 8004a10:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a14:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004a18:	f43f af6e 	beq.w	80048f8 <HAL_GPIO_Init+0x60>
 8004a1c:	4c12      	ldr	r4, [pc, #72]	; (8004a68 <HAL_GPIO_Init+0x1d0>)
 8004a1e:	42a0      	cmp	r0, r4
 8004a20:	d012      	beq.n	8004a48 <HAL_GPIO_Init+0x1b0>
 8004a22:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a26:	42a0      	cmp	r0, r4
 8004a28:	d010      	beq.n	8004a4c <HAL_GPIO_Init+0x1b4>
 8004a2a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a2e:	42a0      	cmp	r0, r4
 8004a30:	d00e      	beq.n	8004a50 <HAL_GPIO_Init+0x1b8>
 8004a32:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a36:	42a0      	cmp	r0, r4
 8004a38:	d00c      	beq.n	8004a54 <HAL_GPIO_Init+0x1bc>
 8004a3a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004a3e:	42a0      	cmp	r0, r4
 8004a40:	f43f af58 	beq.w	80048f4 <HAL_GPIO_Init+0x5c>
 8004a44:	2406      	movs	r4, #6
 8004a46:	e758      	b.n	80048fa <HAL_GPIO_Init+0x62>
 8004a48:	2401      	movs	r4, #1
 8004a4a:	e756      	b.n	80048fa <HAL_GPIO_Init+0x62>
 8004a4c:	2402      	movs	r4, #2
 8004a4e:	e754      	b.n	80048fa <HAL_GPIO_Init+0x62>
 8004a50:	2403      	movs	r4, #3
 8004a52:	e752      	b.n	80048fa <HAL_GPIO_Init+0x62>
 8004a54:	2404      	movs	r4, #4
 8004a56:	e750      	b.n	80048fa <HAL_GPIO_Init+0x62>
  }
}
 8004a58:	b003      	add	sp, #12
 8004a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a5c:	40010000 	.word	0x40010000
 8004a60:	40010400 	.word	0x40010400
 8004a64:	40021000 	.word	0x40021000
 8004a68:	48000400 	.word	0x48000400

08004a6c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004a6c:	6903      	ldr	r3, [r0, #16]
 8004a6e:	4219      	tst	r1, r3
 8004a70:	d001      	beq.n	8004a76 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8004a72:	2001      	movs	r0, #1
 8004a74:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a76:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004a78:	4770      	bx	lr

08004a7a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a7a:	b10a      	cbz	r2, 8004a80 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a7c:	6181      	str	r1, [r0, #24]
 8004a7e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a80:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004a82:	4770      	bx	lr

08004a84 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a84:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a86:	ea01 0203 	and.w	r2, r1, r3
 8004a8a:	ea21 0103 	bic.w	r1, r1, r3
 8004a8e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004a92:	6181      	str	r1, [r0, #24]
}
 8004a94:	4770      	bx	lr

08004a96 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a96:	4770      	bx	lr

08004a98 <HAL_GPIO_EXTI_IRQHandler>:
{
 8004a98:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a9a:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	4203      	tst	r3, r0
 8004aa0:	d100      	bne.n	8004aa4 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8004aa2:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aa4:	4b02      	ldr	r3, [pc, #8]	; (8004ab0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004aa6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004aa8:	f7ff fff5 	bl	8004a96 <HAL_GPIO_EXTI_Callback>
}
 8004aac:	e7f9      	b.n	8004aa2 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8004aae:	bf00      	nop
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004ab4:	2800      	cmp	r0, #0
 8004ab6:	d136      	bne.n	8004b26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ab8:	4b3e      	ldr	r3, [pc, #248]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ac0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac4:	d008      	beq.n	8004ad8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ac6:	4a3b      	ldr	r2, [pc, #236]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004ac8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004acc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ad0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ad8:	4a36      	ldr	r2, [pc, #216]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004ada:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004ade:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ae2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ae6:	6813      	ldr	r3, [r2, #0]
 8004ae8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004aec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004af0:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004af2:	4b31      	ldr	r3, [pc, #196]	; (8004bb8 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2232      	movs	r2, #50	; 0x32
 8004af8:	fb02 f303 	mul.w	r3, r2, r3
 8004afc:	4a2f      	ldr	r2, [pc, #188]	; (8004bbc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004afe:	fba2 2303 	umull	r2, r3, r2, r3
 8004b02:	0c9b      	lsrs	r3, r3, #18
 8004b04:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b06:	e000      	b.n	8004b0a <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8004b08:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b0a:	4a2a      	ldr	r2, [pc, #168]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b0c:	6952      	ldr	r2, [r2, #20]
 8004b0e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004b12:	d001      	beq.n	8004b18 <HAL_PWREx_ControlVoltageScaling+0x64>
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1f7      	bne.n	8004b08 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b18:	4b26      	ldr	r3, [pc, #152]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004b20:	d144      	bne.n	8004bac <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8004b22:	2000      	movs	r0, #0
 8004b24:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b26:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004b2a:	d008      	beq.n	8004b3e <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b2c:	4a21      	ldr	r2, [pc, #132]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b2e:	6813      	ldr	r3, [r2, #0]
 8004b30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b34:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b38:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b3e:	4b1d      	ldr	r3, [pc, #116]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b4a:	d008      	beq.n	8004b5e <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b4c:	4a19      	ldr	r2, [pc, #100]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b4e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004b52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b56:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8004b5a:	2000      	movs	r0, #0
 8004b5c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b5e:	4a15      	ldr	r2, [pc, #84]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b60:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b6c:	6813      	ldr	r3, [r2, #0]
 8004b6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b76:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b78:	4b0f      	ldr	r3, [pc, #60]	; (8004bb8 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2232      	movs	r2, #50	; 0x32
 8004b7e:	fb02 f303 	mul.w	r3, r2, r3
 8004b82:	4a0e      	ldr	r2, [pc, #56]	; (8004bbc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004b84:	fba2 2303 	umull	r2, r3, r2, r3
 8004b88:	0c9b      	lsrs	r3, r3, #18
 8004b8a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b8c:	e000      	b.n	8004b90 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8004b8e:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b90:	4a08      	ldr	r2, [pc, #32]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004b92:	6952      	ldr	r2, [r2, #20]
 8004b94:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004b98:	d001      	beq.n	8004b9e <HAL_PWREx_ControlVoltageScaling+0xea>
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f7      	bne.n	8004b8e <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b9e:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004ba6:	d103      	bne.n	8004bb0 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8004ba8:	2000      	movs	r0, #0
 8004baa:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004bac:	2003      	movs	r0, #3
 8004bae:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004bb0:	2003      	movs	r0, #3
}
 8004bb2:	4770      	bx	lr
 8004bb4:	40007000 	.word	0x40007000
 8004bb8:	20000000 	.word	0x20000000
 8004bbc:	431bde83 	.word	0x431bde83

08004bc0 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004bc0:	4a02      	ldr	r2, [pc, #8]	; (8004bcc <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8004bc2:	6893      	ldr	r3, [r2, #8]
 8004bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bc8:	6093      	str	r3, [r2, #8]
}
 8004bca:	4770      	bx	lr
 8004bcc:	40007000 	.word	0x40007000

08004bd0 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bd0:	4b12      	ldr	r3, [pc, #72]	; (8004c1c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bd8:	68d8      	ldr	r0, [r3, #12]
 8004bda:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8004bde:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8004be0:	2a03      	cmp	r2, #3
 8004be2:	d011      	beq.n	8004c08 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004be4:	480e      	ldr	r0, [pc, #56]	; (8004c20 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8004be6:	fbb0 f0f3 	udiv	r0, r0, r3
 8004bea:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8004bf2:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004bf6:	4b09      	ldr	r3, [pc, #36]	; (8004c1c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004bfe:	3301      	adds	r3, #1
 8004c00:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8004c02:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c06:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c08:	4806      	ldr	r0, [pc, #24]	; (8004c24 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8004c0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8004c0e:	4b03      	ldr	r3, [pc, #12]	; (8004c1c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8004c16:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8004c1a:	e7ec      	b.n	8004bf6 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	00f42400 	.word	0x00f42400
 8004c24:	016e3600 	.word	0x016e3600

08004c28 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	f000 8254 	beq.w	80050d6 <HAL_RCC_OscConfig+0x4ae>
{
 8004c2e:	b570      	push	{r4, r5, r6, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c34:	6803      	ldr	r3, [r0, #0]
 8004c36:	f013 0f01 	tst.w	r3, #1
 8004c3a:	d037      	beq.n	8004cac <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c3c:	4aa4      	ldr	r2, [pc, #656]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004c3e:	6893      	ldr	r3, [r2, #8]
 8004c40:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c44:	68d2      	ldr	r2, [r2, #12]
 8004c46:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004c4a:	2b0c      	cmp	r3, #12
 8004c4c:	d023      	beq.n	8004c96 <HAL_RCC_OscConfig+0x6e>
 8004c4e:	2b08      	cmp	r3, #8
 8004c50:	d023      	beq.n	8004c9a <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c52:	6863      	ldr	r3, [r4, #4]
 8004c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c58:	d04e      	beq.n	8004cf8 <HAL_RCC_OscConfig+0xd0>
 8004c5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c5e:	d051      	beq.n	8004d04 <HAL_RCC_OscConfig+0xdc>
 8004c60:	4b9b      	ldr	r3, [pc, #620]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c70:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c72:	6863      	ldr	r3, [r4, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d052      	beq.n	8004d1e <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8004c78:	f7fd ff32 	bl	8002ae0 <HAL_GetTick>
 8004c7c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c7e:	4b94      	ldr	r3, [pc, #592]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004c86:	d111      	bne.n	8004cac <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c88:	f7fd ff2a 	bl	8002ae0 <HAL_GetTick>
 8004c8c:	1b40      	subs	r0, r0, r5
 8004c8e:	2864      	cmp	r0, #100	; 0x64
 8004c90:	d9f5      	bls.n	8004c7e <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8004c92:	2003      	movs	r0, #3
 8004c94:	e228      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004c96:	2a03      	cmp	r2, #3
 8004c98:	d1d9      	bne.n	8004c4e <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c9a:	4b8d      	ldr	r3, [pc, #564]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004ca2:	d003      	beq.n	8004cac <HAL_RCC_OscConfig+0x84>
 8004ca4:	6863      	ldr	r3, [r4, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 8217 	beq.w	80050da <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	f013 0f02 	tst.w	r3, #2
 8004cb2:	d05d      	beq.n	8004d70 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cb4:	4a86      	ldr	r2, [pc, #536]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004cb6:	6893      	ldr	r3, [r2, #8]
 8004cb8:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cbc:	68d2      	ldr	r2, [r2, #12]
 8004cbe:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004cc2:	2b0c      	cmp	r3, #12
 8004cc4:	d03a      	beq.n	8004d3c <HAL_RCC_OscConfig+0x114>
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d03a      	beq.n	8004d40 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cca:	68e3      	ldr	r3, [r4, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d075      	beq.n	8004dbc <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8004cd0:	4a7f      	ldr	r2, [pc, #508]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004cda:	f7fd ff01 	bl	8002ae0 <HAL_GetTick>
 8004cde:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ce0:	4b7b      	ldr	r3, [pc, #492]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004ce8:	d15f      	bne.n	8004daa <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cea:	f7fd fef9 	bl	8002ae0 <HAL_GetTick>
 8004cee:	1b40      	subs	r0, r0, r5
 8004cf0:	2802      	cmp	r0, #2
 8004cf2:	d9f5      	bls.n	8004ce0 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8004cf4:	2003      	movs	r0, #3
 8004cf6:	e1f7      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cf8:	4a75      	ldr	r2, [pc, #468]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004cfa:	6813      	ldr	r3, [r2, #0]
 8004cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	e7b6      	b.n	8004c72 <HAL_RCC_OscConfig+0x4a>
 8004d04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d08:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	e7a9      	b.n	8004c72 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8004d1e:	f7fd fedf 	bl	8002ae0 <HAL_GetTick>
 8004d22:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d24:	4b6a      	ldr	r3, [pc, #424]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004d2c:	d0be      	beq.n	8004cac <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d2e:	f7fd fed7 	bl	8002ae0 <HAL_GetTick>
 8004d32:	1b40      	subs	r0, r0, r5
 8004d34:	2864      	cmp	r0, #100	; 0x64
 8004d36:	d9f5      	bls.n	8004d24 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8004d38:	2003      	movs	r0, #3
 8004d3a:	e1d5      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004d3c:	2a02      	cmp	r2, #2
 8004d3e:	d1c2      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d40:	4b63      	ldr	r3, [pc, #396]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d48:	d003      	beq.n	8004d52 <HAL_RCC_OscConfig+0x12a>
 8004d4a:	68e3      	ldr	r3, [r4, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 81c6 	beq.w	80050de <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d52:	4a5f      	ldr	r2, [pc, #380]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004d54:	6853      	ldr	r3, [r2, #4]
 8004d56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004d5a:	6921      	ldr	r1, [r4, #16]
 8004d5c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004d60:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d62:	4b5c      	ldr	r3, [pc, #368]	; (8004ed4 <HAL_RCC_OscConfig+0x2ac>)
 8004d64:	6818      	ldr	r0, [r3, #0]
 8004d66:	f7fd fe77 	bl	8002a58 <HAL_InitTick>
 8004d6a:	2800      	cmp	r0, #0
 8004d6c:	f040 81b9 	bne.w	80050e2 <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	f013 0f08 	tst.w	r3, #8
 8004d76:	d04c      	beq.n	8004e12 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d78:	6963      	ldr	r3, [r4, #20]
 8004d7a:	b39b      	cbz	r3, 8004de4 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8004d7c:	4a54      	ldr	r2, [pc, #336]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004d7e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004d82:	f043 0301 	orr.w	r3, r3, #1
 8004d86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004d8a:	f7fd fea9 	bl	8002ae0 <HAL_GetTick>
 8004d8e:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d90:	4b4f      	ldr	r3, [pc, #316]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d96:	f013 0f02 	tst.w	r3, #2
 8004d9a:	d13a      	bne.n	8004e12 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d9c:	f7fd fea0 	bl	8002ae0 <HAL_GetTick>
 8004da0:	1b40      	subs	r0, r0, r5
 8004da2:	2802      	cmp	r0, #2
 8004da4:	d9f4      	bls.n	8004d90 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8004da6:	2003      	movs	r0, #3
 8004da8:	e19e      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004daa:	4a49      	ldr	r2, [pc, #292]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004dac:	6853      	ldr	r3, [r2, #4]
 8004dae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004db2:	6921      	ldr	r1, [r4, #16]
 8004db4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004db8:	6053      	str	r3, [r2, #4]
 8004dba:	e7d9      	b.n	8004d70 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8004dbc:	4a44      	ldr	r2, [pc, #272]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004dbe:	6813      	ldr	r3, [r2, #0]
 8004dc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004dc6:	f7fd fe8b 	bl	8002ae0 <HAL_GetTick>
 8004dca:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dcc:	4b40      	ldr	r3, [pc, #256]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004dd4:	d0cc      	beq.n	8004d70 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd6:	f7fd fe83 	bl	8002ae0 <HAL_GetTick>
 8004dda:	1b40      	subs	r0, r0, r5
 8004ddc:	2802      	cmp	r0, #2
 8004dde:	d9f5      	bls.n	8004dcc <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8004de0:	2003      	movs	r0, #3
 8004de2:	e181      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 8004de4:	4a3a      	ldr	r2, [pc, #232]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004de6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004dea:	f023 0301 	bic.w	r3, r3, #1
 8004dee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004df2:	f7fd fe75 	bl	8002ae0 <HAL_GetTick>
 8004df6:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004df8:	4b35      	ldr	r3, [pc, #212]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dfe:	f013 0f02 	tst.w	r3, #2
 8004e02:	d006      	beq.n	8004e12 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e04:	f7fd fe6c 	bl	8002ae0 <HAL_GetTick>
 8004e08:	1b40      	subs	r0, r0, r5
 8004e0a:	2802      	cmp	r0, #2
 8004e0c:	d9f4      	bls.n	8004df8 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8004e0e:	2003      	movs	r0, #3
 8004e10:	e16a      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	f013 0f04 	tst.w	r3, #4
 8004e18:	f000 8081 	beq.w	8004f1e <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e1c:	4b2c      	ldr	r3, [pc, #176]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e20:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004e24:	d136      	bne.n	8004e94 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e26:	4b2a      	ldr	r3, [pc, #168]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004e28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e2e:	659a      	str	r2, [r3, #88]	; 0x58
 8004e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e36:	9301      	str	r3, [sp, #4]
 8004e38:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004e3a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e3c:	4b26      	ldr	r3, [pc, #152]	; (8004ed8 <HAL_RCC_OscConfig+0x2b0>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004e44:	d028      	beq.n	8004e98 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e46:	68a3      	ldr	r3, [r4, #8]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d039      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x298>
 8004e4c:	2b05      	cmp	r3, #5
 8004e4e:	d045      	beq.n	8004edc <HAL_RCC_OscConfig+0x2b4>
 8004e50:	4b1f      	ldr	r3, [pc, #124]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004e52:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e56:	f022 0201 	bic.w	r2, r2, #1
 8004e5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004e5e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e62:	f022 0204 	bic.w	r2, r2, #4
 8004e66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e6a:	68a3      	ldr	r3, [r4, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d043      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8004e70:	f7fd fe36 	bl	8002ae0 <HAL_GetTick>
 8004e74:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e76:	4b16      	ldr	r3, [pc, #88]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7c:	f013 0f02 	tst.w	r3, #2
 8004e80:	d14c      	bne.n	8004f1c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e82:	f7fd fe2d 	bl	8002ae0 <HAL_GetTick>
 8004e86:	1b80      	subs	r0, r0, r6
 8004e88:	f241 3388 	movw	r3, #5000	; 0x1388
 8004e8c:	4298      	cmp	r0, r3
 8004e8e:	d9f2      	bls.n	8004e76 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8004e90:	2003      	movs	r0, #3
 8004e92:	e129      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 8004e94:	2500      	movs	r5, #0
 8004e96:	e7d1      	b.n	8004e3c <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e98:	4a0f      	ldr	r2, [pc, #60]	; (8004ed8 <HAL_RCC_OscConfig+0x2b0>)
 8004e9a:	6813      	ldr	r3, [r2, #0]
 8004e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004ea2:	f7fd fe1d 	bl	8002ae0 <HAL_GetTick>
 8004ea6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_RCC_OscConfig+0x2b0>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004eb0:	d1c9      	bne.n	8004e46 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb2:	f7fd fe15 	bl	8002ae0 <HAL_GetTick>
 8004eb6:	1b80      	subs	r0, r0, r6
 8004eb8:	2802      	cmp	r0, #2
 8004eba:	d9f5      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8004ebc:	2003      	movs	r0, #3
 8004ebe:	e113      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec0:	4a03      	ldr	r2, [pc, #12]	; (8004ed0 <HAL_RCC_OscConfig+0x2a8>)
 8004ec2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004ec6:	f043 0301 	orr.w	r3, r3, #1
 8004eca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ece:	e7cc      	b.n	8004e6a <HAL_RCC_OscConfig+0x242>
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	20000008 	.word	0x20000008
 8004ed8:	40007000 	.word	0x40007000
 8004edc:	4b8a      	ldr	r3, [pc, #552]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004ede:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ee2:	f042 0204 	orr.w	r2, r2, #4
 8004ee6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004eea:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004ef6:	e7b8      	b.n	8004e6a <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8004ef8:	f7fd fdf2 	bl	8002ae0 <HAL_GetTick>
 8004efc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004efe:	4b82      	ldr	r3, [pc, #520]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f04:	f013 0f02 	tst.w	r3, #2
 8004f08:	d008      	beq.n	8004f1c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0a:	f7fd fde9 	bl	8002ae0 <HAL_GetTick>
 8004f0e:	1b80      	subs	r0, r0, r6
 8004f10:	f241 3388 	movw	r3, #5000	; 0x1388
 8004f14:	4298      	cmp	r0, r3
 8004f16:	d9f2      	bls.n	8004efe <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8004f18:	2003      	movs	r0, #3
 8004f1a:	e0e5      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 8004f1c:	b9e5      	cbnz	r5, 8004f58 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	f013 0f20 	tst.w	r3, #32
 8004f24:	d035      	beq.n	8004f92 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f26:	69a3      	ldr	r3, [r4, #24]
 8004f28:	b1e3      	cbz	r3, 8004f64 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8004f2a:	4a77      	ldr	r2, [pc, #476]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f2c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004f30:	f043 0301 	orr.w	r3, r3, #1
 8004f34:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004f38:	f7fd fdd2 	bl	8002ae0 <HAL_GetTick>
 8004f3c:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f3e:	4b72      	ldr	r3, [pc, #456]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f44:	f013 0f02 	tst.w	r3, #2
 8004f48:	d123      	bne.n	8004f92 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f4a:	f7fd fdc9 	bl	8002ae0 <HAL_GetTick>
 8004f4e:	1b40      	subs	r0, r0, r5
 8004f50:	2802      	cmp	r0, #2
 8004f52:	d9f4      	bls.n	8004f3e <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8004f54:	2003      	movs	r0, #3
 8004f56:	e0c7      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f58:	4a6b      	ldr	r2, [pc, #428]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f5a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004f5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f60:	6593      	str	r3, [r2, #88]	; 0x58
 8004f62:	e7dc      	b.n	8004f1e <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8004f64:	4a68      	ldr	r2, [pc, #416]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f66:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004f6a:	f023 0301 	bic.w	r3, r3, #1
 8004f6e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004f72:	f7fd fdb5 	bl	8002ae0 <HAL_GetTick>
 8004f76:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f78:	4b63      	ldr	r3, [pc, #396]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f7e:	f013 0f02 	tst.w	r3, #2
 8004f82:	d006      	beq.n	8004f92 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f84:	f7fd fdac 	bl	8002ae0 <HAL_GetTick>
 8004f88:	1b40      	subs	r0, r0, r5
 8004f8a:	2802      	cmp	r0, #2
 8004f8c:	d9f4      	bls.n	8004f78 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8004f8e:	2003      	movs	r0, #3
 8004f90:	e0aa      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f92:	69e3      	ldr	r3, [r4, #28]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f000 80a6 	beq.w	80050e6 <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f9a:	4a5b      	ldr	r2, [pc, #364]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004f9c:	6892      	ldr	r2, [r2, #8]
 8004f9e:	f002 020c 	and.w	r2, r2, #12
 8004fa2:	2a0c      	cmp	r2, #12
 8004fa4:	d069      	beq.n	800507a <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d01d      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 8004faa:	4b57      	ldr	r3, [pc, #348]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004fb2:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004fb4:	68da      	ldr	r2, [r3, #12]
 8004fb6:	f022 0203 	bic.w	r2, r2, #3
 8004fba:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8004fc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004fc6:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8004fc8:	f7fd fd8a 	bl	8002ae0 <HAL_GetTick>
 8004fcc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fce:	4b4e      	ldr	r3, [pc, #312]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004fd6:	d04e      	beq.n	8005076 <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd8:	f7fd fd82 	bl	8002ae0 <HAL_GetTick>
 8004fdc:	1b00      	subs	r0, r0, r4
 8004fde:	2802      	cmp	r0, #2
 8004fe0:	d9f5      	bls.n	8004fce <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 8004fe2:	2003      	movs	r0, #3
 8004fe4:	e080      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 8004fe6:	4a48      	ldr	r2, [pc, #288]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004fe8:	6813      	ldr	r3, [r2, #0]
 8004fea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004ff0:	f7fd fd76 	bl	8002ae0 <HAL_GetTick>
 8004ff4:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ff6:	4b44      	ldr	r3, [pc, #272]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004ffe:	d006      	beq.n	800500e <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005000:	f7fd fd6e 	bl	8002ae0 <HAL_GetTick>
 8005004:	1b40      	subs	r0, r0, r5
 8005006:	2802      	cmp	r0, #2
 8005008:	d9f5      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 800500a:	2003      	movs	r0, #3
 800500c:	e06c      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800500e:	4a3e      	ldr	r2, [pc, #248]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8005010:	68d3      	ldr	r3, [r2, #12]
 8005012:	493e      	ldr	r1, [pc, #248]	; (800510c <HAL_RCC_OscConfig+0x4e4>)
 8005014:	4019      	ands	r1, r3
 8005016:	6a23      	ldr	r3, [r4, #32]
 8005018:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800501a:	3801      	subs	r0, #1
 800501c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005020:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005022:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005026:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005028:	0840      	lsrs	r0, r0, #1
 800502a:	3801      	subs	r0, #1
 800502c:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8005030:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005032:	0840      	lsrs	r0, r0, #1
 8005034:	3801      	subs	r0, #1
 8005036:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800503a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800503c:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8005040:	430b      	orrs	r3, r1
 8005042:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8005044:	6813      	ldr	r3, [r2, #0]
 8005046:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800504a:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800504c:	68d3      	ldr	r3, [r2, #12]
 800504e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005052:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8005054:	f7fd fd44 	bl	8002ae0 <HAL_GetTick>
 8005058:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800505a:	4b2b      	ldr	r3, [pc, #172]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005062:	d106      	bne.n	8005072 <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005064:	f7fd fd3c 	bl	8002ae0 <HAL_GetTick>
 8005068:	1b00      	subs	r0, r0, r4
 800506a:	2802      	cmp	r0, #2
 800506c:	d9f5      	bls.n	800505a <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 800506e:	2003      	movs	r0, #3
 8005070:	e03a      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8005072:	2000      	movs	r0, #0
 8005074:	e038      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 8005076:	2000      	movs	r0, #0
 8005078:	e036      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800507a:	2b01      	cmp	r3, #1
 800507c:	d036      	beq.n	80050ec <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 800507e:	4b22      	ldr	r3, [pc, #136]	; (8005108 <HAL_RCC_OscConfig+0x4e0>)
 8005080:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005082:	f003 0103 	and.w	r1, r3, #3
 8005086:	6a22      	ldr	r2, [r4, #32]
 8005088:	4291      	cmp	r1, r2
 800508a:	d131      	bne.n	80050f0 <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800508c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005090:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005092:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005094:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005098:	d12c      	bne.n	80050f4 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800509a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800509e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050a0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80050a4:	d128      	bne.n	80050f8 <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050a6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80050aa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80050ac:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80050b0:	d124      	bne.n	80050fc <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050b2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80050b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80050b8:	0852      	lsrs	r2, r2, #1
 80050ba:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050bc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80050c0:	d11e      	bne.n	8005100 <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80050c2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80050c6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80050c8:	0852      	lsrs	r2, r2, #1
 80050ca:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050cc:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80050d0:	d118      	bne.n	8005104 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 80050d2:	2000      	movs	r0, #0
 80050d4:	e008      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 80050d6:	2001      	movs	r0, #1
}
 80050d8:	4770      	bx	lr
        return HAL_ERROR;
 80050da:	2001      	movs	r0, #1
 80050dc:	e004      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80050de:	2001      	movs	r0, #1
 80050e0:	e002      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 80050e2:	2001      	movs	r0, #1
 80050e4:	e000      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 80050e6:	2000      	movs	r0, #0
}
 80050e8:	b002      	add	sp, #8
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80050ec:	2001      	movs	r0, #1
 80050ee:	e7fb      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80050f0:	2001      	movs	r0, #1
 80050f2:	e7f9      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 80050f4:	2001      	movs	r0, #1
 80050f6:	e7f7      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 80050f8:	2001      	movs	r0, #1
 80050fa:	e7f5      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 80050fc:	2001      	movs	r0, #1
 80050fe:	e7f3      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 8005100:	2001      	movs	r0, #1
 8005102:	e7f1      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 8005104:	2001      	movs	r0, #1
 8005106:	e7ef      	b.n	80050e8 <HAL_RCC_OscConfig+0x4c0>
 8005108:	40021000 	.word	0x40021000
 800510c:	019f800c 	.word	0x019f800c

08005110 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005110:	4b1e      	ldr	r3, [pc, #120]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f003 030c 	and.w	r3, r3, #12
 8005118:	2b04      	cmp	r3, #4
 800511a:	d033      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800511c:	4b1b      	ldr	r3, [pc, #108]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 030c 	and.w	r3, r3, #12
 8005124:	2b08      	cmp	r3, #8
 8005126:	d02f      	beq.n	8005188 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005128:	4b18      	ldr	r3, [pc, #96]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 030c 	and.w	r3, r3, #12
 8005130:	2b0c      	cmp	r3, #12
 8005132:	d001      	beq.n	8005138 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8005134:	2000      	movs	r0, #0
}
 8005136:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005138:	4b14      	ldr	r3, [pc, #80]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 800513a:	68da      	ldr	r2, [r3, #12]
 800513c:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005140:	68d8      	ldr	r0, [r3, #12]
 8005142:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8005146:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 8005148:	2a03      	cmp	r2, #3
 800514a:	d011      	beq.n	8005170 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800514c:	4810      	ldr	r0, [pc, #64]	; (8005190 <HAL_RCC_GetSysClockFreq+0x80>)
 800514e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005152:	4b0e      	ldr	r3, [pc, #56]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800515a:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800515e:	4b0b      	ldr	r3, [pc, #44]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005166:	3301      	adds	r3, #1
 8005168:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800516a:	fbb0 f0f3 	udiv	r0, r0, r3
 800516e:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005170:	4808      	ldr	r0, [pc, #32]	; (8005194 <HAL_RCC_GetSysClockFreq+0x84>)
 8005172:	fbb0 f0f3 	udiv	r0, r0, r3
 8005176:	4b05      	ldr	r3, [pc, #20]	; (800518c <HAL_RCC_GetSysClockFreq+0x7c>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800517e:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8005182:	e7ec      	b.n	800515e <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8005184:	4802      	ldr	r0, [pc, #8]	; (8005190 <HAL_RCC_GetSysClockFreq+0x80>)
 8005186:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005188:	4802      	ldr	r0, [pc, #8]	; (8005194 <HAL_RCC_GetSysClockFreq+0x84>)
 800518a:	4770      	bx	lr
 800518c:	40021000 	.word	0x40021000
 8005190:	00f42400 	.word	0x00f42400
 8005194:	016e3600 	.word	0x016e3600

08005198 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005198:	2800      	cmp	r0, #0
 800519a:	f000 80e6 	beq.w	800536a <HAL_RCC_ClockConfig+0x1d2>
{
 800519e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a0:	460c      	mov	r4, r1
 80051a2:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a4:	4b74      	ldr	r3, [pc, #464]	; (8005378 <HAL_RCC_ClockConfig+0x1e0>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 030f 	and.w	r3, r3, #15
 80051ac:	428b      	cmp	r3, r1
 80051ae:	d20b      	bcs.n	80051c8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b0:	4a71      	ldr	r2, [pc, #452]	; (8005378 <HAL_RCC_ClockConfig+0x1e0>)
 80051b2:	6813      	ldr	r3, [r2, #0]
 80051b4:	f023 030f 	bic.w	r3, r3, #15
 80051b8:	430b      	orrs	r3, r1
 80051ba:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051bc:	6813      	ldr	r3, [r2, #0]
 80051be:	f003 030f 	and.w	r3, r3, #15
 80051c2:	428b      	cmp	r3, r1
 80051c4:	f040 80d3 	bne.w	800536e <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051c8:	682e      	ldr	r6, [r5, #0]
 80051ca:	f016 0601 	ands.w	r6, r6, #1
 80051ce:	d05f      	beq.n	8005290 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051d0:	686b      	ldr	r3, [r5, #4]
 80051d2:	2b03      	cmp	r3, #3
 80051d4:	d02f      	beq.n	8005236 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d04d      	beq.n	8005276 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051da:	4b68      	ldr	r3, [pc, #416]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80051e2:	f000 80c6 	beq.w	8005372 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80051e6:	f7ff ff93 	bl	8005110 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80051ea:	4b65      	ldr	r3, [pc, #404]	; (8005380 <HAL_RCC_ClockConfig+0x1e8>)
 80051ec:	4298      	cmp	r0, r3
 80051ee:	d94d      	bls.n	800528c <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80051f0:	4a62      	ldr	r2, [pc, #392]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80051f2:	6893      	ldr	r3, [r2, #8]
 80051f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80051fe:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005200:	4a5e      	ldr	r2, [pc, #376]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005202:	6893      	ldr	r3, [r2, #8]
 8005204:	f023 0303 	bic.w	r3, r3, #3
 8005208:	6869      	ldr	r1, [r5, #4]
 800520a:	430b      	orrs	r3, r1
 800520c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800520e:	f7fd fc67 	bl	8002ae0 <HAL_GetTick>
 8005212:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005214:	4b59      	ldr	r3, [pc, #356]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	686a      	ldr	r2, [r5, #4]
 800521e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005222:	d035      	beq.n	8005290 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005224:	f7fd fc5c 	bl	8002ae0 <HAL_GetTick>
 8005228:	1bc0      	subs	r0, r0, r7
 800522a:	f241 3388 	movw	r3, #5000	; 0x1388
 800522e:	4298      	cmp	r0, r3
 8005230:	d9f0      	bls.n	8005214 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8005232:	2003      	movs	r0, #3
 8005234:	e078      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005236:	4b51      	ldr	r3, [pc, #324]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800523e:	d101      	bne.n	8005244 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8005240:	2001      	movs	r0, #1
 8005242:	e071      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005244:	f7ff fcc4 	bl	8004bd0 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8005248:	4b4d      	ldr	r3, [pc, #308]	; (8005380 <HAL_RCC_ClockConfig+0x1e8>)
 800524a:	4298      	cmp	r0, r3
 800524c:	d91a      	bls.n	8005284 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800524e:	4b4b      	ldr	r3, [pc, #300]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8005256:	d005      	beq.n	8005264 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005258:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800525a:	f016 0602 	ands.w	r6, r6, #2
 800525e:	d0cf      	beq.n	8005200 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005260:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005262:	b98b      	cbnz	r3, 8005288 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005264:	4a45      	ldr	r2, [pc, #276]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005266:	6893      	ldr	r3, [r2, #8]
 8005268:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800526c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005270:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005272:	2680      	movs	r6, #128	; 0x80
 8005274:	e7c4      	b.n	8005200 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005276:	4b41      	ldr	r3, [pc, #260]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800527e:	d1b2      	bne.n	80051e6 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8005280:	2001      	movs	r0, #1
 8005282:	e051      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005284:	2600      	movs	r6, #0
 8005286:	e7bb      	b.n	8005200 <HAL_RCC_ClockConfig+0x68>
 8005288:	2600      	movs	r6, #0
 800528a:	e7b9      	b.n	8005200 <HAL_RCC_ClockConfig+0x68>
 800528c:	2600      	movs	r6, #0
 800528e:	e7b7      	b.n	8005200 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005290:	682b      	ldr	r3, [r5, #0]
 8005292:	f013 0f02 	tst.w	r3, #2
 8005296:	d048      	beq.n	800532a <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005298:	f013 0f04 	tst.w	r3, #4
 800529c:	d004      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800529e:	4a37      	ldr	r2, [pc, #220]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80052a0:	6893      	ldr	r3, [r2, #8]
 80052a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80052a6:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052a8:	682b      	ldr	r3, [r5, #0]
 80052aa:	f013 0f08 	tst.w	r3, #8
 80052ae:	d006      	beq.n	80052be <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80052b0:	4a32      	ldr	r2, [pc, #200]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80052b2:	6893      	ldr	r3, [r2, #8]
 80052b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80052b8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80052bc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052be:	4a2f      	ldr	r2, [pc, #188]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80052c0:	6893      	ldr	r3, [r2, #8]
 80052c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052c6:	68a9      	ldr	r1, [r5, #8]
 80052c8:	430b      	orrs	r3, r1
 80052ca:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052cc:	4b2a      	ldr	r3, [pc, #168]	; (8005378 <HAL_RCC_ClockConfig+0x1e0>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 030f 	and.w	r3, r3, #15
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	d830      	bhi.n	800533a <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d8:	682b      	ldr	r3, [r5, #0]
 80052da:	f013 0f04 	tst.w	r3, #4
 80052de:	d006      	beq.n	80052ee <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e0:	4a26      	ldr	r2, [pc, #152]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80052e2:	6893      	ldr	r3, [r2, #8]
 80052e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80052e8:	68e9      	ldr	r1, [r5, #12]
 80052ea:	430b      	orrs	r3, r1
 80052ec:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ee:	682b      	ldr	r3, [r5, #0]
 80052f0:	f013 0f08 	tst.w	r3, #8
 80052f4:	d007      	beq.n	8005306 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052f6:	4a21      	ldr	r2, [pc, #132]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 80052f8:	6893      	ldr	r3, [r2, #8]
 80052fa:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80052fe:	6929      	ldr	r1, [r5, #16]
 8005300:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005304:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005306:	f7ff ff03 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800530a:	4b1c      	ldr	r3, [pc, #112]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005312:	4a1c      	ldr	r2, [pc, #112]	; (8005384 <HAL_RCC_ClockConfig+0x1ec>)
 8005314:	5cd3      	ldrb	r3, [r2, r3]
 8005316:	f003 031f 	and.w	r3, r3, #31
 800531a:	40d8      	lsrs	r0, r3
 800531c:	4b1a      	ldr	r3, [pc, #104]	; (8005388 <HAL_RCC_ClockConfig+0x1f0>)
 800531e:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8005320:	4b1a      	ldr	r3, [pc, #104]	; (800538c <HAL_RCC_ClockConfig+0x1f4>)
 8005322:	6818      	ldr	r0, [r3, #0]
 8005324:	f7fd fb98 	bl	8002a58 <HAL_InitTick>
}
 8005328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 800532a:	2e80      	cmp	r6, #128	; 0x80
 800532c:	d1ce      	bne.n	80052cc <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800532e:	4a13      	ldr	r2, [pc, #76]	; (800537c <HAL_RCC_ClockConfig+0x1e4>)
 8005330:	6893      	ldr	r3, [r2, #8]
 8005332:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005336:	6093      	str	r3, [r2, #8]
 8005338:	e7c8      	b.n	80052cc <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800533a:	4a0f      	ldr	r2, [pc, #60]	; (8005378 <HAL_RCC_ClockConfig+0x1e0>)
 800533c:	6813      	ldr	r3, [r2, #0]
 800533e:	f023 030f 	bic.w	r3, r3, #15
 8005342:	4323      	orrs	r3, r4
 8005344:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005346:	f7fd fbcb 	bl	8002ae0 <HAL_GetTick>
 800534a:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800534c:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <HAL_RCC_ClockConfig+0x1e0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 030f 	and.w	r3, r3, #15
 8005354:	42a3      	cmp	r3, r4
 8005356:	d0bf      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005358:	f7fd fbc2 	bl	8002ae0 <HAL_GetTick>
 800535c:	1b80      	subs	r0, r0, r6
 800535e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005362:	4298      	cmp	r0, r3
 8005364:	d9f2      	bls.n	800534c <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8005366:	2003      	movs	r0, #3
 8005368:	e7de      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 800536a:	2001      	movs	r0, #1
}
 800536c:	4770      	bx	lr
      return HAL_ERROR;
 800536e:	2001      	movs	r0, #1
 8005370:	e7da      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8005372:	2001      	movs	r0, #1
 8005374:	e7d8      	b.n	8005328 <HAL_RCC_ClockConfig+0x190>
 8005376:	bf00      	nop
 8005378:	40022000 	.word	0x40022000
 800537c:	40021000 	.word	0x40021000
 8005380:	04c4b400 	.word	0x04c4b400
 8005384:	08007e74 	.word	0x08007e74
 8005388:	20000000 	.word	0x20000000
 800538c:	20000008 	.word	0x20000008

08005390 <HAL_RCC_GetHCLKFreq>:
}
 8005390:	4b01      	ldr	r3, [pc, #4]	; (8005398 <HAL_RCC_GetHCLKFreq+0x8>)
 8005392:	6818      	ldr	r0, [r3, #0]
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	20000000 	.word	0x20000000

0800539c <HAL_RCC_GetPCLK1Freq>:
{
 800539c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800539e:	f7ff fff7 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 80053a2:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80053aa:	4a04      	ldr	r2, [pc, #16]	; (80053bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80053ac:	5cd3      	ldrb	r3, [r2, r3]
 80053ae:	f003 031f 	and.w	r3, r3, #31
}
 80053b2:	40d8      	lsrs	r0, r3
 80053b4:	bd08      	pop	{r3, pc}
 80053b6:	bf00      	nop
 80053b8:	40021000 	.word	0x40021000
 80053bc:	08007e84 	.word	0x08007e84

080053c0 <HAL_RCC_GetPCLK2Freq>:
{
 80053c0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053c2:	f7ff ffe5 	bl	8005390 <HAL_RCC_GetHCLKFreq>
 80053c6:	4b05      	ldr	r3, [pc, #20]	; (80053dc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80053ce:	4a04      	ldr	r2, [pc, #16]	; (80053e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053d0:	5cd3      	ldrb	r3, [r2, r3]
 80053d2:	f003 031f 	and.w	r3, r3, #31
}
 80053d6:	40d8      	lsrs	r0, r3
 80053d8:	bd08      	pop	{r3, pc}
 80053da:	bf00      	nop
 80053dc:	40021000 	.word	0x40021000
 80053e0:	08007e84 	.word	0x08007e84

080053e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053e6:	b083      	sub	sp, #12
 80053e8:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053ea:	6803      	ldr	r3, [r0, #0]
 80053ec:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80053f0:	d06e      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053f2:	4b35      	ldr	r3, [pc, #212]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80053f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80053fa:	d11e      	bne.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053fc:	4b32      	ldr	r3, [pc, #200]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80053fe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005400:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005404:	659a      	str	r2, [r3, #88]	; 0x58
 8005406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800540c:	9301      	str	r3, [sp, #4]
 800540e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005410:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005412:	4a2e      	ldr	r2, [pc, #184]	; (80054cc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005414:	6813      	ldr	r3, [r2, #0]
 8005416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800541a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800541c:	f7fd fb60 	bl	8002ae0 <HAL_GetTick>
 8005420:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005422:	4b2a      	ldr	r3, [pc, #168]	; (80054cc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f413 7f80 	tst.w	r3, #256	; 0x100
 800542a:	d108      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800542c:	f7fd fb58 	bl	8002ae0 <HAL_GetTick>
 8005430:	1b40      	subs	r0, r0, r5
 8005432:	2802      	cmp	r0, #2
 8005434:	d9f5      	bls.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8005436:	2503      	movs	r5, #3
 8005438:	e002      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 800543a:	2600      	movs	r6, #0
 800543c:	e7e9      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800543e:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8005440:	bb45      	cbnz	r5, 8005494 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005442:	4b21      	ldr	r3, [pc, #132]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8005444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005448:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800544c:	d015      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x96>
 800544e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005450:	429a      	cmp	r2, r3
 8005452:	d012      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005454:	4a1c      	ldr	r2, [pc, #112]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8005456:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800545a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800545e:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8005462:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005466:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800546a:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800546e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005472:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800547a:	f013 0f01 	tst.w	r3, #1
 800547e:	d110      	bne.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8005480:	b945      	cbnz	r5, 8005494 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005482:	4a11      	ldr	r2, [pc, #68]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8005484:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800548e:	430b      	orrs	r3, r1
 8005490:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005494:	b1ee      	cbz	r6, 80054d2 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005496:	4a0c      	ldr	r2, [pc, #48]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8005498:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800549a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800549e:	6593      	str	r3, [r2, #88]	; 0x58
 80054a0:	e017      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 80054a2:	f7fd fb1d 	bl	8002ae0 <HAL_GetTick>
 80054a6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054a8:	4b07      	ldr	r3, [pc, #28]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80054aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ae:	f013 0f02 	tst.w	r3, #2
 80054b2:	d1e5      	bne.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054b4:	f7fd fb14 	bl	8002ae0 <HAL_GetTick>
 80054b8:	1bc0      	subs	r0, r0, r7
 80054ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80054be:	4298      	cmp	r0, r3
 80054c0:	d9f2      	bls.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 80054c2:	2503      	movs	r5, #3
 80054c4:	e7dc      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80054c6:	bf00      	nop
 80054c8:	40021000 	.word	0x40021000
 80054cc:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054d0:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	f013 0f01 	tst.w	r3, #1
 80054d8:	d008      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054da:	4a9f      	ldr	r2, [pc, #636]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80054e0:	f023 0303 	bic.w	r3, r3, #3
 80054e4:	6861      	ldr	r1, [r4, #4]
 80054e6:	430b      	orrs	r3, r1
 80054e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	f013 0f02 	tst.w	r3, #2
 80054f2:	d008      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054f4:	4a98      	ldr	r2, [pc, #608]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80054fa:	f023 030c 	bic.w	r3, r3, #12
 80054fe:	68a1      	ldr	r1, [r4, #8]
 8005500:	430b      	orrs	r3, r1
 8005502:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005506:	6823      	ldr	r3, [r4, #0]
 8005508:	f013 0f04 	tst.w	r3, #4
 800550c:	d008      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800550e:	4a92      	ldr	r2, [pc, #584]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005510:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005514:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005518:	68e1      	ldr	r1, [r4, #12]
 800551a:	430b      	orrs	r3, r1
 800551c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	f013 0f08 	tst.w	r3, #8
 8005526:	d008      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005528:	4a8b      	ldr	r2, [pc, #556]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800552a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800552e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005532:	6921      	ldr	r1, [r4, #16]
 8005534:	430b      	orrs	r3, r1
 8005536:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	f013 0f10 	tst.w	r3, #16
 8005540:	d008      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005542:	4a85      	ldr	r2, [pc, #532]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005544:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800554c:	6961      	ldr	r1, [r4, #20]
 800554e:	430b      	orrs	r3, r1
 8005550:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	f013 0f20 	tst.w	r3, #32
 800555a:	d008      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800555c:	4a7e      	ldr	r2, [pc, #504]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800555e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005562:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005566:	69a1      	ldr	r1, [r4, #24]
 8005568:	430b      	orrs	r3, r1
 800556a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005574:	d008      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005576:	4a78      	ldr	r2, [pc, #480]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005578:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800557c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005580:	69e1      	ldr	r1, [r4, #28]
 8005582:	430b      	orrs	r3, r1
 8005584:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800558e:	d008      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005590:	4a71      	ldr	r2, [pc, #452]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005592:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005596:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800559a:	6a21      	ldr	r1, [r4, #32]
 800559c:	430b      	orrs	r3, r1
 800559e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80055a8:	d008      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055aa:	4a6b      	ldr	r2, [pc, #428]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055b0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80055b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80055b6:	430b      	orrs	r3, r1
 80055b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80055c2:	d008      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055c4:	4a64      	ldr	r2, [pc, #400]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055c6:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80055ca:	f023 0303 	bic.w	r3, r3, #3
 80055ce:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80055d0:	430b      	orrs	r3, r1
 80055d2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	f413 7f00 	tst.w	r3, #512	; 0x200
 80055dc:	d008      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055de:	4a5e      	ldr	r2, [pc, #376]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055e4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80055e8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80055ea:	430b      	orrs	r3, r1
 80055ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80055f6:	d00c      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055f8:	4a57      	ldr	r2, [pc, #348]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80055fe:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005602:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005604:	430b      	orrs	r3, r1
 8005606:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800560a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800560c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005610:	d079      	beq.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005618:	d00c      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800561a:	4a4f      	ldr	r2, [pc, #316]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800561c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005620:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005624:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005626:	430b      	orrs	r3, r1
 8005628:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800562c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800562e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005632:	d06d      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800563a:	d00c      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800563c:	4a46      	ldr	r2, [pc, #280]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800563e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005642:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8005646:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005648:	430b      	orrs	r3, r1
 800564a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800564e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005654:	d061      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800565c:	d00c      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800565e:	4a3e      	ldr	r2, [pc, #248]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005660:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005664:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005668:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800566a:	430b      	orrs	r3, r1
 800566c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005670:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005672:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005676:	d055      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800567e:	d00c      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005680:	4a35      	ldr	r2, [pc, #212]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005682:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005686:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800568a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800568c:	430b      	orrs	r3, r1
 800568e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005692:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005694:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005698:	d049      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80056a0:	d00c      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80056a2:	4a2d      	ldr	r2, [pc, #180]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80056a8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80056ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80056ae:	430b      	orrs	r3, r1
 80056b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80056b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056ba:	d03d      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80056c2:	d00c      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80056c4:	4a24      	ldr	r2, [pc, #144]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80056ca:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80056ce:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80056d0:	430b      	orrs	r3, r1
 80056d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80056d6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80056d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056dc:	d031      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80056de:	6823      	ldr	r3, [r4, #0]
 80056e0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80056e4:	d00c      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80056e6:	4a1c      	ldr	r2, [pc, #112]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80056e8:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80056ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80056f0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80056f2:	430b      	orrs	r3, r1
 80056f4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80056f8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80056fe:	d025      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8005700:	4628      	mov	r0, r5
 8005702:	b003      	add	sp, #12
 8005704:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005706:	68d3      	ldr	r3, [r2, #12]
 8005708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800570c:	60d3      	str	r3, [r2, #12]
 800570e:	e780      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005710:	68d3      	ldr	r3, [r2, #12]
 8005712:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005716:	60d3      	str	r3, [r2, #12]
 8005718:	e78c      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800571a:	68d3      	ldr	r3, [r2, #12]
 800571c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005720:	60d3      	str	r3, [r2, #12]
 8005722:	e798      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005724:	68d3      	ldr	r3, [r2, #12]
 8005726:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800572a:	60d3      	str	r3, [r2, #12]
 800572c:	e7a4      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800572e:	68d3      	ldr	r3, [r2, #12]
 8005730:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005734:	60d3      	str	r3, [r2, #12]
 8005736:	e7b0      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005738:	68d3      	ldr	r3, [r2, #12]
 800573a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800573e:	60d3      	str	r3, [r2, #12]
 8005740:	e7bc      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005742:	68d3      	ldr	r3, [r2, #12]
 8005744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005748:	60d3      	str	r3, [r2, #12]
 800574a:	e7c8      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800574c:	68d3      	ldr	r3, [r2, #12]
 800574e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005752:	60d3      	str	r3, [r2, #12]
 8005754:	e7d4      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005756:	bf00      	nop
 8005758:	40021000 	.word	0x40021000

0800575c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800575c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575e:	6a03      	ldr	r3, [r0, #32]
 8005760:	f023 0301 	bic.w	r3, r3, #1
 8005764:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005766:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800576a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800576c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005770:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005774:	680c      	ldr	r4, [r1, #0]
 8005776:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005778:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800577c:	688c      	ldr	r4, [r1, #8]
 800577e:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005780:	4c21      	ldr	r4, [pc, #132]	; (8005808 <TIM_OC1_SetConfig+0xac>)
 8005782:	42a0      	cmp	r0, r4
 8005784:	d013      	beq.n	80057ae <TIM_OC1_SetConfig+0x52>
 8005786:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800578a:	42a0      	cmp	r0, r4
 800578c:	d00f      	beq.n	80057ae <TIM_OC1_SetConfig+0x52>
 800578e:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8005792:	42a0      	cmp	r0, r4
 8005794:	d00b      	beq.n	80057ae <TIM_OC1_SetConfig+0x52>
 8005796:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800579a:	42a0      	cmp	r0, r4
 800579c:	d007      	beq.n	80057ae <TIM_OC1_SetConfig+0x52>
 800579e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80057a2:	42a0      	cmp	r0, r4
 80057a4:	d003      	beq.n	80057ae <TIM_OC1_SetConfig+0x52>
 80057a6:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80057aa:	42a0      	cmp	r0, r4
 80057ac:	d105      	bne.n	80057ba <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057ae:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057b2:	68cc      	ldr	r4, [r1, #12]
 80057b4:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057b6:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ba:	4c13      	ldr	r4, [pc, #76]	; (8005808 <TIM_OC1_SetConfig+0xac>)
 80057bc:	42a0      	cmp	r0, r4
 80057be:	d013      	beq.n	80057e8 <TIM_OC1_SetConfig+0x8c>
 80057c0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80057c4:	42a0      	cmp	r0, r4
 80057c6:	d00f      	beq.n	80057e8 <TIM_OC1_SetConfig+0x8c>
 80057c8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80057cc:	42a0      	cmp	r0, r4
 80057ce:	d00b      	beq.n	80057e8 <TIM_OC1_SetConfig+0x8c>
 80057d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80057d4:	42a0      	cmp	r0, r4
 80057d6:	d007      	beq.n	80057e8 <TIM_OC1_SetConfig+0x8c>
 80057d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80057dc:	42a0      	cmp	r0, r4
 80057de:	d003      	beq.n	80057e8 <TIM_OC1_SetConfig+0x8c>
 80057e0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80057e4:	42a0      	cmp	r0, r4
 80057e6:	d107      	bne.n	80057f8 <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057e8:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057ec:	694c      	ldr	r4, [r1, #20]
 80057ee:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057f2:	698d      	ldr	r5, [r1, #24]
 80057f4:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f8:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fa:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057fc:	684a      	ldr	r2, [r1, #4]
 80057fe:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005800:	6203      	str	r3, [r0, #32]
}
 8005802:	bc30      	pop	{r4, r5}
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	40012c00 	.word	0x40012c00

0800580c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800580c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800580e:	6a03      	ldr	r3, [r0, #32]
 8005810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005814:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005818:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800581a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800581c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005820:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005824:	680d      	ldr	r5, [r1, #0]
 8005826:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005828:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800582c:	688d      	ldr	r5, [r1, #8]
 800582e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005832:	4d1c      	ldr	r5, [pc, #112]	; (80058a4 <TIM_OC3_SetConfig+0x98>)
 8005834:	42a8      	cmp	r0, r5
 8005836:	d007      	beq.n	8005848 <TIM_OC3_SetConfig+0x3c>
 8005838:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800583c:	42a8      	cmp	r0, r5
 800583e:	d003      	beq.n	8005848 <TIM_OC3_SetConfig+0x3c>
 8005840:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8005844:	42a8      	cmp	r0, r5
 8005846:	d106      	bne.n	8005856 <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005848:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800584c:	68cd      	ldr	r5, [r1, #12]
 800584e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005852:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005856:	4d13      	ldr	r5, [pc, #76]	; (80058a4 <TIM_OC3_SetConfig+0x98>)
 8005858:	42a8      	cmp	r0, r5
 800585a:	d013      	beq.n	8005884 <TIM_OC3_SetConfig+0x78>
 800585c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005860:	42a8      	cmp	r0, r5
 8005862:	d00f      	beq.n	8005884 <TIM_OC3_SetConfig+0x78>
 8005864:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005868:	42a8      	cmp	r0, r5
 800586a:	d00b      	beq.n	8005884 <TIM_OC3_SetConfig+0x78>
 800586c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005870:	42a8      	cmp	r0, r5
 8005872:	d007      	beq.n	8005884 <TIM_OC3_SetConfig+0x78>
 8005874:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005878:	42a8      	cmp	r0, r5
 800587a:	d003      	beq.n	8005884 <TIM_OC3_SetConfig+0x78>
 800587c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005880:	42a8      	cmp	r0, r5
 8005882:	d107      	bne.n	8005894 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005884:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005888:	694c      	ldr	r4, [r1, #20]
 800588a:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800588e:	698c      	ldr	r4, [r1, #24]
 8005890:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005894:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005896:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005898:	684a      	ldr	r2, [r1, #4]
 800589a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800589c:	6203      	str	r3, [r0, #32]
}
 800589e:	bc30      	pop	{r4, r5}
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40012c00 	.word	0x40012c00

080058a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058a8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058aa:	6a03      	ldr	r3, [r0, #32]
 80058ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058b0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058b6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80058bc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c0:	680d      	ldr	r5, [r1, #0]
 80058c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058ca:	688d      	ldr	r5, [r1, #8]
 80058cc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80058d0:	4d1b      	ldr	r5, [pc, #108]	; (8005940 <TIM_OC4_SetConfig+0x98>)
 80058d2:	42a8      	cmp	r0, r5
 80058d4:	d007      	beq.n	80058e6 <TIM_OC4_SetConfig+0x3e>
 80058d6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80058da:	42a8      	cmp	r0, r5
 80058dc:	d003      	beq.n	80058e6 <TIM_OC4_SetConfig+0x3e>
 80058de:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80058e2:	42a8      	cmp	r0, r5
 80058e4:	d106      	bne.n	80058f4 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80058e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80058ea:	68cd      	ldr	r5, [r1, #12]
 80058ec:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80058f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058f4:	4d12      	ldr	r5, [pc, #72]	; (8005940 <TIM_OC4_SetConfig+0x98>)
 80058f6:	42a8      	cmp	r0, r5
 80058f8:	d013      	beq.n	8005922 <TIM_OC4_SetConfig+0x7a>
 80058fa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80058fe:	42a8      	cmp	r0, r5
 8005900:	d00f      	beq.n	8005922 <TIM_OC4_SetConfig+0x7a>
 8005902:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005906:	42a8      	cmp	r0, r5
 8005908:	d00b      	beq.n	8005922 <TIM_OC4_SetConfig+0x7a>
 800590a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800590e:	42a8      	cmp	r0, r5
 8005910:	d007      	beq.n	8005922 <TIM_OC4_SetConfig+0x7a>
 8005912:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005916:	42a8      	cmp	r0, r5
 8005918:	d003      	beq.n	8005922 <TIM_OC4_SetConfig+0x7a>
 800591a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800591e:	42a8      	cmp	r0, r5
 8005920:	d107      	bne.n	8005932 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005922:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005926:	694c      	ldr	r4, [r1, #20]
 8005928:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800592c:	698c      	ldr	r4, [r1, #24]
 800592e:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005932:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005934:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005936:	684a      	ldr	r2, [r1, #4]
 8005938:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800593a:	6203      	str	r3, [r0, #32]
}
 800593c:	bc30      	pop	{r4, r5}
 800593e:	4770      	bx	lr
 8005940:	40012c00 	.word	0x40012c00

08005944 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005944:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005946:	6a03      	ldr	r3, [r0, #32]
 8005948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800594c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800594e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005950:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005952:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005954:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005958:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800595c:	680d      	ldr	r5, [r1, #0]
 800595e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005960:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005964:	688d      	ldr	r5, [r1, #8]
 8005966:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596a:	4d11      	ldr	r5, [pc, #68]	; (80059b0 <TIM_OC5_SetConfig+0x6c>)
 800596c:	42a8      	cmp	r0, r5
 800596e:	d013      	beq.n	8005998 <TIM_OC5_SetConfig+0x54>
 8005970:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005974:	42a8      	cmp	r0, r5
 8005976:	d00f      	beq.n	8005998 <TIM_OC5_SetConfig+0x54>
 8005978:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800597c:	42a8      	cmp	r0, r5
 800597e:	d00b      	beq.n	8005998 <TIM_OC5_SetConfig+0x54>
 8005980:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005984:	42a8      	cmp	r0, r5
 8005986:	d007      	beq.n	8005998 <TIM_OC5_SetConfig+0x54>
 8005988:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800598c:	42a8      	cmp	r0, r5
 800598e:	d003      	beq.n	8005998 <TIM_OC5_SetConfig+0x54>
 8005990:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005994:	42a8      	cmp	r0, r5
 8005996:	d104      	bne.n	80059a2 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005998:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800599c:	694d      	ldr	r5, [r1, #20]
 800599e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059a4:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059a6:	684a      	ldr	r2, [r1, #4]
 80059a8:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059aa:	6203      	str	r3, [r0, #32]
}
 80059ac:	bc30      	pop	{r4, r5}
 80059ae:	4770      	bx	lr
 80059b0:	40012c00 	.word	0x40012c00

080059b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80059b4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059b6:	6a03      	ldr	r3, [r0, #32]
 80059b8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80059bc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059be:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059c2:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059c4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80059c8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059cc:	680d      	ldr	r5, [r1, #0]
 80059ce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059d6:	688d      	ldr	r5, [r1, #8]
 80059d8:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059dc:	4d11      	ldr	r5, [pc, #68]	; (8005a24 <TIM_OC6_SetConfig+0x70>)
 80059de:	42a8      	cmp	r0, r5
 80059e0:	d013      	beq.n	8005a0a <TIM_OC6_SetConfig+0x56>
 80059e2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80059e6:	42a8      	cmp	r0, r5
 80059e8:	d00f      	beq.n	8005a0a <TIM_OC6_SetConfig+0x56>
 80059ea:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80059ee:	42a8      	cmp	r0, r5
 80059f0:	d00b      	beq.n	8005a0a <TIM_OC6_SetConfig+0x56>
 80059f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80059f6:	42a8      	cmp	r0, r5
 80059f8:	d007      	beq.n	8005a0a <TIM_OC6_SetConfig+0x56>
 80059fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80059fe:	42a8      	cmp	r0, r5
 8005a00:	d003      	beq.n	8005a0a <TIM_OC6_SetConfig+0x56>
 8005a02:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005a06:	42a8      	cmp	r0, r5
 8005a08:	d104      	bne.n	8005a14 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a0a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a0e:	694d      	ldr	r5, [r1, #20]
 8005a10:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a14:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a16:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a18:	684a      	ldr	r2, [r1, #4]
 8005a1a:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	6203      	str	r3, [r0, #32]
}
 8005a1e:	bc30      	pop	{r4, r5}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40012c00 	.word	0x40012c00

08005a28 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a28:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a2a:	6a04      	ldr	r4, [r0, #32]
 8005a2c:	f024 0410 	bic.w	r4, r4, #16
 8005a30:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a32:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005a34:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005a36:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005a3a:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a3e:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005a42:	031b      	lsls	r3, r3, #12
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a4a:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005a4e:	0109      	lsls	r1, r1, #4
 8005a50:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 8005a54:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a56:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005a58:	6201      	str	r1, [r0, #32]
}
 8005a5a:	bc30      	pop	{r4, r5}
 8005a5c:	4770      	bx	lr

08005a5e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a5e:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a60:	6a04      	ldr	r4, [r0, #32]
 8005a62:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8005a66:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a68:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8005a6a:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005a6c:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8005a70:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005a74:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005a80:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005a84:	0209      	lsls	r1, r1, #8
 8005a86:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 8005a8a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a8c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8005a8e:	6201      	str	r1, [r0, #32]
}
 8005a90:	bc30      	pop	{r4, r5}
 8005a92:	4770      	bx	lr

08005a94 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a94:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a96:	6a04      	ldr	r4, [r0, #32]
 8005a98:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8005a9c:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a9e:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8005aa0:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005aa2:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005aa6:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005aaa:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005aae:	031b      	lsls	r3, r3, #12
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005ab6:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005aba:	0309      	lsls	r1, r1, #12
 8005abc:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8005ac0:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005ac2:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005ac4:	6201      	str	r1, [r0, #32]
}
 8005ac6:	bc30      	pop	{r4, r5}
 8005ac8:	4770      	bx	lr
	...

08005acc <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005acc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d135      	bne.n	8005b42 <HAL_TIM_Base_Start+0x76>
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005adc:	6803      	ldr	r3, [r0, #0]
 8005ade:	4a1c      	ldr	r2, [pc, #112]	; (8005b50 <HAL_TIM_Base_Start+0x84>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d020      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae8:	d01d      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005aea:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d019      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005af2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d015      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005afa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d011      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005b02:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00d      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005b0a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d009      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
 8005b12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d005      	beq.n	8005b26 <HAL_TIM_Base_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	f042 0201 	orr.w	r2, r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b22:	2000      	movs	r0, #0
 8005b24:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b26:	6899      	ldr	r1, [r3, #8]
 8005b28:	4a0a      	ldr	r2, [pc, #40]	; (8005b54 <HAL_TIM_Base_Start+0x88>)
 8005b2a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b2c:	2a06      	cmp	r2, #6
 8005b2e:	d00a      	beq.n	8005b46 <HAL_TIM_Base_Start+0x7a>
 8005b30:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005b34:	d009      	beq.n	8005b4a <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	f042 0201 	orr.w	r2, r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b3e:	2000      	movs	r0, #0
 8005b40:	4770      	bx	lr
    return HAL_ERROR;
 8005b42:	2001      	movs	r0, #1
 8005b44:	4770      	bx	lr
  return HAL_OK;
 8005b46:	2000      	movs	r0, #0
 8005b48:	4770      	bx	lr
 8005b4a:	2000      	movs	r0, #0
}
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	40012c00 	.word	0x40012c00
 8005b54:	00010007 	.word	0x00010007

08005b58 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005b58:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d13a      	bne.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8005b62:	2302      	movs	r3, #2
 8005b64:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b68:	6802      	ldr	r2, [r0, #0]
 8005b6a:	68d3      	ldr	r3, [r2, #12]
 8005b6c:	f043 0301 	orr.w	r3, r3, #1
 8005b70:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b72:	6803      	ldr	r3, [r0, #0]
 8005b74:	4a1b      	ldr	r2, [pc, #108]	; (8005be4 <HAL_TIM_Base_Start_IT+0x8c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d020      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7e:	d01d      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005b80:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d019      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005b88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d015      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005b90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d011      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005b98:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00d      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005ba0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d009      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
 8005ba8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d005      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005bb8:	2000      	movs	r0, #0
 8005bba:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bbc:	6899      	ldr	r1, [r3, #8]
 8005bbe:	4a0a      	ldr	r2, [pc, #40]	; (8005be8 <HAL_TIM_Base_Start_IT+0x90>)
 8005bc0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bc2:	2a06      	cmp	r2, #6
 8005bc4:	d00a      	beq.n	8005bdc <HAL_TIM_Base_Start_IT+0x84>
 8005bc6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005bca:	d009      	beq.n	8005be0 <HAL_TIM_Base_Start_IT+0x88>
      __HAL_TIM_ENABLE(htim);
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	4770      	bx	lr
    return HAL_ERROR;
 8005bd8:	2001      	movs	r0, #1
 8005bda:	4770      	bx	lr
  return HAL_OK;
 8005bdc:	2000      	movs	r0, #0
 8005bde:	4770      	bx	lr
 8005be0:	2000      	movs	r0, #0
}
 8005be2:	4770      	bx	lr
 8005be4:	40012c00 	.word	0x40012c00
 8005be8:	00010007 	.word	0x00010007

08005bec <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8005bec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d00e      	beq.n	8005c12 <HAL_TIM_GenerateEvent+0x26>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  htim->Instance->EGR = EventSource;
 8005c00:	6802      	ldr	r2, [r0, #0]
 8005c02:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8005c04:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8005c0e:	4618      	mov	r0, r3
 8005c10:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005c12:	2002      	movs	r0, #2
}
 8005c14:	4770      	bx	lr
	...

08005c18 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005c18:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c1a:	4a36      	ldr	r2, [pc, #216]	; (8005cf4 <TIM_Base_SetConfig+0xdc>)
 8005c1c:	4290      	cmp	r0, r2
 8005c1e:	d016      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005c24:	d013      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c26:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005c2a:	4290      	cmp	r0, r2
 8005c2c:	d00f      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c32:	4290      	cmp	r0, r2
 8005c34:	d00b      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c3a:	4290      	cmp	r0, r2
 8005c3c:	d007      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c3e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005c42:	4290      	cmp	r0, r2
 8005c44:	d003      	beq.n	8005c4e <TIM_Base_SetConfig+0x36>
 8005c46:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8005c4a:	4290      	cmp	r0, r2
 8005c4c:	d103      	bne.n	8005c56 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c52:	684a      	ldr	r2, [r1, #4]
 8005c54:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c56:	4a27      	ldr	r2, [pc, #156]	; (8005cf4 <TIM_Base_SetConfig+0xdc>)
 8005c58:	4290      	cmp	r0, r2
 8005c5a:	d022      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c5c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005c60:	d01f      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c62:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005c66:	4290      	cmp	r0, r2
 8005c68:	d01b      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c6e:	4290      	cmp	r0, r2
 8005c70:	d017      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c76:	4290      	cmp	r0, r2
 8005c78:	d013      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c7a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005c7e:	4290      	cmp	r0, r2
 8005c80:	d00f      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c82:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005c86:	4290      	cmp	r0, r2
 8005c88:	d00b      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c8e:	4290      	cmp	r0, r2
 8005c90:	d007      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c96:	4290      	cmp	r0, r2
 8005c98:	d003      	beq.n	8005ca2 <TIM_Base_SetConfig+0x8a>
 8005c9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c9e:	4290      	cmp	r0, r2
 8005ca0:	d103      	bne.n	8005caa <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ca6:	68ca      	ldr	r2, [r1, #12]
 8005ca8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cae:	694a      	ldr	r2, [r1, #20]
 8005cb0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005cb2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cb4:	688b      	ldr	r3, [r1, #8]
 8005cb6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005cb8:	680b      	ldr	r3, [r1, #0]
 8005cba:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cbc:	4b0d      	ldr	r3, [pc, #52]	; (8005cf4 <TIM_Base_SetConfig+0xdc>)
 8005cbe:	4298      	cmp	r0, r3
 8005cc0:	d013      	beq.n	8005cea <TIM_Base_SetConfig+0xd2>
 8005cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cc6:	4298      	cmp	r0, r3
 8005cc8:	d00f      	beq.n	8005cea <TIM_Base_SetConfig+0xd2>
 8005cca:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8005cce:	4298      	cmp	r0, r3
 8005cd0:	d00b      	beq.n	8005cea <TIM_Base_SetConfig+0xd2>
 8005cd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cd6:	4298      	cmp	r0, r3
 8005cd8:	d007      	beq.n	8005cea <TIM_Base_SetConfig+0xd2>
 8005cda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cde:	4298      	cmp	r0, r3
 8005ce0:	d003      	beq.n	8005cea <TIM_Base_SetConfig+0xd2>
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	4298      	cmp	r0, r3
 8005ce8:	d101      	bne.n	8005cee <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 8005cea:	690b      	ldr	r3, [r1, #16]
 8005cec:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	6143      	str	r3, [r0, #20]
}
 8005cf2:	4770      	bx	lr
 8005cf4:	40012c00 	.word	0x40012c00

08005cf8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005cf8:	b360      	cbz	r0, 8005d54 <HAL_TIM_Base_Init+0x5c>
{
 8005cfa:	b510      	push	{r4, lr}
 8005cfc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d02:	b313      	cbz	r3, 8005d4a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d04:	2302      	movs	r3, #2
 8005d06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005d10:	f7ff ff82 	bl	8005c18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d14:	2301      	movs	r3, #1
 8005d16:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d1a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d1e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d26:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005d2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d32:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d3a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005d3e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005d42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005d46:	2000      	movs	r0, #0
}
 8005d48:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005d4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005d4e:	f7fc fda1 	bl	8002894 <HAL_TIM_Base_MspInit>
 8005d52:	e7d7      	b.n	8005d04 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005d54:	2001      	movs	r0, #1
}
 8005d56:	4770      	bx	lr

08005d58 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005d58:	b360      	cbz	r0, 8005db4 <HAL_TIM_PWM_Init+0x5c>
{
 8005d5a:	b510      	push	{r4, lr}
 8005d5c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005d5e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d62:	b313      	cbz	r3, 8005daa <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d64:	2302      	movs	r3, #2
 8005d66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005d70:	f7ff ff52 	bl	8005c18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d74:	2301      	movs	r3, #1
 8005d76:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d7e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d82:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005d8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d92:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d9a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005d9e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005da2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005da6:	2000      	movs	r0, #0
}
 8005da8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005daa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005dae:	f7fc fd15 	bl	80027dc <HAL_TIM_PWM_MspInit>
 8005db2:	e7d7      	b.n	8005d64 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005db4:	2001      	movs	r0, #1
}
 8005db6:	4770      	bx	lr

08005db8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005db8:	b360      	cbz	r0, 8005e14 <HAL_TIM_IC_Init+0x5c>
{
 8005dba:	b510      	push	{r4, lr}
 8005dbc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005dc2:	b313      	cbz	r3, 8005e0a <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dca:	4621      	mov	r1, r4
 8005dcc:	f851 0b04 	ldr.w	r0, [r1], #4
 8005dd0:	f7ff ff22 	bl	8005c18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005dde:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005de2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005de6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005dea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005df6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005dfa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005dfe:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005e02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005e06:	2000      	movs	r0, #0
}
 8005e08:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005e0a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005e0e:	f7fc fcfb 	bl	8002808 <HAL_TIM_IC_MspInit>
 8005e12:	e7d7      	b.n	8005dc4 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8005e14:	2001      	movs	r0, #1
}
 8005e16:	4770      	bx	lr

08005e18 <TIM_OC2_SetConfig>:
{
 8005e18:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e1a:	6a03      	ldr	r3, [r0, #32]
 8005e1c:	f023 0310 	bic.w	r3, r3, #16
 8005e20:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005e22:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005e24:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005e26:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e28:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005e2c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e30:	680d      	ldr	r5, [r1, #0]
 8005e32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8005e36:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e3a:	688d      	ldr	r5, [r1, #8]
 8005e3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e40:	4d1b      	ldr	r5, [pc, #108]	; (8005eb0 <TIM_OC2_SetConfig+0x98>)
 8005e42:	42a8      	cmp	r0, r5
 8005e44:	d007      	beq.n	8005e56 <TIM_OC2_SetConfig+0x3e>
 8005e46:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005e4a:	42a8      	cmp	r0, r5
 8005e4c:	d003      	beq.n	8005e56 <TIM_OC2_SetConfig+0x3e>
 8005e4e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8005e52:	42a8      	cmp	r0, r5
 8005e54:	d106      	bne.n	8005e64 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e5a:	68cd      	ldr	r5, [r1, #12]
 8005e5c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e64:	4d12      	ldr	r5, [pc, #72]	; (8005eb0 <TIM_OC2_SetConfig+0x98>)
 8005e66:	42a8      	cmp	r0, r5
 8005e68:	d013      	beq.n	8005e92 <TIM_OC2_SetConfig+0x7a>
 8005e6a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005e6e:	42a8      	cmp	r0, r5
 8005e70:	d00f      	beq.n	8005e92 <TIM_OC2_SetConfig+0x7a>
 8005e72:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005e76:	42a8      	cmp	r0, r5
 8005e78:	d00b      	beq.n	8005e92 <TIM_OC2_SetConfig+0x7a>
 8005e7a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005e7e:	42a8      	cmp	r0, r5
 8005e80:	d007      	beq.n	8005e92 <TIM_OC2_SetConfig+0x7a>
 8005e82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005e86:	42a8      	cmp	r0, r5
 8005e88:	d003      	beq.n	8005e92 <TIM_OC2_SetConfig+0x7a>
 8005e8a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005e8e:	42a8      	cmp	r0, r5
 8005e90:	d107      	bne.n	8005ea2 <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e92:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e96:	694c      	ldr	r4, [r1, #20]
 8005e98:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e9c:	698c      	ldr	r4, [r1, #24]
 8005e9e:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8005ea2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005ea4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005ea6:	684a      	ldr	r2, [r1, #4]
 8005ea8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005eaa:	6203      	str	r3, [r0, #32]
}
 8005eac:	bc30      	pop	{r4, r5}
 8005eae:	4770      	bx	lr
 8005eb0:	40012c00 	.word	0x40012c00

08005eb4 <HAL_TIM_PWM_ConfigChannel>:
{
 8005eb4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005eb6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	f000 8095 	beq.w	8005fea <HAL_TIM_PWM_ConfigChannel+0x136>
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8005eca:	2a14      	cmp	r2, #20
 8005ecc:	f200 8088 	bhi.w	8005fe0 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8005ed0:	e8df f002 	tbb	[pc, r2]
 8005ed4:	8686860b 	.word	0x8686860b
 8005ed8:	8686861f 	.word	0x8686861f
 8005edc:	86868634 	.word	0x86868634
 8005ee0:	86868648 	.word	0x86868648
 8005ee4:	8686865d 	.word	0x8686865d
 8005ee8:	71          	.byte	0x71
 8005ee9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005eea:	6800      	ldr	r0, [r0, #0]
 8005eec:	f7ff fc36 	bl	800575c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	6993      	ldr	r3, [r2, #24]
 8005ef4:	f043 0308 	orr.w	r3, r3, #8
 8005ef8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005efa:	6822      	ldr	r2, [r4, #0]
 8005efc:	6993      	ldr	r3, [r2, #24]
 8005efe:	f023 0304 	bic.w	r3, r3, #4
 8005f02:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f04:	6822      	ldr	r2, [r4, #0]
 8005f06:	6993      	ldr	r3, [r2, #24]
 8005f08:	6929      	ldr	r1, [r5, #16]
 8005f0a:	430b      	orrs	r3, r1
 8005f0c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005f0e:	2000      	movs	r0, #0
      break;
 8005f10:	e067      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f12:	6800      	ldr	r0, [r0, #0]
 8005f14:	f7ff ff80 	bl	8005e18 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f18:	6822      	ldr	r2, [r4, #0]
 8005f1a:	6993      	ldr	r3, [r2, #24]
 8005f1c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f20:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f22:	6822      	ldr	r2, [r4, #0]
 8005f24:	6993      	ldr	r3, [r2, #24]
 8005f26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f2a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f2c:	6822      	ldr	r2, [r4, #0]
 8005f2e:	6993      	ldr	r3, [r2, #24]
 8005f30:	6929      	ldr	r1, [r5, #16]
 8005f32:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f36:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005f38:	2000      	movs	r0, #0
      break;
 8005f3a:	e052      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f3c:	6800      	ldr	r0, [r0, #0]
 8005f3e:	f7ff fc65 	bl	800580c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f42:	6822      	ldr	r2, [r4, #0]
 8005f44:	69d3      	ldr	r3, [r2, #28]
 8005f46:	f043 0308 	orr.w	r3, r3, #8
 8005f4a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f4c:	6822      	ldr	r2, [r4, #0]
 8005f4e:	69d3      	ldr	r3, [r2, #28]
 8005f50:	f023 0304 	bic.w	r3, r3, #4
 8005f54:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	69d3      	ldr	r3, [r2, #28]
 8005f5a:	6929      	ldr	r1, [r5, #16]
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005f60:	2000      	movs	r0, #0
      break;
 8005f62:	e03e      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f64:	6800      	ldr	r0, [r0, #0]
 8005f66:	f7ff fc9f 	bl	80058a8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	69d3      	ldr	r3, [r2, #28]
 8005f6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f72:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	69d3      	ldr	r3, [r2, #28]
 8005f78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f7c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f7e:	6822      	ldr	r2, [r4, #0]
 8005f80:	69d3      	ldr	r3, [r2, #28]
 8005f82:	6929      	ldr	r1, [r5, #16]
 8005f84:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f88:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005f8a:	2000      	movs	r0, #0
      break;
 8005f8c:	e029      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005f8e:	6800      	ldr	r0, [r0, #0]
 8005f90:	f7ff fcd8 	bl	8005944 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005f94:	6822      	ldr	r2, [r4, #0]
 8005f96:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005f98:	f043 0308 	orr.w	r3, r3, #8
 8005f9c:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f9e:	6822      	ldr	r2, [r4, #0]
 8005fa0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005fa2:	f023 0304 	bic.w	r3, r3, #4
 8005fa6:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005fac:	6929      	ldr	r1, [r5, #16]
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8005fb2:	2000      	movs	r0, #0
      break;
 8005fb4:	e015      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005fb6:	6800      	ldr	r0, [r0, #0]
 8005fb8:	f7ff fcfc 	bl	80059b4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005fbc:	6822      	ldr	r2, [r4, #0]
 8005fbe:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005fc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fc4:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005fc6:	6822      	ldr	r2, [r4, #0]
 8005fc8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fce:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005fd0:	6822      	ldr	r2, [r4, #0]
 8005fd2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005fd4:	6929      	ldr	r1, [r5, #16]
 8005fd6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005fda:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8005fdc:	2000      	movs	r0, #0
      break;
 8005fde:	e000      	b.n	8005fe2 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8005fe0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005fe8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005fea:	2002      	movs	r0, #2
 8005fec:	e7fc      	b.n	8005fe8 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08005ff0 <TIM_TI1_SetConfig>:
{
 8005ff0:	b470      	push	{r4, r5, r6}
 8005ff2:	4694      	mov	ip, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ff4:	6a04      	ldr	r4, [r0, #32]
 8005ff6:	f024 0401 	bic.w	r4, r4, #1
 8005ffa:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ffc:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005ffe:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006000:	4d18      	ldr	r5, [pc, #96]	; (8006064 <TIM_TI1_SetConfig+0x74>)
 8006002:	42a8      	cmp	r0, r5
 8006004:	d01c      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 8006006:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800600a:	d019      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 800600c:	4a16      	ldr	r2, [pc, #88]	; (8006068 <TIM_TI1_SetConfig+0x78>)
 800600e:	4290      	cmp	r0, r2
 8006010:	d016      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 8006012:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006016:	4290      	cmp	r0, r2
 8006018:	d012      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 800601a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800601e:	4290      	cmp	r0, r2
 8006020:	d00e      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 8006022:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8006026:	4290      	cmp	r0, r2
 8006028:	d00a      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 800602a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800602e:	4290      	cmp	r0, r2
 8006030:	d006      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
 8006032:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006036:	4290      	cmp	r0, r2
 8006038:	d002      	beq.n	8006040 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800603a:	f044 0201 	orr.w	r2, r4, #1
 800603e:	e003      	b.n	8006048 <TIM_TI1_SetConfig+0x58>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006040:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8006044:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006048:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800604c:	011b      	lsls	r3, r3, #4
 800604e:	b2db      	uxtb	r3, r3
 8006050:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006052:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006056:	f001 010a 	and.w	r1, r1, #10
 800605a:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 800605c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800605e:	6201      	str	r1, [r0, #32]
}
 8006060:	bc70      	pop	{r4, r5, r6}
 8006062:	4770      	bx	lr
 8006064:	40012c00 	.word	0x40012c00
 8006068:	40000400 	.word	0x40000400

0800606c <HAL_TIM_IC_ConfigChannel>:
{
 800606c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800606e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006072:	2b01      	cmp	r3, #1
 8006074:	d05a      	beq.n	800612c <HAL_TIM_IC_ConfigChannel+0xc0>
 8006076:	4604      	mov	r4, r0
 8006078:	460d      	mov	r5, r1
 800607a:	2301      	movs	r3, #1
 800607c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8006080:	b152      	cbz	r2, 8006098 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 8006082:	2a04      	cmp	r2, #4
 8006084:	d01a      	beq.n	80060bc <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 8006086:	2a08      	cmp	r2, #8
 8006088:	d02b      	beq.n	80060e2 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 800608a:	2a0c      	cmp	r2, #12
 800608c:	d03b      	beq.n	8006106 <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 800608e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8006090:	2300      	movs	r3, #0
 8006092:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006096:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8006098:	68cb      	ldr	r3, [r1, #12]
 800609a:	684a      	ldr	r2, [r1, #4]
 800609c:	6809      	ldr	r1, [r1, #0]
 800609e:	6800      	ldr	r0, [r0, #0]
 80060a0:	f7ff ffa6 	bl	8005ff0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80060a4:	6822      	ldr	r2, [r4, #0]
 80060a6:	6993      	ldr	r3, [r2, #24]
 80060a8:	f023 030c 	bic.w	r3, r3, #12
 80060ac:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80060ae:	6822      	ldr	r2, [r4, #0]
 80060b0:	6993      	ldr	r3, [r2, #24]
 80060b2:	68a9      	ldr	r1, [r5, #8]
 80060b4:	430b      	orrs	r3, r1
 80060b6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80060b8:	2000      	movs	r0, #0
 80060ba:	e7e9      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 80060bc:	68cb      	ldr	r3, [r1, #12]
 80060be:	684a      	ldr	r2, [r1, #4]
 80060c0:	6809      	ldr	r1, [r1, #0]
 80060c2:	6800      	ldr	r0, [r0, #0]
 80060c4:	f7ff fcb0 	bl	8005a28 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80060c8:	6822      	ldr	r2, [r4, #0]
 80060ca:	6993      	ldr	r3, [r2, #24]
 80060cc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80060d0:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80060d2:	6822      	ldr	r2, [r4, #0]
 80060d4:	6993      	ldr	r3, [r2, #24]
 80060d6:	68a9      	ldr	r1, [r5, #8]
 80060d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80060dc:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80060de:	2000      	movs	r0, #0
 80060e0:	e7d6      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 80060e2:	68cb      	ldr	r3, [r1, #12]
 80060e4:	684a      	ldr	r2, [r1, #4]
 80060e6:	6809      	ldr	r1, [r1, #0]
 80060e8:	6800      	ldr	r0, [r0, #0]
 80060ea:	f7ff fcb8 	bl	8005a5e <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80060ee:	6822      	ldr	r2, [r4, #0]
 80060f0:	69d3      	ldr	r3, [r2, #28]
 80060f2:	f023 030c 	bic.w	r3, r3, #12
 80060f6:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80060f8:	6822      	ldr	r2, [r4, #0]
 80060fa:	69d3      	ldr	r3, [r2, #28]
 80060fc:	68a9      	ldr	r1, [r5, #8]
 80060fe:	430b      	orrs	r3, r1
 8006100:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006102:	2000      	movs	r0, #0
 8006104:	e7c4      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8006106:	68cb      	ldr	r3, [r1, #12]
 8006108:	684a      	ldr	r2, [r1, #4]
 800610a:	6809      	ldr	r1, [r1, #0]
 800610c:	6800      	ldr	r0, [r0, #0]
 800610e:	f7ff fcc1 	bl	8005a94 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006112:	6822      	ldr	r2, [r4, #0]
 8006114:	69d3      	ldr	r3, [r2, #28]
 8006116:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800611a:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800611c:	6822      	ldr	r2, [r4, #0]
 800611e:	69d3      	ldr	r3, [r2, #28]
 8006120:	68a9      	ldr	r1, [r5, #8]
 8006122:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006126:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006128:	2000      	movs	r0, #0
 800612a:	e7b1      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 800612c:	2002      	movs	r0, #2
 800612e:	e7b2      	b.n	8006096 <HAL_TIM_IC_ConfigChannel+0x2a>

08006130 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006130:	f001 011f 	and.w	r1, r1, #31
 8006134:	2301      	movs	r3, #1
 8006136:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800613a:	6a03      	ldr	r3, [r0, #32]
 800613c:	ea23 030c 	bic.w	r3, r3, ip
 8006140:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006142:	6a03      	ldr	r3, [r0, #32]
 8006144:	fa02 f101 	lsl.w	r1, r2, r1
 8006148:	430b      	orrs	r3, r1
 800614a:	6203      	str	r3, [r0, #32]
}
 800614c:	4770      	bx	lr
	...

08006150 <HAL_TIM_PWM_Start>:
{
 8006150:	b510      	push	{r4, lr}
 8006152:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006154:	4608      	mov	r0, r1
 8006156:	2900      	cmp	r1, #0
 8006158:	d153      	bne.n	8006202 <HAL_TIM_PWM_Start+0xb2>
 800615a:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800615e:	b2db      	uxtb	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	bf18      	it	ne
 8006164:	2301      	movne	r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	f040 80a0 	bne.w	80062ac <HAL_TIM_PWM_Start+0x15c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800616c:	2800      	cmp	r0, #0
 800616e:	d173      	bne.n	8006258 <HAL_TIM_PWM_Start+0x108>
 8006170:	2302      	movs	r3, #2
 8006172:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006176:	2201      	movs	r2, #1
 8006178:	4601      	mov	r1, r0
 800617a:	6820      	ldr	r0, [r4, #0]
 800617c:	f7ff ffd8 	bl	8006130 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	4a4d      	ldr	r2, [pc, #308]	; (80062b8 <HAL_TIM_PWM_Start+0x168>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d013      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x60>
 8006188:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800618c:	4293      	cmp	r3, r2
 800618e:	d00f      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x60>
 8006190:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006194:	4293      	cmp	r3, r2
 8006196:	d00b      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x60>
 8006198:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800619c:	4293      	cmp	r3, r2
 800619e:	d007      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x60>
 80061a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d003      	beq.n	80061b0 <HAL_TIM_PWM_Start+0x60>
 80061a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d103      	bne.n	80061b8 <HAL_TIM_PWM_Start+0x68>
    __HAL_TIM_MOE_ENABLE(htim);
 80061b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061b6:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	4a3f      	ldr	r2, [pc, #252]	; (80062b8 <HAL_TIM_PWM_Start+0x168>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d067      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061c4:	d064      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061c6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d060      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d05c      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061da:	4293      	cmp	r3, r2
 80061dc:	d058      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061de:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d054      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061e6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d050      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
 80061ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d04c      	beq.n	8006290 <HAL_TIM_PWM_Start+0x140>
    __HAL_TIM_ENABLE(htim);
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	f042 0201 	orr.w	r2, r2, #1
 80061fc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80061fe:	2000      	movs	r0, #0
 8006200:	e055      	b.n	80062ae <HAL_TIM_PWM_Start+0x15e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006202:	2904      	cmp	r1, #4
 8006204:	d00c      	beq.n	8006220 <HAL_TIM_PWM_Start+0xd0>
 8006206:	2908      	cmp	r1, #8
 8006208:	d011      	beq.n	800622e <HAL_TIM_PWM_Start+0xde>
 800620a:	290c      	cmp	r1, #12
 800620c:	d016      	beq.n	800623c <HAL_TIM_PWM_Start+0xec>
 800620e:	2910      	cmp	r1, #16
 8006210:	d01b      	beq.n	800624a <HAL_TIM_PWM_Start+0xfa>
 8006212:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006216:	b2db      	uxtb	r3, r3
 8006218:	3b01      	subs	r3, #1
 800621a:	bf18      	it	ne
 800621c:	2301      	movne	r3, #1
 800621e:	e7a2      	b.n	8006166 <HAL_TIM_PWM_Start+0x16>
 8006220:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8006224:	b2db      	uxtb	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	bf18      	it	ne
 800622a:	2301      	movne	r3, #1
 800622c:	e79b      	b.n	8006166 <HAL_TIM_PWM_Start+0x16>
 800622e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8006232:	b2db      	uxtb	r3, r3
 8006234:	3b01      	subs	r3, #1
 8006236:	bf18      	it	ne
 8006238:	2301      	movne	r3, #1
 800623a:	e794      	b.n	8006166 <HAL_TIM_PWM_Start+0x16>
 800623c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006240:	b2db      	uxtb	r3, r3
 8006242:	3b01      	subs	r3, #1
 8006244:	bf18      	it	ne
 8006246:	2301      	movne	r3, #1
 8006248:	e78d      	b.n	8006166 <HAL_TIM_PWM_Start+0x16>
 800624a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800624e:	b2db      	uxtb	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	bf18      	it	ne
 8006254:	2301      	movne	r3, #1
 8006256:	e786      	b.n	8006166 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006258:	2804      	cmp	r0, #4
 800625a:	d009      	beq.n	8006270 <HAL_TIM_PWM_Start+0x120>
 800625c:	2808      	cmp	r0, #8
 800625e:	d00b      	beq.n	8006278 <HAL_TIM_PWM_Start+0x128>
 8006260:	280c      	cmp	r0, #12
 8006262:	d00d      	beq.n	8006280 <HAL_TIM_PWM_Start+0x130>
 8006264:	2810      	cmp	r0, #16
 8006266:	d00f      	beq.n	8006288 <HAL_TIM_PWM_Start+0x138>
 8006268:	2302      	movs	r3, #2
 800626a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800626e:	e782      	b.n	8006176 <HAL_TIM_PWM_Start+0x26>
 8006270:	2302      	movs	r3, #2
 8006272:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006276:	e77e      	b.n	8006176 <HAL_TIM_PWM_Start+0x26>
 8006278:	2302      	movs	r3, #2
 800627a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800627e:	e77a      	b.n	8006176 <HAL_TIM_PWM_Start+0x26>
 8006280:	2302      	movs	r3, #2
 8006282:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006286:	e776      	b.n	8006176 <HAL_TIM_PWM_Start+0x26>
 8006288:	2302      	movs	r3, #2
 800628a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800628e:	e772      	b.n	8006176 <HAL_TIM_PWM_Start+0x26>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006290:	6899      	ldr	r1, [r3, #8]
 8006292:	4a0a      	ldr	r2, [pc, #40]	; (80062bc <HAL_TIM_PWM_Start+0x16c>)
 8006294:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006296:	2a06      	cmp	r2, #6
 8006298:	d00a      	beq.n	80062b0 <HAL_TIM_PWM_Start+0x160>
 800629a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800629e:	d009      	beq.n	80062b4 <HAL_TIM_PWM_Start+0x164>
      __HAL_TIM_ENABLE(htim);
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	f042 0201 	orr.w	r2, r2, #1
 80062a6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80062a8:	2000      	movs	r0, #0
 80062aa:	e000      	b.n	80062ae <HAL_TIM_PWM_Start+0x15e>
    return HAL_ERROR;
 80062ac:	2001      	movs	r0, #1
}
 80062ae:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80062b0:	2000      	movs	r0, #0
 80062b2:	e7fc      	b.n	80062ae <HAL_TIM_PWM_Start+0x15e>
 80062b4:	2000      	movs	r0, #0
 80062b6:	e7fa      	b.n	80062ae <HAL_TIM_PWM_Start+0x15e>
 80062b8:	40012c00 	.word	0x40012c00
 80062bc:	00010007 	.word	0x00010007

080062c0 <HAL_TIM_IC_Start_IT>:
{
 80062c0:	b510      	push	{r4, lr}
 80062c2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80062c4:	460b      	mov	r3, r1
 80062c6:	bb19      	cbnz	r1, 8006310 <HAL_TIM_IC_Start_IT+0x50>
 80062c8:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80062cc:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d13a      	bne.n	8006348 <HAL_TIM_IC_Start_IT+0x88>
 80062d2:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 80062d6:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80062d8:	2801      	cmp	r0, #1
 80062da:	f040 80c0 	bne.w	800645e <HAL_TIM_IC_Start_IT+0x19e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80062de:	2a01      	cmp	r2, #1
 80062e0:	f040 80be 	bne.w	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d13f      	bne.n	8006368 <HAL_TIM_IC_Start_IT+0xa8>
 80062e8:	2102      	movs	r1, #2
 80062ea:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d156      	bne.n	80063a0 <HAL_TIM_IC_Start_IT+0xe0>
 80062f2:	2102      	movs	r1, #2
 80062f4:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  switch (Channel)
 80062f8:	2b0c      	cmp	r3, #12
 80062fa:	f200 80b2 	bhi.w	8006462 <HAL_TIM_IC_Start_IT+0x1a2>
 80062fe:	e8df f003 	tbb	[pc, r3]
 8006302:	b05f      	.short	0xb05f
 8006304:	b08eb0b0 	.word	0xb08eb0b0
 8006308:	b094b0b0 	.word	0xb094b0b0
 800630c:	b0b0      	.short	0xb0b0
 800630e:	9a          	.byte	0x9a
 800630f:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006310:	2904      	cmp	r1, #4
 8006312:	d009      	beq.n	8006328 <HAL_TIM_IC_Start_IT+0x68>
 8006314:	2908      	cmp	r1, #8
 8006316:	d00b      	beq.n	8006330 <HAL_TIM_IC_Start_IT+0x70>
 8006318:	290c      	cmp	r1, #12
 800631a:	d00d      	beq.n	8006338 <HAL_TIM_IC_Start_IT+0x78>
 800631c:	2910      	cmp	r1, #16
 800631e:	d00f      	beq.n	8006340 <HAL_TIM_IC_Start_IT+0x80>
 8006320:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8006324:	b2c0      	uxtb	r0, r0
 8006326:	e7d2      	b.n	80062ce <HAL_TIM_IC_Start_IT+0xe>
 8006328:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 800632c:	b2c0      	uxtb	r0, r0
 800632e:	e7ce      	b.n	80062ce <HAL_TIM_IC_Start_IT+0xe>
 8006330:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8006334:	b2c0      	uxtb	r0, r0
 8006336:	e7ca      	b.n	80062ce <HAL_TIM_IC_Start_IT+0xe>
 8006338:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 800633c:	b2c0      	uxtb	r0, r0
 800633e:	e7c6      	b.n	80062ce <HAL_TIM_IC_Start_IT+0xe>
 8006340:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 8006344:	b2c0      	uxtb	r0, r0
 8006346:	e7c2      	b.n	80062ce <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006348:	2b04      	cmp	r3, #4
 800634a:	d005      	beq.n	8006358 <HAL_TIM_IC_Start_IT+0x98>
 800634c:	2b08      	cmp	r3, #8
 800634e:	d007      	beq.n	8006360 <HAL_TIM_IC_Start_IT+0xa0>
 8006350:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	e7bf      	b.n	80062d8 <HAL_TIM_IC_Start_IT+0x18>
 8006358:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800635c:	b2d2      	uxtb	r2, r2
 800635e:	e7bb      	b.n	80062d8 <HAL_TIM_IC_Start_IT+0x18>
 8006360:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 8006364:	b2d2      	uxtb	r2, r2
 8006366:	e7b7      	b.n	80062d8 <HAL_TIM_IC_Start_IT+0x18>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006368:	2b04      	cmp	r3, #4
 800636a:	d009      	beq.n	8006380 <HAL_TIM_IC_Start_IT+0xc0>
 800636c:	2b08      	cmp	r3, #8
 800636e:	d00b      	beq.n	8006388 <HAL_TIM_IC_Start_IT+0xc8>
 8006370:	2b0c      	cmp	r3, #12
 8006372:	d00d      	beq.n	8006390 <HAL_TIM_IC_Start_IT+0xd0>
 8006374:	2b10      	cmp	r3, #16
 8006376:	d00f      	beq.n	8006398 <HAL_TIM_IC_Start_IT+0xd8>
 8006378:	2102      	movs	r1, #2
 800637a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800637e:	e7b6      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x2e>
 8006380:	2102      	movs	r1, #2
 8006382:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 8006386:	e7b2      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x2e>
 8006388:	2102      	movs	r1, #2
 800638a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 800638e:	e7ae      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x2e>
 8006390:	2102      	movs	r1, #2
 8006392:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 8006396:	e7aa      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x2e>
 8006398:	2102      	movs	r1, #2
 800639a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800639e:	e7a6      	b.n	80062ee <HAL_TIM_IC_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d005      	beq.n	80063b0 <HAL_TIM_IC_Start_IT+0xf0>
 80063a4:	2b08      	cmp	r3, #8
 80063a6:	d007      	beq.n	80063b8 <HAL_TIM_IC_Start_IT+0xf8>
 80063a8:	2102      	movs	r1, #2
 80063aa:	f884 1047 	strb.w	r1, [r4, #71]	; 0x47
 80063ae:	e7a3      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x38>
 80063b0:	2102      	movs	r1, #2
 80063b2:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80063b6:	e79f      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x38>
 80063b8:	2102      	movs	r1, #2
 80063ba:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 80063be:	e79b      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x38>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80063c0:	6821      	ldr	r1, [r4, #0]
 80063c2:	68ca      	ldr	r2, [r1, #12]
 80063c4:	f042 0202 	orr.w	r2, r2, #2
 80063c8:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063ca:	2201      	movs	r2, #1
 80063cc:	4619      	mov	r1, r3
 80063ce:	6820      	ldr	r0, [r4, #0]
 80063d0:	f7ff feae 	bl	8006130 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d4:	6823      	ldr	r3, [r4, #0]
 80063d6:	4a26      	ldr	r2, [pc, #152]	; (8006470 <HAL_TIM_IC_Start_IT+0x1b0>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d032      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 80063dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063e0:	d02f      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 80063e2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d02b      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 80063ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d027      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 80063f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d023      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 80063fa:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80063fe:	4293      	cmp	r3, r2
 8006400:	d01f      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 8006402:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006406:	4293      	cmp	r3, r2
 8006408:	d01b      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
 800640a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800640e:	4293      	cmp	r3, r2
 8006410:	d017      	beq.n	8006442 <HAL_TIM_IC_Start_IT+0x182>
      __HAL_TIM_ENABLE(htim);
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	f042 0201 	orr.w	r2, r2, #1
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	2000      	movs	r0, #0
 800641c:	e020      	b.n	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800641e:	6821      	ldr	r1, [r4, #0]
 8006420:	68ca      	ldr	r2, [r1, #12]
 8006422:	f042 0204 	orr.w	r2, r2, #4
 8006426:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8006428:	e7cf      	b.n	80063ca <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800642a:	6821      	ldr	r1, [r4, #0]
 800642c:	68ca      	ldr	r2, [r1, #12]
 800642e:	f042 0208 	orr.w	r2, r2, #8
 8006432:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8006434:	e7c9      	b.n	80063ca <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006436:	6821      	ldr	r1, [r4, #0]
 8006438:	68ca      	ldr	r2, [r1, #12]
 800643a:	f042 0210 	orr.w	r2, r2, #16
 800643e:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8006440:	e7c3      	b.n	80063ca <HAL_TIM_IC_Start_IT+0x10a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006442:	6899      	ldr	r1, [r3, #8]
 8006444:	4a0b      	ldr	r2, [pc, #44]	; (8006474 <HAL_TIM_IC_Start_IT+0x1b4>)
 8006446:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006448:	2a06      	cmp	r2, #6
 800644a:	d00c      	beq.n	8006466 <HAL_TIM_IC_Start_IT+0x1a6>
 800644c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006450:	d00b      	beq.n	800646a <HAL_TIM_IC_Start_IT+0x1aa>
        __HAL_TIM_ENABLE(htim);
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	f042 0201 	orr.w	r2, r2, #1
 8006458:	601a      	str	r2, [r3, #0]
 800645a:	2000      	movs	r0, #0
 800645c:	e000      	b.n	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
    return HAL_ERROR;
 800645e:	2001      	movs	r0, #1
}
 8006460:	bd10      	pop	{r4, pc}
  switch (Channel)
 8006462:	4610      	mov	r0, r2
 8006464:	e7fc      	b.n	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
 8006466:	2000      	movs	r0, #0
 8006468:	e7fa      	b.n	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
 800646a:	2000      	movs	r0, #0
 800646c:	e7f8      	b.n	8006460 <HAL_TIM_IC_Start_IT+0x1a0>
 800646e:	bf00      	nop
 8006470:	40012c00 	.word	0x40012c00
 8006474:	00010007 	.word	0x00010007

08006478 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006478:	f001 011f 	and.w	r1, r1, #31
 800647c:	2304      	movs	r3, #4
 800647e:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006482:	6a03      	ldr	r3, [r0, #32]
 8006484:	ea23 030c 	bic.w	r3, r3, ip
 8006488:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800648a:	6a03      	ldr	r3, [r0, #32]
 800648c:	fa02 f101 	lsl.w	r1, r2, r1
 8006490:	430b      	orrs	r3, r1
 8006492:	6203      	str	r3, [r0, #32]
}
 8006494:	4770      	bx	lr
	...

08006498 <HAL_TIMEx_PWMN_Start>:
{
 8006498:	b510      	push	{r4, lr}
 800649a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800649c:	4608      	mov	r0, r1
 800649e:	2900      	cmp	r1, #0
 80064a0:	d13b      	bne.n	800651a <HAL_TIMEx_PWMN_Start+0x82>
 80064a2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	bf18      	it	ne
 80064ac:	2301      	movne	r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d16a      	bne.n	8006588 <HAL_TIMEx_PWMN_Start+0xf0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064b2:	2800      	cmp	r0, #0
 80064b4:	d14a      	bne.n	800654c <HAL_TIMEx_PWMN_Start+0xb4>
 80064b6:	2302      	movs	r3, #2
 80064b8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80064bc:	2204      	movs	r2, #4
 80064be:	4601      	mov	r1, r0
 80064c0:	6820      	ldr	r0, [r4, #0]
 80064c2:	f7ff ffd9 	bl	8006478 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80064c6:	6822      	ldr	r2, [r4, #0]
 80064c8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80064ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064ce:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	4a30      	ldr	r2, [pc, #192]	; (8006594 <HAL_TIMEx_PWMN_Start+0xfc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d049      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064dc:	d046      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064de:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d042      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d03e      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d03a      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064f6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d036      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 80064fe:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006502:	4293      	cmp	r3, r2
 8006504:	d032      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
 8006506:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800650a:	4293      	cmp	r3, r2
 800650c:	d02e      	beq.n	800656c <HAL_TIMEx_PWMN_Start+0xd4>
    __HAL_TIM_ENABLE(htim);
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	f042 0201 	orr.w	r2, r2, #1
 8006514:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006516:	2000      	movs	r0, #0
 8006518:	e037      	b.n	800658a <HAL_TIMEx_PWMN_Start+0xf2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800651a:	2904      	cmp	r1, #4
 800651c:	d008      	beq.n	8006530 <HAL_TIMEx_PWMN_Start+0x98>
 800651e:	2908      	cmp	r1, #8
 8006520:	d00d      	beq.n	800653e <HAL_TIMEx_PWMN_Start+0xa6>
 8006522:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8006526:	b2db      	uxtb	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	bf18      	it	ne
 800652c:	2301      	movne	r3, #1
 800652e:	e7be      	b.n	80064ae <HAL_TIMEx_PWMN_Start+0x16>
 8006530:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006534:	b2db      	uxtb	r3, r3
 8006536:	3b01      	subs	r3, #1
 8006538:	bf18      	it	ne
 800653a:	2301      	movne	r3, #1
 800653c:	e7b7      	b.n	80064ae <HAL_TIMEx_PWMN_Start+0x16>
 800653e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006542:	b2db      	uxtb	r3, r3
 8006544:	3b01      	subs	r3, #1
 8006546:	bf18      	it	ne
 8006548:	2301      	movne	r3, #1
 800654a:	e7b0      	b.n	80064ae <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800654c:	2804      	cmp	r0, #4
 800654e:	d005      	beq.n	800655c <HAL_TIMEx_PWMN_Start+0xc4>
 8006550:	2808      	cmp	r0, #8
 8006552:	d007      	beq.n	8006564 <HAL_TIMEx_PWMN_Start+0xcc>
 8006554:	2302      	movs	r3, #2
 8006556:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 800655a:	e7af      	b.n	80064bc <HAL_TIMEx_PWMN_Start+0x24>
 800655c:	2302      	movs	r3, #2
 800655e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006562:	e7ab      	b.n	80064bc <HAL_TIMEx_PWMN_Start+0x24>
 8006564:	2302      	movs	r3, #2
 8006566:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800656a:	e7a7      	b.n	80064bc <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800656c:	6899      	ldr	r1, [r3, #8]
 800656e:	4a0a      	ldr	r2, [pc, #40]	; (8006598 <HAL_TIMEx_PWMN_Start+0x100>)
 8006570:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006572:	2a06      	cmp	r2, #6
 8006574:	d00a      	beq.n	800658c <HAL_TIMEx_PWMN_Start+0xf4>
 8006576:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800657a:	d009      	beq.n	8006590 <HAL_TIMEx_PWMN_Start+0xf8>
      __HAL_TIM_ENABLE(htim);
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	f042 0201 	orr.w	r2, r2, #1
 8006582:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006584:	2000      	movs	r0, #0
 8006586:	e000      	b.n	800658a <HAL_TIMEx_PWMN_Start+0xf2>
    return HAL_ERROR;
 8006588:	2001      	movs	r0, #1
}
 800658a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800658c:	2000      	movs	r0, #0
 800658e:	e7fc      	b.n	800658a <HAL_TIMEx_PWMN_Start+0xf2>
 8006590:	2000      	movs	r0, #0
 8006592:	e7fa      	b.n	800658a <HAL_TIMEx_PWMN_Start+0xf2>
 8006594:	40012c00 	.word	0x40012c00
 8006598:	00010007 	.word	0x00010007

0800659c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800659c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d04c      	beq.n	800663e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 80065a4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80065a6:	2301      	movs	r3, #1
 80065a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80065ac:	2302      	movs	r3, #2
 80065ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80065b2:	6802      	ldr	r2, [r0, #0]
 80065b4:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80065b6:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065b8:	4d22      	ldr	r5, [pc, #136]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80065ba:	42aa      	cmp	r2, r5
 80065bc:	d007      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80065be:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80065c2:	42aa      	cmp	r2, r5
 80065c4:	d003      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80065c6:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80065ca:	42aa      	cmp	r2, r5
 80065cc:	d103      	bne.n	80065d6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065d2:	684d      	ldr	r5, [r1, #4]
 80065d4:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80065d6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80065da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065de:	680d      	ldr	r5, [r1, #0]
 80065e0:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80065e2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e4:	6803      	ldr	r3, [r0, #0]
 80065e6:	4a17      	ldr	r2, [pc, #92]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d01a      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f0:	d017      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80065f2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d013      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80065fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00f      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8006602:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006606:	4293      	cmp	r3, r2
 8006608:	d00b      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800660a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800660e:	4293      	cmp	r3, r2
 8006610:	d007      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8006612:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006616:	4293      	cmp	r3, r2
 8006618:	d003      	beq.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800661a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800661e:	4293      	cmp	r3, r2
 8006620:	d104      	bne.n	800662c <HAL_TIMEx_MasterConfigSynchronization+0x90>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006622:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006626:	688a      	ldr	r2, [r1, #8]
 8006628:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 800662a:	609c      	str	r4, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800662c:	2301      	movs	r3, #1
 800662e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006632:	2300      	movs	r3, #0
 8006634:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8006638:	4618      	mov	r0, r3
}
 800663a:	bc30      	pop	{r4, r5}
 800663c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800663e:	2002      	movs	r0, #2
}
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	40012c00 	.word	0x40012c00

08006648 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8006648:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800664c:	2b01      	cmp	r3, #1
 800664e:	d060      	beq.n	8006712 <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 8006650:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006652:	2301      	movs	r3, #1
 8006654:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006658:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800665a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800665e:	688a      	ldr	r2, [r1, #8]
 8006660:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006662:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006666:	684a      	ldr	r2, [r1, #4]
 8006668:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800666a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800666e:	680a      	ldr	r2, [r1, #0]
 8006670:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006672:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006676:	690a      	ldr	r2, [r1, #16]
 8006678:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800667a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800667e:	694a      	ldr	r2, [r1, #20]
 8006680:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006682:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006686:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006688:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800668a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800668e:	698a      	ldr	r2, [r1, #24]
 8006690:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006694:	6802      	ldr	r2, [r0, #0]
 8006696:	4c20      	ldr	r4, [pc, #128]	; (8006718 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8006698:	42a2      	cmp	r2, r4
 800669a:	d007      	beq.n	80066ac <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800669c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80066a0:	42a2      	cmp	r2, r4
 80066a2:	d003      	beq.n	80066ac <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80066a4:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80066a8:	42a2      	cmp	r2, r4
 80066aa:	d103      	bne.n	80066b4 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80066ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066b0:	69cc      	ldr	r4, [r1, #28]
 80066b2:	4323      	orrs	r3, r4
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80066b4:	4c18      	ldr	r4, [pc, #96]	; (8006718 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80066b6:	42a2      	cmp	r2, r4
 80066b8:	d007      	beq.n	80066ca <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 80066ba:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80066be:	42a2      	cmp	r2, r4
 80066c0:	d003      	beq.n	80066ca <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 80066c2:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80066c6:	42a2      	cmp	r2, r4
 80066c8:	d11b      	bne.n	8006702 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80066ca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80066ce:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80066d0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80066d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066d8:	6a0c      	ldr	r4, [r1, #32]
 80066da:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80066dc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80066e0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80066e2:	4323      	orrs	r3, r4
    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80066e4:	4c0c      	ldr	r4, [pc, #48]	; (8006718 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80066e6:	42a2      	cmp	r2, r4
 80066e8:	d007      	beq.n	80066fa <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 80066ea:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80066ee:	42a2      	cmp	r2, r4
 80066f0:	d003      	beq.n	80066fa <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 80066f2:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80066f6:	42a2      	cmp	r2, r4
 80066f8:	d103      	bne.n	8006702 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80066fa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80066fe:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8006700:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8006702:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8006704:	2300      	movs	r3, #0
 8006706:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800670a:	4618      	mov	r0, r3
}
 800670c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006710:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006712:	2002      	movs	r0, #2
}
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40012c00 	.word	0x40012c00

0800671c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800671c:	b570      	push	{r4, r5, r6, lr}
 800671e:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006720:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006722:	6883      	ldr	r3, [r0, #8]
 8006724:	6902      	ldr	r2, [r0, #16]
 8006726:	4313      	orrs	r3, r2
 8006728:	6942      	ldr	r2, [r0, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	69c2      	ldr	r2, [r0, #28]
 800672e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006730:	6808      	ldr	r0, [r1, #0]
 8006732:	4a96      	ldr	r2, [pc, #600]	; (800698c <UART_SetConfig+0x270>)
 8006734:	4002      	ands	r2, r0
 8006736:	4313      	orrs	r3, r2
 8006738:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800673a:	6822      	ldr	r2, [r4, #0]
 800673c:	6853      	ldr	r3, [r2, #4]
 800673e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006742:	68e1      	ldr	r1, [r4, #12]
 8006744:	430b      	orrs	r3, r1
 8006746:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006748:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800674a:	6822      	ldr	r2, [r4, #0]
 800674c:	4b90      	ldr	r3, [pc, #576]	; (8006990 <UART_SetConfig+0x274>)
 800674e:	429a      	cmp	r2, r3
 8006750:	d001      	beq.n	8006756 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006752:	6a23      	ldr	r3, [r4, #32]
 8006754:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006756:	6893      	ldr	r3, [r2, #8]
 8006758:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800675c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006760:	430b      	orrs	r3, r1
 8006762:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006764:	6822      	ldr	r2, [r4, #0]
 8006766:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8006768:	f023 030f 	bic.w	r3, r3, #15
 800676c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800676e:	430b      	orrs	r3, r1
 8006770:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	4a87      	ldr	r2, [pc, #540]	; (8006994 <UART_SetConfig+0x278>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d010      	beq.n	800679c <UART_SetConfig+0x80>
 800677a:	4a87      	ldr	r2, [pc, #540]	; (8006998 <UART_SetConfig+0x27c>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d021      	beq.n	80067c4 <UART_SetConfig+0xa8>
 8006780:	4a86      	ldr	r2, [pc, #536]	; (800699c <UART_SetConfig+0x280>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d037      	beq.n	80067f6 <UART_SetConfig+0xda>
 8006786:	4a86      	ldr	r2, [pc, #536]	; (80069a0 <UART_SetConfig+0x284>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d05c      	beq.n	8006846 <UART_SetConfig+0x12a>
 800678c:	4a85      	ldr	r2, [pc, #532]	; (80069a4 <UART_SetConfig+0x288>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d06b      	beq.n	800686a <UART_SetConfig+0x14e>
 8006792:	4a7f      	ldr	r2, [pc, #508]	; (8006990 <UART_SetConfig+0x274>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d07d      	beq.n	8006894 <UART_SetConfig+0x178>
 8006798:	2210      	movs	r2, #16
 800679a:	e03a      	b.n	8006812 <UART_SetConfig+0xf6>
 800679c:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80067a0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80067a4:	f002 0203 	and.w	r2, r2, #3
 80067a8:	2a03      	cmp	r2, #3
 80067aa:	d809      	bhi.n	80067c0 <UART_SetConfig+0xa4>
 80067ac:	e8df f002 	tbb	[pc, r2]
 80067b0:	06870402 	.word	0x06870402
 80067b4:	2201      	movs	r2, #1
 80067b6:	e02c      	b.n	8006812 <UART_SetConfig+0xf6>
 80067b8:	2204      	movs	r2, #4
 80067ba:	e02a      	b.n	8006812 <UART_SetConfig+0xf6>
 80067bc:	2208      	movs	r2, #8
 80067be:	e028      	b.n	8006812 <UART_SetConfig+0xf6>
 80067c0:	2210      	movs	r2, #16
 80067c2:	e026      	b.n	8006812 <UART_SetConfig+0xf6>
 80067c4:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 80067c8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80067cc:	f002 020c 	and.w	r2, r2, #12
 80067d0:	2a0c      	cmp	r2, #12
 80067d2:	d80e      	bhi.n	80067f2 <UART_SetConfig+0xd6>
 80067d4:	e8df f002 	tbb	[pc, r2]
 80067d8:	0d0d0d07 	.word	0x0d0d0d07
 80067dc:	0d0d0d09 	.word	0x0d0d0d09
 80067e0:	0d0d0d75 	.word	0x0d0d0d75
 80067e4:	0b          	.byte	0x0b
 80067e5:	00          	.byte	0x00
 80067e6:	2200      	movs	r2, #0
 80067e8:	e013      	b.n	8006812 <UART_SetConfig+0xf6>
 80067ea:	2204      	movs	r2, #4
 80067ec:	e011      	b.n	8006812 <UART_SetConfig+0xf6>
 80067ee:	2208      	movs	r2, #8
 80067f0:	e00f      	b.n	8006812 <UART_SetConfig+0xf6>
 80067f2:	2210      	movs	r2, #16
 80067f4:	e00d      	b.n	8006812 <UART_SetConfig+0xf6>
 80067f6:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 80067fa:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80067fe:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8006802:	2a20      	cmp	r2, #32
 8006804:	d05f      	beq.n	80068c6 <UART_SetConfig+0x1aa>
 8006806:	d81a      	bhi.n	800683e <UART_SetConfig+0x122>
 8006808:	2a00      	cmp	r2, #0
 800680a:	d05e      	beq.n	80068ca <UART_SetConfig+0x1ae>
 800680c:	2a10      	cmp	r2, #16
 800680e:	d15e      	bne.n	80068ce <UART_SetConfig+0x1b2>
 8006810:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006812:	495f      	ldr	r1, [pc, #380]	; (8006990 <UART_SetConfig+0x274>)
 8006814:	428b      	cmp	r3, r1
 8006816:	d076      	beq.n	8006906 <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006818:	69e0      	ldr	r0, [r4, #28]
 800681a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800681e:	f000 80c9 	beq.w	80069b4 <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006822:	2a08      	cmp	r2, #8
 8006824:	f200 8134 	bhi.w	8006a90 <UART_SetConfig+0x374>
 8006828:	e8df f012 	tbh	[pc, r2, lsl #1]
 800682c:	011900f7 	.word	0x011900f7
 8006830:	013200f5 	.word	0x013200f5
 8006834:	0132011c 	.word	0x0132011c
 8006838:	01320132 	.word	0x01320132
 800683c:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 800683e:	2a30      	cmp	r2, #48	; 0x30
 8006840:	d147      	bne.n	80068d2 <UART_SetConfig+0x1b6>
 8006842:	2208      	movs	r2, #8
 8006844:	e7e5      	b.n	8006812 <UART_SetConfig+0xf6>
 8006846:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800684a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800684e:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8006852:	2a80      	cmp	r2, #128	; 0x80
 8006854:	d03f      	beq.n	80068d6 <UART_SetConfig+0x1ba>
 8006856:	d804      	bhi.n	8006862 <UART_SetConfig+0x146>
 8006858:	b3fa      	cbz	r2, 80068da <UART_SetConfig+0x1be>
 800685a:	2a40      	cmp	r2, #64	; 0x40
 800685c:	d13f      	bne.n	80068de <UART_SetConfig+0x1c2>
 800685e:	2204      	movs	r2, #4
 8006860:	e7d7      	b.n	8006812 <UART_SetConfig+0xf6>
 8006862:	2ac0      	cmp	r2, #192	; 0xc0
 8006864:	d13d      	bne.n	80068e2 <UART_SetConfig+0x1c6>
 8006866:	2208      	movs	r2, #8
 8006868:	e7d3      	b.n	8006812 <UART_SetConfig+0xf6>
 800686a:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800686e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006872:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8006876:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800687a:	d034      	beq.n	80068e6 <UART_SetConfig+0x1ca>
 800687c:	d805      	bhi.n	800688a <UART_SetConfig+0x16e>
 800687e:	b3a2      	cbz	r2, 80068ea <UART_SetConfig+0x1ce>
 8006880:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8006884:	d133      	bne.n	80068ee <UART_SetConfig+0x1d2>
 8006886:	2204      	movs	r2, #4
 8006888:	e7c3      	b.n	8006812 <UART_SetConfig+0xf6>
 800688a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800688e:	d130      	bne.n	80068f2 <UART_SetConfig+0x1d6>
 8006890:	2208      	movs	r2, #8
 8006892:	e7be      	b.n	8006812 <UART_SetConfig+0xf6>
 8006894:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8006898:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800689c:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80068a0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80068a4:	d027      	beq.n	80068f6 <UART_SetConfig+0x1da>
 80068a6:	d805      	bhi.n	80068b4 <UART_SetConfig+0x198>
 80068a8:	b33a      	cbz	r2, 80068fa <UART_SetConfig+0x1de>
 80068aa:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80068ae:	d126      	bne.n	80068fe <UART_SetConfig+0x1e2>
 80068b0:	2204      	movs	r2, #4
 80068b2:	e7ae      	b.n	8006812 <UART_SetConfig+0xf6>
 80068b4:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80068b8:	d123      	bne.n	8006902 <UART_SetConfig+0x1e6>
 80068ba:	2208      	movs	r2, #8
 80068bc:	e7a9      	b.n	8006812 <UART_SetConfig+0xf6>
 80068be:	2202      	movs	r2, #2
 80068c0:	e7a7      	b.n	8006812 <UART_SetConfig+0xf6>
 80068c2:	2202      	movs	r2, #2
 80068c4:	e7a5      	b.n	8006812 <UART_SetConfig+0xf6>
 80068c6:	2202      	movs	r2, #2
 80068c8:	e7a3      	b.n	8006812 <UART_SetConfig+0xf6>
 80068ca:	2200      	movs	r2, #0
 80068cc:	e7a1      	b.n	8006812 <UART_SetConfig+0xf6>
 80068ce:	2210      	movs	r2, #16
 80068d0:	e79f      	b.n	8006812 <UART_SetConfig+0xf6>
 80068d2:	2210      	movs	r2, #16
 80068d4:	e79d      	b.n	8006812 <UART_SetConfig+0xf6>
 80068d6:	2202      	movs	r2, #2
 80068d8:	e79b      	b.n	8006812 <UART_SetConfig+0xf6>
 80068da:	2200      	movs	r2, #0
 80068dc:	e799      	b.n	8006812 <UART_SetConfig+0xf6>
 80068de:	2210      	movs	r2, #16
 80068e0:	e797      	b.n	8006812 <UART_SetConfig+0xf6>
 80068e2:	2210      	movs	r2, #16
 80068e4:	e795      	b.n	8006812 <UART_SetConfig+0xf6>
 80068e6:	2202      	movs	r2, #2
 80068e8:	e793      	b.n	8006812 <UART_SetConfig+0xf6>
 80068ea:	2200      	movs	r2, #0
 80068ec:	e791      	b.n	8006812 <UART_SetConfig+0xf6>
 80068ee:	2210      	movs	r2, #16
 80068f0:	e78f      	b.n	8006812 <UART_SetConfig+0xf6>
 80068f2:	2210      	movs	r2, #16
 80068f4:	e78d      	b.n	8006812 <UART_SetConfig+0xf6>
 80068f6:	2202      	movs	r2, #2
 80068f8:	e78b      	b.n	8006812 <UART_SetConfig+0xf6>
 80068fa:	2200      	movs	r2, #0
 80068fc:	e789      	b.n	8006812 <UART_SetConfig+0xf6>
 80068fe:	2210      	movs	r2, #16
 8006900:	e787      	b.n	8006812 <UART_SetConfig+0xf6>
 8006902:	2210      	movs	r2, #16
 8006904:	e785      	b.n	8006812 <UART_SetConfig+0xf6>
    switch (clocksource)
 8006906:	2a08      	cmp	r2, #8
 8006908:	f200 80b2 	bhi.w	8006a70 <UART_SetConfig+0x354>
 800690c:	e8df f002 	tbb	[pc, r2]
 8006910:	b03bb008 	.word	0xb03bb008
 8006914:	b0b0b038 	.word	0xb0b0b038
 8006918:	05          	.byte	0x05
 8006919:	00          	.byte	0x00
 800691a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800691e:	e004      	b.n	800692a <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006920:	f7fe fd3c 	bl	800539c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006924:	2800      	cmp	r0, #0
 8006926:	f000 80a5 	beq.w	8006a74 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800692a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800692c:	4b1e      	ldr	r3, [pc, #120]	; (80069a8 <UART_SetConfig+0x28c>)
 800692e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006932:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006936:	6865      	ldr	r5, [r4, #4]
 8006938:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800693c:	4299      	cmp	r1, r3
 800693e:	f200 809b 	bhi.w	8006a78 <UART_SetConfig+0x35c>
 8006942:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006946:	f200 8099 	bhi.w	8006a7c <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800694a:	2600      	movs	r6, #0
 800694c:	4633      	mov	r3, r6
 800694e:	4631      	mov	r1, r6
 8006950:	f7f9 ff98 	bl	8000884 <__aeabi_uldivmod>
 8006954:	0209      	lsls	r1, r1, #8
 8006956:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800695a:	0200      	lsls	r0, r0, #8
 800695c:	086b      	lsrs	r3, r5, #1
 800695e:	18c0      	adds	r0, r0, r3
 8006960:	462a      	mov	r2, r5
 8006962:	4633      	mov	r3, r6
 8006964:	f141 0100 	adc.w	r1, r1, #0
 8006968:	f7f9 ff8c 	bl	8000884 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800696c:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8006970:	4b0e      	ldr	r3, [pc, #56]	; (80069ac <UART_SetConfig+0x290>)
 8006972:	429a      	cmp	r2, r3
 8006974:	f200 8084 	bhi.w	8006a80 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8006978:	6823      	ldr	r3, [r4, #0]
 800697a:	60d8      	str	r0, [r3, #12]
 800697c:	4630      	mov	r0, r6
 800697e:	e065      	b.n	8006a4c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 8006980:	f7fe fbc6 	bl	8005110 <HAL_RCC_GetSysClockFreq>
        break;
 8006984:	e7ce      	b.n	8006924 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8006986:	480a      	ldr	r0, [pc, #40]	; (80069b0 <UART_SetConfig+0x294>)
 8006988:	e7cf      	b.n	800692a <UART_SetConfig+0x20e>
 800698a:	bf00      	nop
 800698c:	cfff69f3 	.word	0xcfff69f3
 8006990:	40008000 	.word	0x40008000
 8006994:	40013800 	.word	0x40013800
 8006998:	40004400 	.word	0x40004400
 800699c:	40004800 	.word	0x40004800
 80069a0:	40004c00 	.word	0x40004c00
 80069a4:	40005000 	.word	0x40005000
 80069a8:	08007e8c 	.word	0x08007e8c
 80069ac:	000ffcff 	.word	0x000ffcff
 80069b0:	00f42400 	.word	0x00f42400
    switch (clocksource)
 80069b4:	2a08      	cmp	r2, #8
 80069b6:	d865      	bhi.n	8006a84 <UART_SetConfig+0x368>
 80069b8:	e8df f002 	tbb	[pc, r2]
 80069bc:	64052707 	.word	0x64052707
 80069c0:	6464642a 	.word	0x6464642a
 80069c4:	0b          	.byte	0x0b
 80069c5:	00          	.byte	0x00
 80069c6:	4835      	ldr	r0, [pc, #212]	; (8006a9c <UART_SetConfig+0x380>)
 80069c8:	e003      	b.n	80069d2 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ca:	f7fe fce7 	bl	800539c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80069ce:	2800      	cmp	r0, #0
 80069d0:	d05a      	beq.n	8006a88 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80069d4:	4b32      	ldr	r3, [pc, #200]	; (8006aa0 <UART_SetConfig+0x384>)
 80069d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80069da:	fbb0 f0f3 	udiv	r0, r0, r3
 80069de:	6862      	ldr	r2, [r4, #4]
 80069e0:	0853      	lsrs	r3, r2, #1
 80069e2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80069e6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069ea:	f1a0 0210 	sub.w	r2, r0, #16
 80069ee:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d84a      	bhi.n	8006a8c <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069f6:	b283      	uxth	r3, r0
 80069f8:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069fc:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8006a00:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	60d8      	str	r0, [r3, #12]
 8006a06:	2000      	movs	r0, #0
 8006a08:	e020      	b.n	8006a4c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a0a:	f7fe fcd9 	bl	80053c0 <HAL_RCC_GetPCLK2Freq>
        break;
 8006a0e:	e7de      	b.n	80069ce <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8006a10:	f7fe fb7e 	bl	8005110 <HAL_RCC_GetSysClockFreq>
        break;
 8006a14:	e7db      	b.n	80069ce <UART_SetConfig+0x2b2>
    switch (clocksource)
 8006a16:	4821      	ldr	r0, [pc, #132]	; (8006a9c <UART_SetConfig+0x380>)
 8006a18:	e003      	b.n	8006a22 <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a1a:	f7fe fcbf 	bl	800539c <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8006a1e:	2800      	cmp	r0, #0
 8006a20:	d038      	beq.n	8006a94 <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a22:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006a24:	4b1e      	ldr	r3, [pc, #120]	; (8006aa0 <UART_SetConfig+0x384>)
 8006a26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006a2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8006a2e:	6863      	ldr	r3, [r4, #4]
 8006a30:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006a34:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a38:	f1a0 0210 	sub.w	r2, r0, #16
 8006a3c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d829      	bhi.n	8006a98 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a44:	6823      	ldr	r3, [r4, #0]
 8006a46:	b280      	uxth	r0, r0
 8006a48:	60d8      	str	r0, [r3, #12]
 8006a4a:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006a52:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a56:	2300      	movs	r3, #0
 8006a58:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8006a5a:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 8006a5c:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a5e:	f7fe fcaf 	bl	80053c0 <HAL_RCC_GetPCLK2Freq>
        break;
 8006a62:	e7dc      	b.n	8006a1e <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8006a64:	f7fe fb54 	bl	8005110 <HAL_RCC_GetSysClockFreq>
        break;
 8006a68:	e7d9      	b.n	8006a1e <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 8006a6a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006a6e:	e7d8      	b.n	8006a22 <UART_SetConfig+0x306>
    switch (clocksource)
 8006a70:	2001      	movs	r0, #1
 8006a72:	e7eb      	b.n	8006a4c <UART_SetConfig+0x330>
 8006a74:	2000      	movs	r0, #0
 8006a76:	e7e9      	b.n	8006a4c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8006a78:	2001      	movs	r0, #1
 8006a7a:	e7e7      	b.n	8006a4c <UART_SetConfig+0x330>
 8006a7c:	2001      	movs	r0, #1
 8006a7e:	e7e5      	b.n	8006a4c <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 8006a80:	2001      	movs	r0, #1
 8006a82:	e7e3      	b.n	8006a4c <UART_SetConfig+0x330>
    switch (clocksource)
 8006a84:	2001      	movs	r0, #1
 8006a86:	e7e1      	b.n	8006a4c <UART_SetConfig+0x330>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	e7df      	b.n	8006a4c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8006a8c:	2001      	movs	r0, #1
 8006a8e:	e7dd      	b.n	8006a4c <UART_SetConfig+0x330>
    switch (clocksource)
 8006a90:	2001      	movs	r0, #1
 8006a92:	e7db      	b.n	8006a4c <UART_SetConfig+0x330>
 8006a94:	2000      	movs	r0, #0
 8006a96:	e7d9      	b.n	8006a4c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8006a98:	2001      	movs	r0, #1
 8006a9a:	e7d7      	b.n	8006a4c <UART_SetConfig+0x330>
 8006a9c:	00f42400 	.word	0x00f42400
 8006aa0:	08007e8c 	.word	0x08007e8c

08006aa4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aa4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006aa6:	f013 0f01 	tst.w	r3, #1
 8006aaa:	d006      	beq.n	8006aba <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006aac:	6802      	ldr	r2, [r0, #0]
 8006aae:	6853      	ldr	r3, [r2, #4]
 8006ab0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006ab4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006ab6:	430b      	orrs	r3, r1
 8006ab8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006abc:	f013 0f02 	tst.w	r3, #2
 8006ac0:	d006      	beq.n	8006ad0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ac2:	6802      	ldr	r2, [r0, #0]
 8006ac4:	6853      	ldr	r3, [r2, #4]
 8006ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aca:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8006acc:	430b      	orrs	r3, r1
 8006ace:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ad0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006ad2:	f013 0f04 	tst.w	r3, #4
 8006ad6:	d006      	beq.n	8006ae6 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ad8:	6802      	ldr	r2, [r0, #0]
 8006ada:	6853      	ldr	r3, [r2, #4]
 8006adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ae0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006ae2:	430b      	orrs	r3, r1
 8006ae4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ae6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006ae8:	f013 0f08 	tst.w	r3, #8
 8006aec:	d006      	beq.n	8006afc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006aee:	6802      	ldr	r2, [r0, #0]
 8006af0:	6853      	ldr	r3, [r2, #4]
 8006af2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006af6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006af8:	430b      	orrs	r3, r1
 8006afa:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006afc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006afe:	f013 0f10 	tst.w	r3, #16
 8006b02:	d006      	beq.n	8006b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b04:	6802      	ldr	r2, [r0, #0]
 8006b06:	6893      	ldr	r3, [r2, #8]
 8006b08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b0c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006b0e:	430b      	orrs	r3, r1
 8006b10:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b12:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006b14:	f013 0f20 	tst.w	r3, #32
 8006b18:	d006      	beq.n	8006b28 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b1a:	6802      	ldr	r2, [r0, #0]
 8006b1c:	6893      	ldr	r3, [r2, #8]
 8006b1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b22:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006b24:	430b      	orrs	r3, r1
 8006b26:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b28:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006b2a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006b2e:	d00a      	beq.n	8006b46 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b30:	6802      	ldr	r2, [r0, #0]
 8006b32:	6853      	ldr	r3, [r2, #4]
 8006b34:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b38:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006b3a:	430b      	orrs	r3, r1
 8006b3c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b3e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b44:	d00b      	beq.n	8006b5e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b46:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006b48:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006b4c:	d006      	beq.n	8006b5c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b4e:	6802      	ldr	r2, [r0, #0]
 8006b50:	6853      	ldr	r3, [r2, #4]
 8006b52:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006b56:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006b58:	430b      	orrs	r3, r1
 8006b5a:	6053      	str	r3, [r2, #4]
  }
}
 8006b5c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b5e:	6802      	ldr	r2, [r0, #0]
 8006b60:	6853      	ldr	r3, [r2, #4]
 8006b62:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006b66:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006b68:	430b      	orrs	r3, r1
 8006b6a:	6053      	str	r3, [r2, #4]
 8006b6c:	e7eb      	b.n	8006b46 <UART_AdvFeatureConfig+0xa2>

08006b6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b6e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b72:	4605      	mov	r5, r0
 8006b74:	460f      	mov	r7, r1
 8006b76:	4616      	mov	r6, r2
 8006b78:	4699      	mov	r9, r3
 8006b7a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b7e:	682c      	ldr	r4, [r5, #0]
 8006b80:	69e4      	ldr	r4, [r4, #28]
 8006b82:	ea37 0304 	bics.w	r3, r7, r4
 8006b86:	bf0c      	ite	eq
 8006b88:	f04f 0c01 	moveq.w	ip, #1
 8006b8c:	f04f 0c00 	movne.w	ip, #0
 8006b90:	45b4      	cmp	ip, r6
 8006b92:	d157      	bne.n	8006c44 <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b94:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006b98:	d0f1      	beq.n	8006b7e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b9a:	f7fb ffa1 	bl	8002ae0 <HAL_GetTick>
 8006b9e:	eba0 0009 	sub.w	r0, r0, r9
 8006ba2:	4540      	cmp	r0, r8
 8006ba4:	d82f      	bhi.n	8006c06 <UART_WaitOnFlagUntilTimeout+0x98>
 8006ba6:	f1b8 0f00 	cmp.w	r8, #0
 8006baa:	d02c      	beq.n	8006c06 <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	f012 0f04 	tst.w	r2, #4
 8006bb4:	d0e3      	beq.n	8006b7e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bb6:	69da      	ldr	r2, [r3, #28]
 8006bb8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006bbc:	d0df      	beq.n	8006b7e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bc2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006bc4:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	e852 3f00 	ldrex	r3, [r2]
 8006bca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	e842 3100 	strex	r1, r3, [r2]
 8006bd2:	2900      	cmp	r1, #0
 8006bd4:	d1f6      	bne.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd6:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	f102 0308 	add.w	r3, r2, #8
 8006bdc:	e853 3f00 	ldrex	r3, [r3]
 8006be0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	3208      	adds	r2, #8
 8006be6:	e842 3100 	strex	r1, r3, [r2]
 8006bea:	2900      	cmp	r1, #0
 8006bec:	d1f3      	bne.n	8006bd6 <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 8006bee:	2320      	movs	r3, #32
 8006bf0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006bf4:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006bf8:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 8006c02:	2003      	movs	r0, #3
 8006c04:	e01f      	b.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c06:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c08:	e852 3f00 	ldrex	r3, [r2]
 8006c0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c10:	e842 3100 	strex	r1, r3, [r2]
 8006c14:	2900      	cmp	r1, #0
 8006c16:	d1f6      	bne.n	8006c06 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c18:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	f102 0308 	add.w	r3, r2, #8
 8006c1e:	e853 3f00 	ldrex	r3, [r3]
 8006c22:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	3208      	adds	r2, #8
 8006c28:	e842 3100 	strex	r1, r3, [r2]
 8006c2c:	2900      	cmp	r1, #0
 8006c2e:	d1f3      	bne.n	8006c18 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 8006c30:	2320      	movs	r3, #32
 8006c32:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006c36:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8006c40:	2003      	movs	r0, #3
 8006c42:	e000      	b.n	8006c46 <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 8006c44:	2000      	movs	r0, #0
}
 8006c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006c4a <UART_CheckIdleState>:
{
 8006c4a:	b530      	push	{r4, r5, lr}
 8006c4c:	b083      	sub	sp, #12
 8006c4e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c50:	2300      	movs	r3, #0
 8006c52:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8006c56:	f7fb ff43 	bl	8002ae0 <HAL_GetTick>
 8006c5a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	6812      	ldr	r2, [r2, #0]
 8006c60:	f012 0f08 	tst.w	r2, #8
 8006c64:	d10f      	bne.n	8006c86 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f013 0f04 	tst.w	r3, #4
 8006c6e:	d118      	bne.n	8006ca2 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8006c70:	2320      	movs	r3, #32
 8006c72:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006c76:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8006c7e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006c82:	b003      	add	sp, #12
 8006c84:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c94:	4620      	mov	r0, r4
 8006c96:	f7ff ff6a 	bl	8006b6e <UART_WaitOnFlagUntilTimeout>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	d0e3      	beq.n	8006c66 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8006c9e:	2003      	movs	r0, #3
 8006ca0:	e7ef      	b.n	8006c82 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ca2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	462b      	mov	r3, r5
 8006caa:	2200      	movs	r2, #0
 8006cac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f7ff ff5c 	bl	8006b6e <UART_WaitOnFlagUntilTimeout>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d0da      	beq.n	8006c70 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8006cba:	2003      	movs	r0, #3
 8006cbc:	e7e1      	b.n	8006c82 <UART_CheckIdleState+0x38>

08006cbe <HAL_UART_Init>:
  if (huart == NULL)
 8006cbe:	b378      	cbz	r0, 8006d20 <HAL_UART_Init+0x62>
{
 8006cc0:	b510      	push	{r4, lr}
 8006cc2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006cc4:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8006cc8:	b30b      	cbz	r3, 8006d0e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8006cca:	2324      	movs	r3, #36	; 0x24
 8006ccc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8006cd0:	6822      	ldr	r2, [r4, #0]
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	f023 0301 	bic.w	r3, r3, #1
 8006cd8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f7ff fd1e 	bl	800671c <UART_SetConfig>
 8006ce0:	2801      	cmp	r0, #1
 8006ce2:	d013      	beq.n	8006d0c <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ce4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006ce6:	b9bb      	cbnz	r3, 8006d18 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce8:	6822      	ldr	r2, [r4, #0]
 8006cea:	6853      	ldr	r3, [r2, #4]
 8006cec:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006cf0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf2:	6822      	ldr	r2, [r4, #0]
 8006cf4:	6893      	ldr	r3, [r2, #8]
 8006cf6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006cfa:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006cfc:	6822      	ldr	r2, [r4, #0]
 8006cfe:	6813      	ldr	r3, [r2, #0]
 8006d00:	f043 0301 	orr.w	r3, r3, #1
 8006d04:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006d06:	4620      	mov	r0, r4
 8006d08:	f7ff ff9f 	bl	8006c4a <UART_CheckIdleState>
}
 8006d0c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006d0e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8006d12:	f7fb fd21 	bl	8002758 <HAL_UART_MspInit>
 8006d16:	e7d8      	b.n	8006cca <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006d18:	4620      	mov	r0, r4
 8006d1a:	f7ff fec3 	bl	8006aa4 <UART_AdvFeatureConfig>
 8006d1e:	e7e3      	b.n	8006ce8 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8006d20:	2001      	movs	r0, #1
}
 8006d22:	4770      	bx	lr

08006d24 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d24:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006d26:	b92b      	cbnz	r3, 8006d34 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d2e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8006d32:	4770      	bx	lr
{
 8006d34:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d36:	6803      	ldr	r3, [r0, #0]
 8006d38:	689a      	ldr	r2, [r3, #8]
 8006d3a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d3e:	6899      	ldr	r1, [r3, #8]
 8006d40:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d42:	4d09      	ldr	r5, [pc, #36]	; (8006d68 <UARTEx_SetNbDataToProcess+0x44>)
 8006d44:	5c6b      	ldrb	r3, [r5, r1]
 8006d46:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d48:	4c08      	ldr	r4, [pc, #32]	; (8006d6c <UARTEx_SetNbDataToProcess+0x48>)
 8006d4a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d4c:	fb93 f3f1 	sdiv	r3, r3, r1
 8006d50:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d54:	5cab      	ldrb	r3, [r5, r2]
 8006d56:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d58:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d5e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006d62:	bc30      	pop	{r4, r5}
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	08007eac 	.word	0x08007eac
 8006d6c:	08007ea4 	.word	0x08007ea4

08006d70 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006d70:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d018      	beq.n	8006daa <HAL_UARTEx_DisableFifoMode+0x3a>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006d7e:	2324      	movs	r3, #36	; 0x24
 8006d80:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d84:	6803      	ldr	r3, [r0, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006d88:	6819      	ldr	r1, [r3, #0]
 8006d8a:	f021 0101 	bic.w	r1, r1, #1
 8006d8e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d90:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d94:	2300      	movs	r3, #0
 8006d96:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d98:	6801      	ldr	r1, [r0, #0]
 8006d9a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006da2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8006da6:	4618      	mov	r0, r3
 8006da8:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006daa:	2002      	movs	r0, #2
}
 8006dac:	4770      	bx	lr

08006dae <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006dae:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006db0:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d01d      	beq.n	8006df4 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006db8:	4604      	mov	r4, r0
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006dc0:	2324      	movs	r3, #36	; 0x24
 8006dc2:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dc6:	6803      	ldr	r3, [r0, #0]
 8006dc8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	f022 0201 	bic.w	r2, r2, #1
 8006dd0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006dd2:	6802      	ldr	r2, [r0, #0]
 8006dd4:	6893      	ldr	r3, [r2, #8]
 8006dd6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006dda:	4319      	orrs	r1, r3
 8006ddc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006dde:	f7ff ffa1 	bl	8006d24 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006de6:	2320      	movs	r3, #32
 8006de8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006dec:	2000      	movs	r0, #0
 8006dee:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006df2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006df4:	2002      	movs	r0, #2
 8006df6:	e7fc      	b.n	8006df2 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006df8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006df8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006dfa:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d01d      	beq.n	8006e3e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006e02:	4604      	mov	r4, r0
 8006e04:	2301      	movs	r3, #1
 8006e06:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006e0a:	2324      	movs	r3, #36	; 0x24
 8006e0c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e10:	6803      	ldr	r3, [r0, #0]
 8006e12:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	f022 0201 	bic.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e1c:	6802      	ldr	r2, [r0, #0]
 8006e1e:	6893      	ldr	r3, [r2, #8]
 8006e20:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006e24:	4319      	orrs	r1, r3
 8006e26:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006e28:	f7ff ff7c 	bl	8006d24 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006e30:	2320      	movs	r3, #32
 8006e32:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006e36:	2000      	movs	r0, #0
 8006e38:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006e3c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006e3e:	2002      	movs	r0, #2
 8006e40:	e7fc      	b.n	8006e3c <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08006e44 <__errno>:
 8006e44:	4b01      	ldr	r3, [pc, #4]	; (8006e4c <__errno+0x8>)
 8006e46:	6818      	ldr	r0, [r3, #0]
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	2000000c 	.word	0x2000000c

08006e50 <__libc_init_array>:
 8006e50:	b570      	push	{r4, r5, r6, lr}
 8006e52:	4d0d      	ldr	r5, [pc, #52]	; (8006e88 <__libc_init_array+0x38>)
 8006e54:	4c0d      	ldr	r4, [pc, #52]	; (8006e8c <__libc_init_array+0x3c>)
 8006e56:	1b64      	subs	r4, r4, r5
 8006e58:	10a4      	asrs	r4, r4, #2
 8006e5a:	2600      	movs	r6, #0
 8006e5c:	42a6      	cmp	r6, r4
 8006e5e:	d109      	bne.n	8006e74 <__libc_init_array+0x24>
 8006e60:	4d0b      	ldr	r5, [pc, #44]	; (8006e90 <__libc_init_array+0x40>)
 8006e62:	4c0c      	ldr	r4, [pc, #48]	; (8006e94 <__libc_init_array+0x44>)
 8006e64:	f000 fffa 	bl	8007e5c <_init>
 8006e68:	1b64      	subs	r4, r4, r5
 8006e6a:	10a4      	asrs	r4, r4, #2
 8006e6c:	2600      	movs	r6, #0
 8006e6e:	42a6      	cmp	r6, r4
 8006e70:	d105      	bne.n	8006e7e <__libc_init_array+0x2e>
 8006e72:	bd70      	pop	{r4, r5, r6, pc}
 8006e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e78:	4798      	blx	r3
 8006e7a:	3601      	adds	r6, #1
 8006e7c:	e7ee      	b.n	8006e5c <__libc_init_array+0xc>
 8006e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e82:	4798      	blx	r3
 8006e84:	3601      	adds	r6, #1
 8006e86:	e7f2      	b.n	8006e6e <__libc_init_array+0x1e>
 8006e88:	080082cc 	.word	0x080082cc
 8006e8c:	080082cc 	.word	0x080082cc
 8006e90:	080082cc 	.word	0x080082cc
 8006e94:	080082d0 	.word	0x080082d0

08006e98 <memset>:
 8006e98:	4402      	add	r2, r0
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d100      	bne.n	8006ea2 <memset+0xa>
 8006ea0:	4770      	bx	lr
 8006ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ea6:	e7f9      	b.n	8006e9c <memset+0x4>

08006ea8 <cosf>:
 8006ea8:	ee10 3a10 	vmov	r3, s0
 8006eac:	b507      	push	{r0, r1, r2, lr}
 8006eae:	4a1e      	ldr	r2, [pc, #120]	; (8006f28 <cosf+0x80>)
 8006eb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	dc06      	bgt.n	8006ec6 <cosf+0x1e>
 8006eb8:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8006f2c <cosf+0x84>
 8006ebc:	b003      	add	sp, #12
 8006ebe:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ec2:	f000 bb1d 	b.w	8007500 <__kernel_cosf>
 8006ec6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006eca:	db04      	blt.n	8006ed6 <cosf+0x2e>
 8006ecc:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006ed0:	b003      	add	sp, #12
 8006ed2:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ed6:	4668      	mov	r0, sp
 8006ed8:	f000 f9d2 	bl	8007280 <__ieee754_rem_pio2f>
 8006edc:	f000 0003 	and.w	r0, r0, #3
 8006ee0:	2801      	cmp	r0, #1
 8006ee2:	d009      	beq.n	8006ef8 <cosf+0x50>
 8006ee4:	2802      	cmp	r0, #2
 8006ee6:	d010      	beq.n	8006f0a <cosf+0x62>
 8006ee8:	b9b0      	cbnz	r0, 8006f18 <cosf+0x70>
 8006eea:	eddd 0a01 	vldr	s1, [sp, #4]
 8006eee:	ed9d 0a00 	vldr	s0, [sp]
 8006ef2:	f000 fb05 	bl	8007500 <__kernel_cosf>
 8006ef6:	e7eb      	b.n	8006ed0 <cosf+0x28>
 8006ef8:	eddd 0a01 	vldr	s1, [sp, #4]
 8006efc:	ed9d 0a00 	vldr	s0, [sp]
 8006f00:	f000 fdd4 	bl	8007aac <__kernel_sinf>
 8006f04:	eeb1 0a40 	vneg.f32	s0, s0
 8006f08:	e7e2      	b.n	8006ed0 <cosf+0x28>
 8006f0a:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f0e:	ed9d 0a00 	vldr	s0, [sp]
 8006f12:	f000 faf5 	bl	8007500 <__kernel_cosf>
 8006f16:	e7f5      	b.n	8006f04 <cosf+0x5c>
 8006f18:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f1c:	ed9d 0a00 	vldr	s0, [sp]
 8006f20:	2001      	movs	r0, #1
 8006f22:	f000 fdc3 	bl	8007aac <__kernel_sinf>
 8006f26:	e7d3      	b.n	8006ed0 <cosf+0x28>
 8006f28:	3f490fd8 	.word	0x3f490fd8
 8006f2c:	00000000 	.word	0x00000000

08006f30 <sinf>:
 8006f30:	ee10 3a10 	vmov	r3, s0
 8006f34:	b507      	push	{r0, r1, r2, lr}
 8006f36:	4a1f      	ldr	r2, [pc, #124]	; (8006fb4 <sinf+0x84>)
 8006f38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	dc07      	bgt.n	8006f50 <sinf+0x20>
 8006f40:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8006fb8 <sinf+0x88>
 8006f44:	2000      	movs	r0, #0
 8006f46:	b003      	add	sp, #12
 8006f48:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f4c:	f000 bdae 	b.w	8007aac <__kernel_sinf>
 8006f50:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006f54:	db04      	blt.n	8006f60 <sinf+0x30>
 8006f56:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006f5a:	b003      	add	sp, #12
 8006f5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f60:	4668      	mov	r0, sp
 8006f62:	f000 f98d 	bl	8007280 <__ieee754_rem_pio2f>
 8006f66:	f000 0003 	and.w	r0, r0, #3
 8006f6a:	2801      	cmp	r0, #1
 8006f6c:	d00a      	beq.n	8006f84 <sinf+0x54>
 8006f6e:	2802      	cmp	r0, #2
 8006f70:	d00f      	beq.n	8006f92 <sinf+0x62>
 8006f72:	b9c0      	cbnz	r0, 8006fa6 <sinf+0x76>
 8006f74:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f78:	ed9d 0a00 	vldr	s0, [sp]
 8006f7c:	2001      	movs	r0, #1
 8006f7e:	f000 fd95 	bl	8007aac <__kernel_sinf>
 8006f82:	e7ea      	b.n	8006f5a <sinf+0x2a>
 8006f84:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f88:	ed9d 0a00 	vldr	s0, [sp]
 8006f8c:	f000 fab8 	bl	8007500 <__kernel_cosf>
 8006f90:	e7e3      	b.n	8006f5a <sinf+0x2a>
 8006f92:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f96:	ed9d 0a00 	vldr	s0, [sp]
 8006f9a:	2001      	movs	r0, #1
 8006f9c:	f000 fd86 	bl	8007aac <__kernel_sinf>
 8006fa0:	eeb1 0a40 	vneg.f32	s0, s0
 8006fa4:	e7d9      	b.n	8006f5a <sinf+0x2a>
 8006fa6:	eddd 0a01 	vldr	s1, [sp, #4]
 8006faa:	ed9d 0a00 	vldr	s0, [sp]
 8006fae:	f000 faa7 	bl	8007500 <__kernel_cosf>
 8006fb2:	e7f5      	b.n	8006fa0 <sinf+0x70>
 8006fb4:	3f490fd8 	.word	0x3f490fd8
 8006fb8:	00000000 	.word	0x00000000

08006fbc <atan2f>:
 8006fbc:	f000 b83e 	b.w	800703c <__ieee754_atan2f>

08006fc0 <fmodf>:
 8006fc0:	b508      	push	{r3, lr}
 8006fc2:	ed2d 8b02 	vpush	{d8}
 8006fc6:	eef0 8a40 	vmov.f32	s17, s0
 8006fca:	eeb0 8a60 	vmov.f32	s16, s1
 8006fce:	f000 f8d5 	bl	800717c <__ieee754_fmodf>
 8006fd2:	eef4 8a48 	vcmp.f32	s17, s16
 8006fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fda:	d60c      	bvs.n	8006ff6 <fmodf+0x36>
 8006fdc:	eddf 8a07 	vldr	s17, [pc, #28]	; 8006ffc <fmodf+0x3c>
 8006fe0:	eeb4 8a68 	vcmp.f32	s16, s17
 8006fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe8:	d105      	bne.n	8006ff6 <fmodf+0x36>
 8006fea:	f7ff ff2b 	bl	8006e44 <__errno>
 8006fee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006ff2:	2321      	movs	r3, #33	; 0x21
 8006ff4:	6003      	str	r3, [r0, #0]
 8006ff6:	ecbd 8b02 	vpop	{d8}
 8006ffa:	bd08      	pop	{r3, pc}
 8006ffc:	00000000 	.word	0x00000000

08007000 <sqrtf>:
 8007000:	b508      	push	{r3, lr}
 8007002:	ed2d 8b02 	vpush	{d8}
 8007006:	eeb0 8a40 	vmov.f32	s16, s0
 800700a:	f000 fa75 	bl	80074f8 <__ieee754_sqrtf>
 800700e:	eeb4 8a48 	vcmp.f32	s16, s16
 8007012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007016:	d60c      	bvs.n	8007032 <sqrtf+0x32>
 8007018:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007038 <sqrtf+0x38>
 800701c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007024:	d505      	bpl.n	8007032 <sqrtf+0x32>
 8007026:	f7ff ff0d 	bl	8006e44 <__errno>
 800702a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800702e:	2321      	movs	r3, #33	; 0x21
 8007030:	6003      	str	r3, [r0, #0]
 8007032:	ecbd 8b02 	vpop	{d8}
 8007036:	bd08      	pop	{r3, pc}
 8007038:	00000000 	.word	0x00000000

0800703c <__ieee754_atan2f>:
 800703c:	ee10 2a90 	vmov	r2, s1
 8007040:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8007044:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007048:	b510      	push	{r4, lr}
 800704a:	eef0 7a40 	vmov.f32	s15, s0
 800704e:	dc06      	bgt.n	800705e <__ieee754_atan2f+0x22>
 8007050:	ee10 0a10 	vmov	r0, s0
 8007054:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8007058:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800705c:	dd04      	ble.n	8007068 <__ieee754_atan2f+0x2c>
 800705e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007062:	eeb0 0a67 	vmov.f32	s0, s15
 8007066:	bd10      	pop	{r4, pc}
 8007068:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800706c:	d103      	bne.n	8007076 <__ieee754_atan2f+0x3a>
 800706e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007072:	f000 bd63 	b.w	8007b3c <atanf>
 8007076:	1794      	asrs	r4, r2, #30
 8007078:	f004 0402 	and.w	r4, r4, #2
 800707c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007080:	b943      	cbnz	r3, 8007094 <__ieee754_atan2f+0x58>
 8007082:	2c02      	cmp	r4, #2
 8007084:	d05e      	beq.n	8007144 <__ieee754_atan2f+0x108>
 8007086:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007158 <__ieee754_atan2f+0x11c>
 800708a:	2c03      	cmp	r4, #3
 800708c:	bf08      	it	eq
 800708e:	eef0 7a47 	vmoveq.f32	s15, s14
 8007092:	e7e6      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007094:	b941      	cbnz	r1, 80070a8 <__ieee754_atan2f+0x6c>
 8007096:	eddf 7a31 	vldr	s15, [pc, #196]	; 800715c <__ieee754_atan2f+0x120>
 800709a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8007160 <__ieee754_atan2f+0x124>
 800709e:	2800      	cmp	r0, #0
 80070a0:	bfb8      	it	lt
 80070a2:	eef0 7a40 	vmovlt.f32	s15, s0
 80070a6:	e7dc      	b.n	8007062 <__ieee754_atan2f+0x26>
 80070a8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80070ac:	d110      	bne.n	80070d0 <__ieee754_atan2f+0x94>
 80070ae:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80070b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80070b6:	d107      	bne.n	80070c8 <__ieee754_atan2f+0x8c>
 80070b8:	2c02      	cmp	r4, #2
 80070ba:	d846      	bhi.n	800714a <__ieee754_atan2f+0x10e>
 80070bc:	4b29      	ldr	r3, [pc, #164]	; (8007164 <__ieee754_atan2f+0x128>)
 80070be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80070c2:	edd4 7a00 	vldr	s15, [r4]
 80070c6:	e7cc      	b.n	8007062 <__ieee754_atan2f+0x26>
 80070c8:	2c02      	cmp	r4, #2
 80070ca:	d841      	bhi.n	8007150 <__ieee754_atan2f+0x114>
 80070cc:	4b26      	ldr	r3, [pc, #152]	; (8007168 <__ieee754_atan2f+0x12c>)
 80070ce:	e7f6      	b.n	80070be <__ieee754_atan2f+0x82>
 80070d0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80070d4:	d0df      	beq.n	8007096 <__ieee754_atan2f+0x5a>
 80070d6:	1a5b      	subs	r3, r3, r1
 80070d8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80070dc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80070e0:	da1a      	bge.n	8007118 <__ieee754_atan2f+0xdc>
 80070e2:	2a00      	cmp	r2, #0
 80070e4:	da01      	bge.n	80070ea <__ieee754_atan2f+0xae>
 80070e6:	313c      	adds	r1, #60	; 0x3c
 80070e8:	db19      	blt.n	800711e <__ieee754_atan2f+0xe2>
 80070ea:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80070ee:	f000 fdf9 	bl	8007ce4 <fabsf>
 80070f2:	f000 fd23 	bl	8007b3c <atanf>
 80070f6:	eef0 7a40 	vmov.f32	s15, s0
 80070fa:	2c01      	cmp	r4, #1
 80070fc:	d012      	beq.n	8007124 <__ieee754_atan2f+0xe8>
 80070fe:	2c02      	cmp	r4, #2
 8007100:	d017      	beq.n	8007132 <__ieee754_atan2f+0xf6>
 8007102:	2c00      	cmp	r4, #0
 8007104:	d0ad      	beq.n	8007062 <__ieee754_atan2f+0x26>
 8007106:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800716c <__ieee754_atan2f+0x130>
 800710a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800710e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007170 <__ieee754_atan2f+0x134>
 8007112:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007116:	e7a4      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007118:	eddf 7a10 	vldr	s15, [pc, #64]	; 800715c <__ieee754_atan2f+0x120>
 800711c:	e7ed      	b.n	80070fa <__ieee754_atan2f+0xbe>
 800711e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007174 <__ieee754_atan2f+0x138>
 8007122:	e7ea      	b.n	80070fa <__ieee754_atan2f+0xbe>
 8007124:	ee17 3a90 	vmov	r3, s15
 8007128:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800712c:	ee07 3a90 	vmov	s15, r3
 8007130:	e797      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007132:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800716c <__ieee754_atan2f+0x130>
 8007136:	ee77 7a80 	vadd.f32	s15, s15, s0
 800713a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8007170 <__ieee754_atan2f+0x134>
 800713e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007142:	e78e      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007144:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8007170 <__ieee754_atan2f+0x134>
 8007148:	e78b      	b.n	8007062 <__ieee754_atan2f+0x26>
 800714a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007178 <__ieee754_atan2f+0x13c>
 800714e:	e788      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007150:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007174 <__ieee754_atan2f+0x138>
 8007154:	e785      	b.n	8007062 <__ieee754_atan2f+0x26>
 8007156:	bf00      	nop
 8007158:	c0490fdb 	.word	0xc0490fdb
 800715c:	3fc90fdb 	.word	0x3fc90fdb
 8007160:	bfc90fdb 	.word	0xbfc90fdb
 8007164:	08007eb4 	.word	0x08007eb4
 8007168:	08007ec0 	.word	0x08007ec0
 800716c:	33bbbd2e 	.word	0x33bbbd2e
 8007170:	40490fdb 	.word	0x40490fdb
 8007174:	00000000 	.word	0x00000000
 8007178:	3f490fdb 	.word	0x3f490fdb

0800717c <__ieee754_fmodf>:
 800717c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800717e:	ee10 5a90 	vmov	r5, s1
 8007182:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8007186:	d009      	beq.n	800719c <__ieee754_fmodf+0x20>
 8007188:	ee10 2a10 	vmov	r2, s0
 800718c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8007190:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007194:	da02      	bge.n	800719c <__ieee754_fmodf+0x20>
 8007196:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800719a:	dd04      	ble.n	80071a6 <__ieee754_fmodf+0x2a>
 800719c:	ee60 0a20 	vmul.f32	s1, s0, s1
 80071a0:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80071a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	dbfc      	blt.n	80071a4 <__ieee754_fmodf+0x28>
 80071aa:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 80071ae:	d105      	bne.n	80071bc <__ieee754_fmodf+0x40>
 80071b0:	4b32      	ldr	r3, [pc, #200]	; (800727c <__ieee754_fmodf+0x100>)
 80071b2:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 80071b6:	ed93 0a00 	vldr	s0, [r3]
 80071ba:	e7f3      	b.n	80071a4 <__ieee754_fmodf+0x28>
 80071bc:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 80071c0:	d13f      	bne.n	8007242 <__ieee754_fmodf+0xc6>
 80071c2:	0219      	lsls	r1, r3, #8
 80071c4:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 80071c8:	2900      	cmp	r1, #0
 80071ca:	dc37      	bgt.n	800723c <__ieee754_fmodf+0xc0>
 80071cc:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 80071d0:	d13d      	bne.n	800724e <__ieee754_fmodf+0xd2>
 80071d2:	0227      	lsls	r7, r4, #8
 80071d4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 80071d8:	2f00      	cmp	r7, #0
 80071da:	da35      	bge.n	8007248 <__ieee754_fmodf+0xcc>
 80071dc:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 80071e0:	bfbb      	ittet	lt
 80071e2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80071e6:	1a12      	sublt	r2, r2, r0
 80071e8:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 80071ec:	4093      	lsllt	r3, r2
 80071ee:	bfa8      	it	ge
 80071f0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 80071f4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80071f8:	bfb5      	itete	lt
 80071fa:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80071fe:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8007202:	1a52      	sublt	r2, r2, r1
 8007204:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8007208:	bfb8      	it	lt
 800720a:	4094      	lsllt	r4, r2
 800720c:	1a40      	subs	r0, r0, r1
 800720e:	1b1a      	subs	r2, r3, r4
 8007210:	bb00      	cbnz	r0, 8007254 <__ieee754_fmodf+0xd8>
 8007212:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8007216:	bf38      	it	cc
 8007218:	4613      	movcc	r3, r2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0c8      	beq.n	80071b0 <__ieee754_fmodf+0x34>
 800721e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007222:	db1f      	blt.n	8007264 <__ieee754_fmodf+0xe8>
 8007224:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8007228:	db1f      	blt.n	800726a <__ieee754_fmodf+0xee>
 800722a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800722e:	317f      	adds	r1, #127	; 0x7f
 8007230:	4333      	orrs	r3, r6
 8007232:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8007236:	ee00 3a10 	vmov	s0, r3
 800723a:	e7b3      	b.n	80071a4 <__ieee754_fmodf+0x28>
 800723c:	3801      	subs	r0, #1
 800723e:	0049      	lsls	r1, r1, #1
 8007240:	e7c2      	b.n	80071c8 <__ieee754_fmodf+0x4c>
 8007242:	15d8      	asrs	r0, r3, #23
 8007244:	387f      	subs	r0, #127	; 0x7f
 8007246:	e7c1      	b.n	80071cc <__ieee754_fmodf+0x50>
 8007248:	3901      	subs	r1, #1
 800724a:	007f      	lsls	r7, r7, #1
 800724c:	e7c4      	b.n	80071d8 <__ieee754_fmodf+0x5c>
 800724e:	15e1      	asrs	r1, r4, #23
 8007250:	397f      	subs	r1, #127	; 0x7f
 8007252:	e7c3      	b.n	80071dc <__ieee754_fmodf+0x60>
 8007254:	2a00      	cmp	r2, #0
 8007256:	da02      	bge.n	800725e <__ieee754_fmodf+0xe2>
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	3801      	subs	r0, #1
 800725c:	e7d7      	b.n	800720e <__ieee754_fmodf+0x92>
 800725e:	d0a7      	beq.n	80071b0 <__ieee754_fmodf+0x34>
 8007260:	0053      	lsls	r3, r2, #1
 8007262:	e7fa      	b.n	800725a <__ieee754_fmodf+0xde>
 8007264:	005b      	lsls	r3, r3, #1
 8007266:	3901      	subs	r1, #1
 8007268:	e7d9      	b.n	800721e <__ieee754_fmodf+0xa2>
 800726a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800726e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8007272:	3182      	adds	r1, #130	; 0x82
 8007274:	410b      	asrs	r3, r1
 8007276:	4333      	orrs	r3, r6
 8007278:	e7dd      	b.n	8007236 <__ieee754_fmodf+0xba>
 800727a:	bf00      	nop
 800727c:	08007ecc 	.word	0x08007ecc

08007280 <__ieee754_rem_pio2f>:
 8007280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007282:	ee10 6a10 	vmov	r6, s0
 8007286:	4b8e      	ldr	r3, [pc, #568]	; (80074c0 <__ieee754_rem_pio2f+0x240>)
 8007288:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800728c:	429d      	cmp	r5, r3
 800728e:	b087      	sub	sp, #28
 8007290:	eef0 7a40 	vmov.f32	s15, s0
 8007294:	4604      	mov	r4, r0
 8007296:	dc05      	bgt.n	80072a4 <__ieee754_rem_pio2f+0x24>
 8007298:	2300      	movs	r3, #0
 800729a:	ed80 0a00 	vstr	s0, [r0]
 800729e:	6043      	str	r3, [r0, #4]
 80072a0:	2000      	movs	r0, #0
 80072a2:	e01a      	b.n	80072da <__ieee754_rem_pio2f+0x5a>
 80072a4:	4b87      	ldr	r3, [pc, #540]	; (80074c4 <__ieee754_rem_pio2f+0x244>)
 80072a6:	429d      	cmp	r5, r3
 80072a8:	dc46      	bgt.n	8007338 <__ieee754_rem_pio2f+0xb8>
 80072aa:	2e00      	cmp	r6, #0
 80072ac:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80074c8 <__ieee754_rem_pio2f+0x248>
 80072b0:	4b86      	ldr	r3, [pc, #536]	; (80074cc <__ieee754_rem_pio2f+0x24c>)
 80072b2:	f025 050f 	bic.w	r5, r5, #15
 80072b6:	dd1f      	ble.n	80072f8 <__ieee754_rem_pio2f+0x78>
 80072b8:	429d      	cmp	r5, r3
 80072ba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80072be:	d00e      	beq.n	80072de <__ieee754_rem_pio2f+0x5e>
 80072c0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80074d0 <__ieee754_rem_pio2f+0x250>
 80072c4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80072c8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80072cc:	ed80 0a00 	vstr	s0, [r0]
 80072d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072d4:	2001      	movs	r0, #1
 80072d6:	edc4 7a01 	vstr	s15, [r4, #4]
 80072da:	b007      	add	sp, #28
 80072dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072de:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80074d4 <__ieee754_rem_pio2f+0x254>
 80072e2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80074d8 <__ieee754_rem_pio2f+0x258>
 80072e6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80072ea:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80072ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80072f2:	edc0 6a00 	vstr	s13, [r0]
 80072f6:	e7eb      	b.n	80072d0 <__ieee754_rem_pio2f+0x50>
 80072f8:	429d      	cmp	r5, r3
 80072fa:	ee77 7a80 	vadd.f32	s15, s15, s0
 80072fe:	d00e      	beq.n	800731e <__ieee754_rem_pio2f+0x9e>
 8007300:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80074d0 <__ieee754_rem_pio2f+0x250>
 8007304:	ee37 0a87 	vadd.f32	s0, s15, s14
 8007308:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800730c:	ed80 0a00 	vstr	s0, [r0]
 8007310:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007314:	f04f 30ff 	mov.w	r0, #4294967295
 8007318:	edc4 7a01 	vstr	s15, [r4, #4]
 800731c:	e7dd      	b.n	80072da <__ieee754_rem_pio2f+0x5a>
 800731e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80074d4 <__ieee754_rem_pio2f+0x254>
 8007322:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80074d8 <__ieee754_rem_pio2f+0x258>
 8007326:	ee77 7a80 	vadd.f32	s15, s15, s0
 800732a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800732e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007332:	edc0 6a00 	vstr	s13, [r0]
 8007336:	e7eb      	b.n	8007310 <__ieee754_rem_pio2f+0x90>
 8007338:	4b68      	ldr	r3, [pc, #416]	; (80074dc <__ieee754_rem_pio2f+0x25c>)
 800733a:	429d      	cmp	r5, r3
 800733c:	dc72      	bgt.n	8007424 <__ieee754_rem_pio2f+0x1a4>
 800733e:	f000 fcd1 	bl	8007ce4 <fabsf>
 8007342:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80074e0 <__ieee754_rem_pio2f+0x260>
 8007346:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800734a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800734e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007356:	ee17 0a90 	vmov	r0, s15
 800735a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80074c8 <__ieee754_rem_pio2f+0x248>
 800735e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8007362:	281f      	cmp	r0, #31
 8007364:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80074d0 <__ieee754_rem_pio2f+0x250>
 8007368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800736c:	eeb1 6a47 	vneg.f32	s12, s14
 8007370:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007374:	ee16 2a90 	vmov	r2, s13
 8007378:	dc1c      	bgt.n	80073b4 <__ieee754_rem_pio2f+0x134>
 800737a:	495a      	ldr	r1, [pc, #360]	; (80074e4 <__ieee754_rem_pio2f+0x264>)
 800737c:	1e47      	subs	r7, r0, #1
 800737e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8007382:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8007386:	428b      	cmp	r3, r1
 8007388:	d014      	beq.n	80073b4 <__ieee754_rem_pio2f+0x134>
 800738a:	6022      	str	r2, [r4, #0]
 800738c:	ed94 7a00 	vldr	s14, [r4]
 8007390:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007394:	2e00      	cmp	r6, #0
 8007396:	ee30 0a67 	vsub.f32	s0, s0, s15
 800739a:	ed84 0a01 	vstr	s0, [r4, #4]
 800739e:	da9c      	bge.n	80072da <__ieee754_rem_pio2f+0x5a>
 80073a0:	eeb1 7a47 	vneg.f32	s14, s14
 80073a4:	eeb1 0a40 	vneg.f32	s0, s0
 80073a8:	ed84 7a00 	vstr	s14, [r4]
 80073ac:	ed84 0a01 	vstr	s0, [r4, #4]
 80073b0:	4240      	negs	r0, r0
 80073b2:	e792      	b.n	80072da <__ieee754_rem_pio2f+0x5a>
 80073b4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80073b8:	15eb      	asrs	r3, r5, #23
 80073ba:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80073be:	2d08      	cmp	r5, #8
 80073c0:	dde3      	ble.n	800738a <__ieee754_rem_pio2f+0x10a>
 80073c2:	eddf 7a44 	vldr	s15, [pc, #272]	; 80074d4 <__ieee754_rem_pio2f+0x254>
 80073c6:	eddf 5a44 	vldr	s11, [pc, #272]	; 80074d8 <__ieee754_rem_pio2f+0x258>
 80073ca:	eef0 6a40 	vmov.f32	s13, s0
 80073ce:	eee6 6a27 	vfma.f32	s13, s12, s15
 80073d2:	ee30 0a66 	vsub.f32	s0, s0, s13
 80073d6:	eea6 0a27 	vfma.f32	s0, s12, s15
 80073da:	eef0 7a40 	vmov.f32	s15, s0
 80073de:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80073e2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80073e6:	ee15 2a90 	vmov	r2, s11
 80073ea:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80073ee:	1a5b      	subs	r3, r3, r1
 80073f0:	2b19      	cmp	r3, #25
 80073f2:	dc04      	bgt.n	80073fe <__ieee754_rem_pio2f+0x17e>
 80073f4:	edc4 5a00 	vstr	s11, [r4]
 80073f8:	eeb0 0a66 	vmov.f32	s0, s13
 80073fc:	e7c6      	b.n	800738c <__ieee754_rem_pio2f+0x10c>
 80073fe:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80074e8 <__ieee754_rem_pio2f+0x268>
 8007402:	eeb0 0a66 	vmov.f32	s0, s13
 8007406:	eea6 0a25 	vfma.f32	s0, s12, s11
 800740a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800740e:	eddf 6a37 	vldr	s13, [pc, #220]	; 80074ec <__ieee754_rem_pio2f+0x26c>
 8007412:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007416:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800741a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800741e:	ed84 7a00 	vstr	s14, [r4]
 8007422:	e7b3      	b.n	800738c <__ieee754_rem_pio2f+0x10c>
 8007424:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8007428:	db06      	blt.n	8007438 <__ieee754_rem_pio2f+0x1b8>
 800742a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800742e:	edc0 7a01 	vstr	s15, [r0, #4]
 8007432:	edc0 7a00 	vstr	s15, [r0]
 8007436:	e733      	b.n	80072a0 <__ieee754_rem_pio2f+0x20>
 8007438:	15ea      	asrs	r2, r5, #23
 800743a:	3a86      	subs	r2, #134	; 0x86
 800743c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8007440:	ee07 3a90 	vmov	s15, r3
 8007444:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007448:	eddf 6a29 	vldr	s13, [pc, #164]	; 80074f0 <__ieee754_rem_pio2f+0x270>
 800744c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007450:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007454:	ed8d 7a03 	vstr	s14, [sp, #12]
 8007458:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800745c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007460:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007464:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007468:	ed8d 7a04 	vstr	s14, [sp, #16]
 800746c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007470:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007478:	edcd 7a05 	vstr	s15, [sp, #20]
 800747c:	d11e      	bne.n	80074bc <__ieee754_rem_pio2f+0x23c>
 800747e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007486:	bf14      	ite	ne
 8007488:	2302      	movne	r3, #2
 800748a:	2301      	moveq	r3, #1
 800748c:	4919      	ldr	r1, [pc, #100]	; (80074f4 <__ieee754_rem_pio2f+0x274>)
 800748e:	9101      	str	r1, [sp, #4]
 8007490:	2102      	movs	r1, #2
 8007492:	9100      	str	r1, [sp, #0]
 8007494:	a803      	add	r0, sp, #12
 8007496:	4621      	mov	r1, r4
 8007498:	f000 f892 	bl	80075c0 <__kernel_rem_pio2f>
 800749c:	2e00      	cmp	r6, #0
 800749e:	f6bf af1c 	bge.w	80072da <__ieee754_rem_pio2f+0x5a>
 80074a2:	edd4 7a00 	vldr	s15, [r4]
 80074a6:	eef1 7a67 	vneg.f32	s15, s15
 80074aa:	edc4 7a00 	vstr	s15, [r4]
 80074ae:	edd4 7a01 	vldr	s15, [r4, #4]
 80074b2:	eef1 7a67 	vneg.f32	s15, s15
 80074b6:	edc4 7a01 	vstr	s15, [r4, #4]
 80074ba:	e779      	b.n	80073b0 <__ieee754_rem_pio2f+0x130>
 80074bc:	2303      	movs	r3, #3
 80074be:	e7e5      	b.n	800748c <__ieee754_rem_pio2f+0x20c>
 80074c0:	3f490fd8 	.word	0x3f490fd8
 80074c4:	4016cbe3 	.word	0x4016cbe3
 80074c8:	3fc90f80 	.word	0x3fc90f80
 80074cc:	3fc90fd0 	.word	0x3fc90fd0
 80074d0:	37354443 	.word	0x37354443
 80074d4:	37354400 	.word	0x37354400
 80074d8:	2e85a308 	.word	0x2e85a308
 80074dc:	43490f80 	.word	0x43490f80
 80074e0:	3f22f984 	.word	0x3f22f984
 80074e4:	08007ed4 	.word	0x08007ed4
 80074e8:	2e85a300 	.word	0x2e85a300
 80074ec:	248d3132 	.word	0x248d3132
 80074f0:	43800000 	.word	0x43800000
 80074f4:	08007f54 	.word	0x08007f54

080074f8 <__ieee754_sqrtf>:
 80074f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80074fc:	4770      	bx	lr
	...

08007500 <__kernel_cosf>:
 8007500:	ee10 3a10 	vmov	r3, s0
 8007504:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007508:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800750c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007510:	da05      	bge.n	800751e <__kernel_cosf+0x1e>
 8007512:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007516:	ee17 2a90 	vmov	r2, s15
 800751a:	2a00      	cmp	r2, #0
 800751c:	d03d      	beq.n	800759a <__kernel_cosf+0x9a>
 800751e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8007522:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80075a0 <__kernel_cosf+0xa0>
 8007526:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80075a4 <__kernel_cosf+0xa4>
 800752a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80075a8 <__kernel_cosf+0xa8>
 800752e:	4a1f      	ldr	r2, [pc, #124]	; (80075ac <__kernel_cosf+0xac>)
 8007530:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007534:	4293      	cmp	r3, r2
 8007536:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80075b0 <__kernel_cosf+0xb0>
 800753a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800753e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80075b4 <__kernel_cosf+0xb4>
 8007542:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007546:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80075b8 <__kernel_cosf+0xb8>
 800754a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800754e:	eeb0 7a66 	vmov.f32	s14, s13
 8007552:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007556:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800755a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800755e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8007562:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8007566:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800756a:	dc04      	bgt.n	8007576 <__kernel_cosf+0x76>
 800756c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007570:	ee36 0a47 	vsub.f32	s0, s12, s14
 8007574:	4770      	bx	lr
 8007576:	4a11      	ldr	r2, [pc, #68]	; (80075bc <__kernel_cosf+0xbc>)
 8007578:	4293      	cmp	r3, r2
 800757a:	bfda      	itte	le
 800757c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8007580:	ee06 3a90 	vmovle	s13, r3
 8007584:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8007588:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800758c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8007590:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007594:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007598:	4770      	bx	lr
 800759a:	eeb0 0a46 	vmov.f32	s0, s12
 800759e:	4770      	bx	lr
 80075a0:	ad47d74e 	.word	0xad47d74e
 80075a4:	310f74f6 	.word	0x310f74f6
 80075a8:	3d2aaaab 	.word	0x3d2aaaab
 80075ac:	3e999999 	.word	0x3e999999
 80075b0:	b493f27c 	.word	0xb493f27c
 80075b4:	37d00d01 	.word	0x37d00d01
 80075b8:	bab60b61 	.word	0xbab60b61
 80075bc:	3f480000 	.word	0x3f480000

080075c0 <__kernel_rem_pio2f>:
 80075c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c4:	ed2d 8b04 	vpush	{d8-d9}
 80075c8:	b0d9      	sub	sp, #356	; 0x164
 80075ca:	4688      	mov	r8, r1
 80075cc:	9002      	str	r0, [sp, #8]
 80075ce:	49bb      	ldr	r1, [pc, #748]	; (80078bc <__kernel_rem_pio2f+0x2fc>)
 80075d0:	9866      	ldr	r0, [sp, #408]	; 0x198
 80075d2:	9301      	str	r3, [sp, #4]
 80075d4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80075d8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80075dc:	1e59      	subs	r1, r3, #1
 80075de:	1d13      	adds	r3, r2, #4
 80075e0:	db27      	blt.n	8007632 <__kernel_rem_pio2f+0x72>
 80075e2:	f1b2 0b03 	subs.w	fp, r2, #3
 80075e6:	bf48      	it	mi
 80075e8:	f102 0b04 	addmi.w	fp, r2, #4
 80075ec:	ea4f 00eb 	mov.w	r0, fp, asr #3
 80075f0:	1c45      	adds	r5, r0, #1
 80075f2:	00ec      	lsls	r4, r5, #3
 80075f4:	1a47      	subs	r7, r0, r1
 80075f6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80078cc <__kernel_rem_pio2f+0x30c>
 80075fa:	9403      	str	r4, [sp, #12]
 80075fc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8007600:	eb0a 0c01 	add.w	ip, sl, r1
 8007604:	ae1c      	add	r6, sp, #112	; 0x70
 8007606:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800760a:	2400      	movs	r4, #0
 800760c:	4564      	cmp	r4, ip
 800760e:	dd12      	ble.n	8007636 <__kernel_rem_pio2f+0x76>
 8007610:	9b01      	ldr	r3, [sp, #4]
 8007612:	ac1c      	add	r4, sp, #112	; 0x70
 8007614:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007618:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800761c:	f04f 0c00 	mov.w	ip, #0
 8007620:	45d4      	cmp	ip, sl
 8007622:	dc27      	bgt.n	8007674 <__kernel_rem_pio2f+0xb4>
 8007624:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8007628:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80078cc <__kernel_rem_pio2f+0x30c>
 800762c:	4627      	mov	r7, r4
 800762e:	2600      	movs	r6, #0
 8007630:	e016      	b.n	8007660 <__kernel_rem_pio2f+0xa0>
 8007632:	2000      	movs	r0, #0
 8007634:	e7dc      	b.n	80075f0 <__kernel_rem_pio2f+0x30>
 8007636:	42e7      	cmn	r7, r4
 8007638:	bf5d      	ittte	pl
 800763a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800763e:	ee07 3a90 	vmovpl	s15, r3
 8007642:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007646:	eef0 7a47 	vmovmi.f32	s15, s14
 800764a:	ece6 7a01 	vstmia	r6!, {s15}
 800764e:	3401      	adds	r4, #1
 8007650:	e7dc      	b.n	800760c <__kernel_rem_pio2f+0x4c>
 8007652:	ecf9 6a01 	vldmia	r9!, {s13}
 8007656:	ed97 7a00 	vldr	s14, [r7]
 800765a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800765e:	3601      	adds	r6, #1
 8007660:	428e      	cmp	r6, r1
 8007662:	f1a7 0704 	sub.w	r7, r7, #4
 8007666:	ddf4      	ble.n	8007652 <__kernel_rem_pio2f+0x92>
 8007668:	eceb 7a01 	vstmia	fp!, {s15}
 800766c:	f10c 0c01 	add.w	ip, ip, #1
 8007670:	3404      	adds	r4, #4
 8007672:	e7d5      	b.n	8007620 <__kernel_rem_pio2f+0x60>
 8007674:	ab08      	add	r3, sp, #32
 8007676:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800767a:	eddf 8a93 	vldr	s17, [pc, #588]	; 80078c8 <__kernel_rem_pio2f+0x308>
 800767e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 80078c4 <__kernel_rem_pio2f+0x304>
 8007682:	9304      	str	r3, [sp, #16]
 8007684:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8007688:	4656      	mov	r6, sl
 800768a:	00b3      	lsls	r3, r6, #2
 800768c:	9305      	str	r3, [sp, #20]
 800768e:	ab58      	add	r3, sp, #352	; 0x160
 8007690:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8007694:	ac08      	add	r4, sp, #32
 8007696:	ab44      	add	r3, sp, #272	; 0x110
 8007698:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800769c:	46a4      	mov	ip, r4
 800769e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80076a2:	4637      	mov	r7, r6
 80076a4:	2f00      	cmp	r7, #0
 80076a6:	f1a0 0004 	sub.w	r0, r0, #4
 80076aa:	dc4f      	bgt.n	800774c <__kernel_rem_pio2f+0x18c>
 80076ac:	4628      	mov	r0, r5
 80076ae:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80076b2:	f000 fb61 	bl	8007d78 <scalbnf>
 80076b6:	eeb0 8a40 	vmov.f32	s16, s0
 80076ba:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80076be:	ee28 0a00 	vmul.f32	s0, s16, s0
 80076c2:	f000 fb17 	bl	8007cf4 <floorf>
 80076c6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80076ca:	eea0 8a67 	vfms.f32	s16, s0, s15
 80076ce:	2d00      	cmp	r5, #0
 80076d0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80076d4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80076d8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80076dc:	ee17 9a90 	vmov	r9, s15
 80076e0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80076e4:	dd44      	ble.n	8007770 <__kernel_rem_pio2f+0x1b0>
 80076e6:	f106 3cff 	add.w	ip, r6, #4294967295
 80076ea:	ab08      	add	r3, sp, #32
 80076ec:	f1c5 0e08 	rsb	lr, r5, #8
 80076f0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 80076f4:	fa47 f00e 	asr.w	r0, r7, lr
 80076f8:	4481      	add	r9, r0
 80076fa:	fa00 f00e 	lsl.w	r0, r0, lr
 80076fe:	1a3f      	subs	r7, r7, r0
 8007700:	f1c5 0007 	rsb	r0, r5, #7
 8007704:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8007708:	4107      	asrs	r7, r0
 800770a:	2f00      	cmp	r7, #0
 800770c:	dd3f      	ble.n	800778e <__kernel_rem_pio2f+0x1ce>
 800770e:	f04f 0e00 	mov.w	lr, #0
 8007712:	f109 0901 	add.w	r9, r9, #1
 8007716:	4673      	mov	r3, lr
 8007718:	4576      	cmp	r6, lr
 800771a:	dc6b      	bgt.n	80077f4 <__kernel_rem_pio2f+0x234>
 800771c:	2d00      	cmp	r5, #0
 800771e:	dd04      	ble.n	800772a <__kernel_rem_pio2f+0x16a>
 8007720:	2d01      	cmp	r5, #1
 8007722:	d078      	beq.n	8007816 <__kernel_rem_pio2f+0x256>
 8007724:	2d02      	cmp	r5, #2
 8007726:	f000 8081 	beq.w	800782c <__kernel_rem_pio2f+0x26c>
 800772a:	2f02      	cmp	r7, #2
 800772c:	d12f      	bne.n	800778e <__kernel_rem_pio2f+0x1ce>
 800772e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007732:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007736:	b353      	cbz	r3, 800778e <__kernel_rem_pio2f+0x1ce>
 8007738:	4628      	mov	r0, r5
 800773a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800773e:	f000 fb1b 	bl	8007d78 <scalbnf>
 8007742:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8007746:	ee38 8a40 	vsub.f32	s16, s16, s0
 800774a:	e020      	b.n	800778e <__kernel_rem_pio2f+0x1ce>
 800774c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007750:	3f01      	subs	r7, #1
 8007752:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007756:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800775a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800775e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007762:	ecac 0a01 	vstmia	ip!, {s0}
 8007766:	ed90 0a00 	vldr	s0, [r0]
 800776a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800776e:	e799      	b.n	80076a4 <__kernel_rem_pio2f+0xe4>
 8007770:	d105      	bne.n	800777e <__kernel_rem_pio2f+0x1be>
 8007772:	1e70      	subs	r0, r6, #1
 8007774:	ab08      	add	r3, sp, #32
 8007776:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800777a:	11ff      	asrs	r7, r7, #7
 800777c:	e7c5      	b.n	800770a <__kernel_rem_pio2f+0x14a>
 800777e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007782:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778a:	da31      	bge.n	80077f0 <__kernel_rem_pio2f+0x230>
 800778c:	2700      	movs	r7, #0
 800778e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007796:	f040 809b 	bne.w	80078d0 <__kernel_rem_pio2f+0x310>
 800779a:	1e74      	subs	r4, r6, #1
 800779c:	46a4      	mov	ip, r4
 800779e:	2000      	movs	r0, #0
 80077a0:	45d4      	cmp	ip, sl
 80077a2:	da4a      	bge.n	800783a <__kernel_rem_pio2f+0x27a>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	d07a      	beq.n	800789e <__kernel_rem_pio2f+0x2de>
 80077a8:	ab08      	add	r3, sp, #32
 80077aa:	3d08      	subs	r5, #8
 80077ac:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 8081 	beq.w	80078b8 <__kernel_rem_pio2f+0x2f8>
 80077b6:	4628      	mov	r0, r5
 80077b8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80077bc:	00a5      	lsls	r5, r4, #2
 80077be:	f000 fadb 	bl	8007d78 <scalbnf>
 80077c2:	aa44      	add	r2, sp, #272	; 0x110
 80077c4:	1d2b      	adds	r3, r5, #4
 80077c6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80078c8 <__kernel_rem_pio2f+0x308>
 80077ca:	18d1      	adds	r1, r2, r3
 80077cc:	4622      	mov	r2, r4
 80077ce:	2a00      	cmp	r2, #0
 80077d0:	f280 80ae 	bge.w	8007930 <__kernel_rem_pio2f+0x370>
 80077d4:	4622      	mov	r2, r4
 80077d6:	2a00      	cmp	r2, #0
 80077d8:	f2c0 80cc 	blt.w	8007974 <__kernel_rem_pio2f+0x3b4>
 80077dc:	a944      	add	r1, sp, #272	; 0x110
 80077de:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 80077e2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80078c0 <__kernel_rem_pio2f+0x300>
 80077e6:	eddf 7a39 	vldr	s15, [pc, #228]	; 80078cc <__kernel_rem_pio2f+0x30c>
 80077ea:	2000      	movs	r0, #0
 80077ec:	1aa1      	subs	r1, r4, r2
 80077ee:	e0b6      	b.n	800795e <__kernel_rem_pio2f+0x39e>
 80077f0:	2702      	movs	r7, #2
 80077f2:	e78c      	b.n	800770e <__kernel_rem_pio2f+0x14e>
 80077f4:	6820      	ldr	r0, [r4, #0]
 80077f6:	b94b      	cbnz	r3, 800780c <__kernel_rem_pio2f+0x24c>
 80077f8:	b118      	cbz	r0, 8007802 <__kernel_rem_pio2f+0x242>
 80077fa:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80077fe:	6020      	str	r0, [r4, #0]
 8007800:	2001      	movs	r0, #1
 8007802:	f10e 0e01 	add.w	lr, lr, #1
 8007806:	3404      	adds	r4, #4
 8007808:	4603      	mov	r3, r0
 800780a:	e785      	b.n	8007718 <__kernel_rem_pio2f+0x158>
 800780c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8007810:	6020      	str	r0, [r4, #0]
 8007812:	4618      	mov	r0, r3
 8007814:	e7f5      	b.n	8007802 <__kernel_rem_pio2f+0x242>
 8007816:	1e74      	subs	r4, r6, #1
 8007818:	a808      	add	r0, sp, #32
 800781a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800781e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007822:	f10d 0c20 	add.w	ip, sp, #32
 8007826:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800782a:	e77e      	b.n	800772a <__kernel_rem_pio2f+0x16a>
 800782c:	1e74      	subs	r4, r6, #1
 800782e:	a808      	add	r0, sp, #32
 8007830:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8007834:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007838:	e7f3      	b.n	8007822 <__kernel_rem_pio2f+0x262>
 800783a:	ab08      	add	r3, sp, #32
 800783c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007840:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007844:	4318      	orrs	r0, r3
 8007846:	e7ab      	b.n	80077a0 <__kernel_rem_pio2f+0x1e0>
 8007848:	f10c 0c01 	add.w	ip, ip, #1
 800784c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8007850:	2c00      	cmp	r4, #0
 8007852:	d0f9      	beq.n	8007848 <__kernel_rem_pio2f+0x288>
 8007854:	9b05      	ldr	r3, [sp, #20]
 8007856:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800785a:	eb0d 0003 	add.w	r0, sp, r3
 800785e:	9b01      	ldr	r3, [sp, #4]
 8007860:	18f4      	adds	r4, r6, r3
 8007862:	ab1c      	add	r3, sp, #112	; 0x70
 8007864:	1c77      	adds	r7, r6, #1
 8007866:	384c      	subs	r0, #76	; 0x4c
 8007868:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800786c:	4466      	add	r6, ip
 800786e:	42be      	cmp	r6, r7
 8007870:	f6ff af0b 	blt.w	800768a <__kernel_rem_pio2f+0xca>
 8007874:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8007878:	f8dd e008 	ldr.w	lr, [sp, #8]
 800787c:	ee07 3a90 	vmov	s15, r3
 8007880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007884:	f04f 0c00 	mov.w	ip, #0
 8007888:	ece4 7a01 	vstmia	r4!, {s15}
 800788c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80078cc <__kernel_rem_pio2f+0x30c>
 8007890:	46a1      	mov	r9, r4
 8007892:	458c      	cmp	ip, r1
 8007894:	dd07      	ble.n	80078a6 <__kernel_rem_pio2f+0x2e6>
 8007896:	ece0 7a01 	vstmia	r0!, {s15}
 800789a:	3701      	adds	r7, #1
 800789c:	e7e7      	b.n	800786e <__kernel_rem_pio2f+0x2ae>
 800789e:	9804      	ldr	r0, [sp, #16]
 80078a0:	f04f 0c01 	mov.w	ip, #1
 80078a4:	e7d2      	b.n	800784c <__kernel_rem_pio2f+0x28c>
 80078a6:	ecfe 6a01 	vldmia	lr!, {s13}
 80078aa:	ed39 7a01 	vldmdb	r9!, {s14}
 80078ae:	f10c 0c01 	add.w	ip, ip, #1
 80078b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80078b6:	e7ec      	b.n	8007892 <__kernel_rem_pio2f+0x2d2>
 80078b8:	3c01      	subs	r4, #1
 80078ba:	e775      	b.n	80077a8 <__kernel_rem_pio2f+0x1e8>
 80078bc:	08008298 	.word	0x08008298
 80078c0:	0800826c 	.word	0x0800826c
 80078c4:	43800000 	.word	0x43800000
 80078c8:	3b800000 	.word	0x3b800000
 80078cc:	00000000 	.word	0x00000000
 80078d0:	9b03      	ldr	r3, [sp, #12]
 80078d2:	eeb0 0a48 	vmov.f32	s0, s16
 80078d6:	1a98      	subs	r0, r3, r2
 80078d8:	f000 fa4e 	bl	8007d78 <scalbnf>
 80078dc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80078c4 <__kernel_rem_pio2f+0x304>
 80078e0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80078e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e8:	db19      	blt.n	800791e <__kernel_rem_pio2f+0x35e>
 80078ea:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80078c8 <__kernel_rem_pio2f+0x308>
 80078ee:	ee60 7a27 	vmul.f32	s15, s0, s15
 80078f2:	aa08      	add	r2, sp, #32
 80078f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078f8:	1c74      	adds	r4, r6, #1
 80078fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078fe:	3508      	adds	r5, #8
 8007900:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007908:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800790c:	ee10 3a10 	vmov	r3, s0
 8007910:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8007914:	ee17 3a90 	vmov	r3, s15
 8007918:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800791c:	e74b      	b.n	80077b6 <__kernel_rem_pio2f+0x1f6>
 800791e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007922:	aa08      	add	r2, sp, #32
 8007924:	ee10 3a10 	vmov	r3, s0
 8007928:	4634      	mov	r4, r6
 800792a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800792e:	e742      	b.n	80077b6 <__kernel_rem_pio2f+0x1f6>
 8007930:	a808      	add	r0, sp, #32
 8007932:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8007936:	9001      	str	r0, [sp, #4]
 8007938:	ee07 0a90 	vmov	s15, r0
 800793c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007940:	3a01      	subs	r2, #1
 8007942:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007946:	ee20 0a07 	vmul.f32	s0, s0, s14
 800794a:	ed61 7a01 	vstmdb	r1!, {s15}
 800794e:	e73e      	b.n	80077ce <__kernel_rem_pio2f+0x20e>
 8007950:	ecfc 6a01 	vldmia	ip!, {s13}
 8007954:	ecb6 7a01 	vldmia	r6!, {s14}
 8007958:	eee6 7a87 	vfma.f32	s15, s13, s14
 800795c:	3001      	adds	r0, #1
 800795e:	4550      	cmp	r0, sl
 8007960:	dc01      	bgt.n	8007966 <__kernel_rem_pio2f+0x3a6>
 8007962:	4288      	cmp	r0, r1
 8007964:	ddf4      	ble.n	8007950 <__kernel_rem_pio2f+0x390>
 8007966:	a858      	add	r0, sp, #352	; 0x160
 8007968:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800796c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8007970:	3a01      	subs	r2, #1
 8007972:	e730      	b.n	80077d6 <__kernel_rem_pio2f+0x216>
 8007974:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8007976:	2a02      	cmp	r2, #2
 8007978:	dc09      	bgt.n	800798e <__kernel_rem_pio2f+0x3ce>
 800797a:	2a00      	cmp	r2, #0
 800797c:	dc2a      	bgt.n	80079d4 <__kernel_rem_pio2f+0x414>
 800797e:	d043      	beq.n	8007a08 <__kernel_rem_pio2f+0x448>
 8007980:	f009 0007 	and.w	r0, r9, #7
 8007984:	b059      	add	sp, #356	; 0x164
 8007986:	ecbd 8b04 	vpop	{d8-d9}
 800798a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8007990:	2b03      	cmp	r3, #3
 8007992:	d1f5      	bne.n	8007980 <__kernel_rem_pio2f+0x3c0>
 8007994:	ab30      	add	r3, sp, #192	; 0xc0
 8007996:	442b      	add	r3, r5
 8007998:	461a      	mov	r2, r3
 800799a:	4619      	mov	r1, r3
 800799c:	4620      	mov	r0, r4
 800799e:	2800      	cmp	r0, #0
 80079a0:	f1a1 0104 	sub.w	r1, r1, #4
 80079a4:	dc51      	bgt.n	8007a4a <__kernel_rem_pio2f+0x48a>
 80079a6:	4621      	mov	r1, r4
 80079a8:	2901      	cmp	r1, #1
 80079aa:	f1a2 0204 	sub.w	r2, r2, #4
 80079ae:	dc5c      	bgt.n	8007a6a <__kernel_rem_pio2f+0x4aa>
 80079b0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 80078cc <__kernel_rem_pio2f+0x30c>
 80079b4:	3304      	adds	r3, #4
 80079b6:	2c01      	cmp	r4, #1
 80079b8:	dc67      	bgt.n	8007a8a <__kernel_rem_pio2f+0x4ca>
 80079ba:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80079be:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80079c2:	2f00      	cmp	r7, #0
 80079c4:	d167      	bne.n	8007a96 <__kernel_rem_pio2f+0x4d6>
 80079c6:	edc8 6a00 	vstr	s13, [r8]
 80079ca:	ed88 7a01 	vstr	s14, [r8, #4]
 80079ce:	edc8 7a02 	vstr	s15, [r8, #8]
 80079d2:	e7d5      	b.n	8007980 <__kernel_rem_pio2f+0x3c0>
 80079d4:	aa30      	add	r2, sp, #192	; 0xc0
 80079d6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 80078cc <__kernel_rem_pio2f+0x30c>
 80079da:	4413      	add	r3, r2
 80079dc:	4622      	mov	r2, r4
 80079de:	2a00      	cmp	r2, #0
 80079e0:	da24      	bge.n	8007a2c <__kernel_rem_pio2f+0x46c>
 80079e2:	b34f      	cbz	r7, 8007a38 <__kernel_rem_pio2f+0x478>
 80079e4:	eef1 7a47 	vneg.f32	s15, s14
 80079e8:	edc8 7a00 	vstr	s15, [r8]
 80079ec:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 80079f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079f4:	aa31      	add	r2, sp, #196	; 0xc4
 80079f6:	2301      	movs	r3, #1
 80079f8:	429c      	cmp	r4, r3
 80079fa:	da20      	bge.n	8007a3e <__kernel_rem_pio2f+0x47e>
 80079fc:	b10f      	cbz	r7, 8007a02 <__kernel_rem_pio2f+0x442>
 80079fe:	eef1 7a67 	vneg.f32	s15, s15
 8007a02:	edc8 7a01 	vstr	s15, [r8, #4]
 8007a06:	e7bb      	b.n	8007980 <__kernel_rem_pio2f+0x3c0>
 8007a08:	aa30      	add	r2, sp, #192	; 0xc0
 8007a0a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 80078cc <__kernel_rem_pio2f+0x30c>
 8007a0e:	4413      	add	r3, r2
 8007a10:	2c00      	cmp	r4, #0
 8007a12:	da05      	bge.n	8007a20 <__kernel_rem_pio2f+0x460>
 8007a14:	b10f      	cbz	r7, 8007a1a <__kernel_rem_pio2f+0x45a>
 8007a16:	eef1 7a67 	vneg.f32	s15, s15
 8007a1a:	edc8 7a00 	vstr	s15, [r8]
 8007a1e:	e7af      	b.n	8007980 <__kernel_rem_pio2f+0x3c0>
 8007a20:	ed33 7a01 	vldmdb	r3!, {s14}
 8007a24:	3c01      	subs	r4, #1
 8007a26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a2a:	e7f1      	b.n	8007a10 <__kernel_rem_pio2f+0x450>
 8007a2c:	ed73 7a01 	vldmdb	r3!, {s15}
 8007a30:	3a01      	subs	r2, #1
 8007a32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007a36:	e7d2      	b.n	80079de <__kernel_rem_pio2f+0x41e>
 8007a38:	eef0 7a47 	vmov.f32	s15, s14
 8007a3c:	e7d4      	b.n	80079e8 <__kernel_rem_pio2f+0x428>
 8007a3e:	ecb2 7a01 	vldmia	r2!, {s14}
 8007a42:	3301      	adds	r3, #1
 8007a44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a48:	e7d6      	b.n	80079f8 <__kernel_rem_pio2f+0x438>
 8007a4a:	edd1 7a00 	vldr	s15, [r1]
 8007a4e:	edd1 6a01 	vldr	s13, [r1, #4]
 8007a52:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007a56:	3801      	subs	r0, #1
 8007a58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a5c:	ed81 7a00 	vstr	s14, [r1]
 8007a60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a64:	edc1 7a01 	vstr	s15, [r1, #4]
 8007a68:	e799      	b.n	800799e <__kernel_rem_pio2f+0x3de>
 8007a6a:	edd2 7a00 	vldr	s15, [r2]
 8007a6e:	edd2 6a01 	vldr	s13, [r2, #4]
 8007a72:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007a76:	3901      	subs	r1, #1
 8007a78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a7c:	ed82 7a00 	vstr	s14, [r2]
 8007a80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a84:	edc2 7a01 	vstr	s15, [r2, #4]
 8007a88:	e78e      	b.n	80079a8 <__kernel_rem_pio2f+0x3e8>
 8007a8a:	ed33 7a01 	vldmdb	r3!, {s14}
 8007a8e:	3c01      	subs	r4, #1
 8007a90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a94:	e78f      	b.n	80079b6 <__kernel_rem_pio2f+0x3f6>
 8007a96:	eef1 6a66 	vneg.f32	s13, s13
 8007a9a:	eeb1 7a47 	vneg.f32	s14, s14
 8007a9e:	edc8 6a00 	vstr	s13, [r8]
 8007aa2:	ed88 7a01 	vstr	s14, [r8, #4]
 8007aa6:	eef1 7a67 	vneg.f32	s15, s15
 8007aaa:	e790      	b.n	80079ce <__kernel_rem_pio2f+0x40e>

08007aac <__kernel_sinf>:
 8007aac:	ee10 3a10 	vmov	r3, s0
 8007ab0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ab4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007ab8:	da04      	bge.n	8007ac4 <__kernel_sinf+0x18>
 8007aba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007abe:	ee17 3a90 	vmov	r3, s15
 8007ac2:	b35b      	cbz	r3, 8007b1c <__kernel_sinf+0x70>
 8007ac4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007ac8:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007b20 <__kernel_sinf+0x74>
 8007acc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8007b24 <__kernel_sinf+0x78>
 8007ad0:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007ad4:	eddf 7a14 	vldr	s15, [pc, #80]	; 8007b28 <__kernel_sinf+0x7c>
 8007ad8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007adc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8007b2c <__kernel_sinf+0x80>
 8007ae0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007ae4:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007b30 <__kernel_sinf+0x84>
 8007ae8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007aec:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007af0:	b930      	cbnz	r0, 8007b00 <__kernel_sinf+0x54>
 8007af2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8007b34 <__kernel_sinf+0x88>
 8007af6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007afa:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007afe:	4770      	bx	lr
 8007b00:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007b04:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8007b08:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007b0c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007b10:	eddf 7a09 	vldr	s15, [pc, #36]	; 8007b38 <__kernel_sinf+0x8c>
 8007b14:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007b18:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	2f2ec9d3 	.word	0x2f2ec9d3
 8007b24:	b2d72f34 	.word	0xb2d72f34
 8007b28:	3638ef1b 	.word	0x3638ef1b
 8007b2c:	b9500d01 	.word	0xb9500d01
 8007b30:	3c088889 	.word	0x3c088889
 8007b34:	be2aaaab 	.word	0xbe2aaaab
 8007b38:	3e2aaaab 	.word	0x3e2aaaab

08007b3c <atanf>:
 8007b3c:	b538      	push	{r3, r4, r5, lr}
 8007b3e:	ee10 5a10 	vmov	r5, s0
 8007b42:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8007b46:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8007b4a:	eef0 7a40 	vmov.f32	s15, s0
 8007b4e:	db10      	blt.n	8007b72 <atanf+0x36>
 8007b50:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007b54:	dd04      	ble.n	8007b60 <atanf+0x24>
 8007b56:	ee70 7a00 	vadd.f32	s15, s0, s0
 8007b5a:	eeb0 0a67 	vmov.f32	s0, s15
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8007c98 <atanf+0x15c>
 8007b64:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8007c9c <atanf+0x160>
 8007b68:	2d00      	cmp	r5, #0
 8007b6a:	bfd8      	it	le
 8007b6c:	eef0 7a40 	vmovle.f32	s15, s0
 8007b70:	e7f3      	b.n	8007b5a <atanf+0x1e>
 8007b72:	4b4b      	ldr	r3, [pc, #300]	; (8007ca0 <atanf+0x164>)
 8007b74:	429c      	cmp	r4, r3
 8007b76:	dc10      	bgt.n	8007b9a <atanf+0x5e>
 8007b78:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8007b7c:	da0a      	bge.n	8007b94 <atanf+0x58>
 8007b7e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007ca4 <atanf+0x168>
 8007b82:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007b86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b8a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b92:	dce2      	bgt.n	8007b5a <atanf+0x1e>
 8007b94:	f04f 33ff 	mov.w	r3, #4294967295
 8007b98:	e013      	b.n	8007bc2 <atanf+0x86>
 8007b9a:	f000 f8a3 	bl	8007ce4 <fabsf>
 8007b9e:	4b42      	ldr	r3, [pc, #264]	; (8007ca8 <atanf+0x16c>)
 8007ba0:	429c      	cmp	r4, r3
 8007ba2:	dc4f      	bgt.n	8007c44 <atanf+0x108>
 8007ba4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8007ba8:	429c      	cmp	r4, r3
 8007baa:	dc41      	bgt.n	8007c30 <atanf+0xf4>
 8007bac:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007bb0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007bb4:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007bb8:	2300      	movs	r3, #0
 8007bba:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007bbe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007bc8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007cac <atanf+0x170>
 8007bcc:	eddf 5a38 	vldr	s11, [pc, #224]	; 8007cb0 <atanf+0x174>
 8007bd0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8007cb4 <atanf+0x178>
 8007bd4:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007bd8:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007bdc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007cb8 <atanf+0x17c>
 8007be0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007be4:	eddf 5a35 	vldr	s11, [pc, #212]	; 8007cbc <atanf+0x180>
 8007be8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007bec:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007cc0 <atanf+0x184>
 8007bf0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007bf4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007cc4 <atanf+0x188>
 8007bf8:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007bfc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8007cc8 <atanf+0x18c>
 8007c00:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007c04:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8007ccc <atanf+0x190>
 8007c08:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007c0c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8007cd0 <atanf+0x194>
 8007c10:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007c14:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8007cd4 <atanf+0x198>
 8007c18:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007c1c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007c20:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007c24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007c28:	d121      	bne.n	8007c6e <atanf+0x132>
 8007c2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c2e:	e794      	b.n	8007b5a <atanf+0x1e>
 8007c30:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007c34:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007c38:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007c42:	e7be      	b.n	8007bc2 <atanf+0x86>
 8007c44:	4b24      	ldr	r3, [pc, #144]	; (8007cd8 <atanf+0x19c>)
 8007c46:	429c      	cmp	r4, r3
 8007c48:	dc0b      	bgt.n	8007c62 <atanf+0x126>
 8007c4a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8007c4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c52:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007c56:	2302      	movs	r3, #2
 8007c58:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c60:	e7af      	b.n	8007bc2 <atanf+0x86>
 8007c62:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007c66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	e7a9      	b.n	8007bc2 <atanf+0x86>
 8007c6e:	4a1b      	ldr	r2, [pc, #108]	; (8007cdc <atanf+0x1a0>)
 8007c70:	491b      	ldr	r1, [pc, #108]	; (8007ce0 <atanf+0x1a4>)
 8007c72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007c76:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007c7a:	ed93 0a00 	vldr	s0, [r3]
 8007c7e:	ee37 7a40 	vsub.f32	s14, s14, s0
 8007c82:	ed92 0a00 	vldr	s0, [r2]
 8007c86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c8a:	2d00      	cmp	r5, #0
 8007c8c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007c90:	bfb8      	it	lt
 8007c92:	eef1 7a67 	vneglt.f32	s15, s15
 8007c96:	e760      	b.n	8007b5a <atanf+0x1e>
 8007c98:	3fc90fdb 	.word	0x3fc90fdb
 8007c9c:	bfc90fdb 	.word	0xbfc90fdb
 8007ca0:	3edfffff 	.word	0x3edfffff
 8007ca4:	7149f2ca 	.word	0x7149f2ca
 8007ca8:	3f97ffff 	.word	0x3f97ffff
 8007cac:	3c8569d7 	.word	0x3c8569d7
 8007cb0:	3d4bda59 	.word	0x3d4bda59
 8007cb4:	bd6ef16b 	.word	0xbd6ef16b
 8007cb8:	3d886b35 	.word	0x3d886b35
 8007cbc:	3dba2e6e 	.word	0x3dba2e6e
 8007cc0:	3e124925 	.word	0x3e124925
 8007cc4:	3eaaaaab 	.word	0x3eaaaaab
 8007cc8:	bd15a221 	.word	0xbd15a221
 8007ccc:	bd9d8795 	.word	0xbd9d8795
 8007cd0:	bde38e38 	.word	0xbde38e38
 8007cd4:	be4ccccd 	.word	0xbe4ccccd
 8007cd8:	401bffff 	.word	0x401bffff
 8007cdc:	080082a4 	.word	0x080082a4
 8007ce0:	080082b4 	.word	0x080082b4

08007ce4 <fabsf>:
 8007ce4:	ee10 3a10 	vmov	r3, s0
 8007ce8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007cec:	ee00 3a10 	vmov	s0, r3
 8007cf0:	4770      	bx	lr
	...

08007cf4 <floorf>:
 8007cf4:	ee10 3a10 	vmov	r3, s0
 8007cf8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007cfc:	3a7f      	subs	r2, #127	; 0x7f
 8007cfe:	2a16      	cmp	r2, #22
 8007d00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007d04:	dc2a      	bgt.n	8007d5c <floorf+0x68>
 8007d06:	2a00      	cmp	r2, #0
 8007d08:	da11      	bge.n	8007d2e <floorf+0x3a>
 8007d0a:	eddf 7a18 	vldr	s15, [pc, #96]	; 8007d6c <floorf+0x78>
 8007d0e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d12:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d1a:	dd05      	ble.n	8007d28 <floorf+0x34>
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	da23      	bge.n	8007d68 <floorf+0x74>
 8007d20:	4a13      	ldr	r2, [pc, #76]	; (8007d70 <floorf+0x7c>)
 8007d22:	2900      	cmp	r1, #0
 8007d24:	bf18      	it	ne
 8007d26:	4613      	movne	r3, r2
 8007d28:	ee00 3a10 	vmov	s0, r3
 8007d2c:	4770      	bx	lr
 8007d2e:	4911      	ldr	r1, [pc, #68]	; (8007d74 <floorf+0x80>)
 8007d30:	4111      	asrs	r1, r2
 8007d32:	420b      	tst	r3, r1
 8007d34:	d0fa      	beq.n	8007d2c <floorf+0x38>
 8007d36:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8007d6c <floorf+0x78>
 8007d3a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007d3e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d46:	ddef      	ble.n	8007d28 <floorf+0x34>
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	bfbe      	ittt	lt
 8007d4c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8007d50:	fa40 f202 	asrlt.w	r2, r0, r2
 8007d54:	189b      	addlt	r3, r3, r2
 8007d56:	ea23 0301 	bic.w	r3, r3, r1
 8007d5a:	e7e5      	b.n	8007d28 <floorf+0x34>
 8007d5c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007d60:	d3e4      	bcc.n	8007d2c <floorf+0x38>
 8007d62:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007d66:	4770      	bx	lr
 8007d68:	2300      	movs	r3, #0
 8007d6a:	e7dd      	b.n	8007d28 <floorf+0x34>
 8007d6c:	7149f2ca 	.word	0x7149f2ca
 8007d70:	bf800000 	.word	0xbf800000
 8007d74:	007fffff 	.word	0x007fffff

08007d78 <scalbnf>:
 8007d78:	ee10 3a10 	vmov	r3, s0
 8007d7c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007d80:	d025      	beq.n	8007dce <scalbnf+0x56>
 8007d82:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007d86:	d302      	bcc.n	8007d8e <scalbnf+0x16>
 8007d88:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007d8c:	4770      	bx	lr
 8007d8e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8007d92:	d122      	bne.n	8007dda <scalbnf+0x62>
 8007d94:	4b2a      	ldr	r3, [pc, #168]	; (8007e40 <scalbnf+0xc8>)
 8007d96:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007e44 <scalbnf+0xcc>
 8007d9a:	4298      	cmp	r0, r3
 8007d9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007da0:	db16      	blt.n	8007dd0 <scalbnf+0x58>
 8007da2:	ee10 3a10 	vmov	r3, s0
 8007da6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007daa:	3a19      	subs	r2, #25
 8007dac:	4402      	add	r2, r0
 8007dae:	2afe      	cmp	r2, #254	; 0xfe
 8007db0:	dd15      	ble.n	8007dde <scalbnf+0x66>
 8007db2:	ee10 3a10 	vmov	r3, s0
 8007db6:	eddf 7a24 	vldr	s15, [pc, #144]	; 8007e48 <scalbnf+0xd0>
 8007dba:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007e4c <scalbnf+0xd4>
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	eeb0 7a67 	vmov.f32	s14, s15
 8007dc4:	bfb8      	it	lt
 8007dc6:	eef0 7a66 	vmovlt.f32	s15, s13
 8007dca:	ee27 0a27 	vmul.f32	s0, s14, s15
 8007dce:	4770      	bx	lr
 8007dd0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007e50 <scalbnf+0xd8>
 8007dd4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007dd8:	4770      	bx	lr
 8007dda:	0dd2      	lsrs	r2, r2, #23
 8007ddc:	e7e6      	b.n	8007dac <scalbnf+0x34>
 8007dde:	2a00      	cmp	r2, #0
 8007de0:	dd06      	ble.n	8007df0 <scalbnf+0x78>
 8007de2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007de6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007dea:	ee00 3a10 	vmov	s0, r3
 8007dee:	4770      	bx	lr
 8007df0:	f112 0f16 	cmn.w	r2, #22
 8007df4:	da1a      	bge.n	8007e2c <scalbnf+0xb4>
 8007df6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007dfa:	4298      	cmp	r0, r3
 8007dfc:	ee10 3a10 	vmov	r3, s0
 8007e00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e04:	dd0a      	ble.n	8007e1c <scalbnf+0xa4>
 8007e06:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8007e48 <scalbnf+0xd0>
 8007e0a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8007e4c <scalbnf+0xd4>
 8007e0e:	eef0 7a40 	vmov.f32	s15, s0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	bf18      	it	ne
 8007e16:	eeb0 0a47 	vmovne.f32	s0, s14
 8007e1a:	e7db      	b.n	8007dd4 <scalbnf+0x5c>
 8007e1c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8007e50 <scalbnf+0xd8>
 8007e20:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007e54 <scalbnf+0xdc>
 8007e24:	eef0 7a40 	vmov.f32	s15, s0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	e7f3      	b.n	8007e14 <scalbnf+0x9c>
 8007e2c:	3219      	adds	r2, #25
 8007e2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007e32:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007e36:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007e58 <scalbnf+0xe0>
 8007e3a:	ee07 3a10 	vmov	s14, r3
 8007e3e:	e7c4      	b.n	8007dca <scalbnf+0x52>
 8007e40:	ffff3cb0 	.word	0xffff3cb0
 8007e44:	4c000000 	.word	0x4c000000
 8007e48:	7149f2ca 	.word	0x7149f2ca
 8007e4c:	f149f2ca 	.word	0xf149f2ca
 8007e50:	0da24260 	.word	0x0da24260
 8007e54:	8da24260 	.word	0x8da24260
 8007e58:	33000000 	.word	0x33000000

08007e5c <_init>:
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5e:	bf00      	nop
 8007e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e62:	bc08      	pop	{r3}
 8007e64:	469e      	mov	lr, r3
 8007e66:	4770      	bx	lr

08007e68 <_fini>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	bf00      	nop
 8007e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6e:	bc08      	pop	{r3}
 8007e70:	469e      	mov	lr, r3
 8007e72:	4770      	bx	lr
