

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Mon Dec 13 15:29:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.215|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     70|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    136|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln52_fu_134_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln78_fu_148_p2      |     +    |      0|  0|  13|          11|          11|
    |column_index_fu_124_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_100_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln48_fu_94_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln50_fu_118_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  70|          29|          27|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |column_index_0_reg_71    |   9|          2|    3|          6|
    |row_index_0_reg_60       |   9|          2|    3|          6|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         13|   11|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |column_index_0_reg_71        |  3|   0|    3|          0|
    |column_index_reg_184         |  3|   0|    3|          0|
    |row_index_0_reg_60           |  3|   0|    3|          0|
    |row_index_reg_171            |  3|   0|    3|          0|
    |state_matrix_V_addr_reg_189  |  4|   0|    4|          0|
    |zext_ln46_reg_163            |  2|   0|   11|          9|
    |zext_ln50_reg_176            |  3|   0|    6|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   38|         12|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|s_box_V_address0         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce0              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q0               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_offset           |  in |    2|   ap_none  |    s_box_V_offset    |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_box_V_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %s_box_V_offset)" [AES-XTS/main.cpp:53]   --->   Operation 6 'read' 's_box_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %s_box_V_offset_read, i8 0)" [AES-XTS/main.cpp:53]   --->   Operation 7 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %tmp to i11" [AES-XTS/main.cpp:46]   --->   Operation 8 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:48]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:48]   --->   Operation 11 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:48]   --->   Operation 13 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:48]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:52]   --->   Operation 15 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %tmp_4 to i6" [AES-XTS/main.cpp:50]   --->   Operation 16 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:50]   --->   Operation 17 'br' <Predicate = (!icmp_ln48)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:58]   --->   Operation 18 'ret' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ %column_index, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln50 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:50]   --->   Operation 20 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:50]   --->   Operation 22 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:50]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:52]   --->   Operation 24 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln52 = add i6 %zext_ln52, %zext_ln50" [AES-XTS/main.cpp:52]   --->   Operation 25 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i6 %add_ln52 to i64" [AES-XTS/main.cpp:52]   --->   Operation 26 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln52_1" [AES-XTS/main.cpp:52]   --->   Operation 27 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:52]   --->   Operation 28 'load' 'temp_V' <Predicate = (!icmp_ln50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 29 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%temp_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:52]   --->   Operation 30 'load' 'temp_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i16 %temp_V to i11" [AES-XTS/main.cpp:53]   --->   Operation 31 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln78 = add i11 %trunc_ln78, %zext_ln46" [AES-XTS/main.cpp:53]   --->   Operation 32 'add' 'add_ln78' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i11 %add_ln78 to i64" [AES-XTS/main.cpp:53]   --->   Operation 33 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%s_box_V_addr = getelementptr [768 x i8]* %s_box_V, i64 0, i64 %sext_ln78" [AES-XTS/main.cpp:53]   --->   Operation 34 'getelementptr' 's_box_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (3.25ns)   --->   "%s_box_V_load = load i8* %s_box_V_addr, align 1" [AES-XTS/main.cpp:53]   --->   Operation 35 'load' 's_box_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 36 [1/2] (3.25ns)   --->   "%s_box_V_load = load i8* %s_box_V_addr, align 1" [AES-XTS/main.cpp:53]   --->   Operation 36 'load' 's_box_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %s_box_V_load to i16" [AES-XTS/main.cpp:53]   --->   Operation 37 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.32ns)   --->   "store i16 %zext_ln78, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:53]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:50]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_box_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_box_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_box_V_offset_read (read             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
zext_ln46           (zext             ) [ 001111]
br_ln48             (br               ) [ 011111]
row_index_0         (phi              ) [ 001000]
icmp_ln48           (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
row_index           (add              ) [ 011111]
br_ln48             (br               ) [ 000000]
tmp_4               (bitconcatenate   ) [ 000000]
zext_ln50           (zext             ) [ 000111]
br_ln50             (br               ) [ 001111]
ret_ln58            (ret              ) [ 000000]
column_index_0      (phi              ) [ 000100]
icmp_ln50           (icmp             ) [ 001111]
empty_12            (speclooptripcount) [ 000000]
column_index        (add              ) [ 001111]
br_ln50             (br               ) [ 000000]
zext_ln52           (zext             ) [ 000000]
add_ln52            (add              ) [ 000000]
zext_ln52_1         (zext             ) [ 000000]
state_matrix_V_addr (getelementptr    ) [ 000011]
br_ln0              (br               ) [ 011111]
temp_V              (load             ) [ 000000]
trunc_ln78          (trunc            ) [ 000000]
add_ln78            (add              ) [ 000000]
sext_ln78           (sext             ) [ 000000]
s_box_V_addr        (getelementptr    ) [ 000001]
s_box_V_load        (load             ) [ 000000]
zext_ln78           (zext             ) [ 000000]
store_ln53          (store            ) [ 000000]
br_ln50             (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_box_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_box_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="s_box_V_offset_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="2" slack="0"/>
<pin id="30" dir="0" index="1" bw="2" slack="0"/>
<pin id="31" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_box_V_offset_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="state_matrix_V_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="0"/>
<pin id="43" dir="0" index="1" bw="16" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_V/3 store_ln53/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="s_box_V_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="11" slack="0"/>
<pin id="51" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_box_V_load/4 "/>
</bind>
</comp>

<comp id="60" class="1005" name="row_index_0_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="1"/>
<pin id="62" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_index_0 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="row_index_0_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_index_0/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="column_index_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="1"/>
<pin id="73" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_index_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="column_index_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_index_0/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln46_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln48_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_index_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_index/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln50_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln50_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="column_index_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_index/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln52_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln52_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="1"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln52_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln78_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln78_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="3"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln78_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln78_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="zext_ln46_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="3"/>
<pin id="165" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="171" class="1005" name="row_index_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="176" class="1005" name="zext_ln50_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="184" class="1005" name="column_index_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column_index "/>
</bind>
</comp>

<comp id="189" class="1005" name="state_matrix_V_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="s_box_V_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="26" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="26" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="64" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="64" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="75" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="75" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="75" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="147"><net_src comp="41" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="161"><net_src comp="54" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="166"><net_src comp="90" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="174"><net_src comp="100" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="179"><net_src comp="114" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="192"><net_src comp="34" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="197"><net_src comp="47" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix_V | {5 }
	Port: s_box_V | {}
 - Input state : 
	Port: aes_substitute_bytes : state_matrix_V | {3 4 }
	Port: aes_substitute_bytes : s_box_V | {4 5 }
	Port: aes_substitute_bytes : s_box_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln46 : 1
	State 2
		icmp_ln48 : 1
		row_index : 1
		br_ln48 : 2
		tmp_4 : 1
		zext_ln50 : 2
	State 3
		icmp_ln50 : 1
		column_index : 1
		br_ln50 : 2
		zext_ln52 : 1
		add_ln52 : 2
		zext_ln52_1 : 3
		state_matrix_V_addr : 4
		temp_V : 5
	State 4
		trunc_ln78 : 1
		add_ln78 : 2
		sext_ln78 : 3
		s_box_V_addr : 4
		s_box_V_load : 5
	State 5
		zext_ln78 : 1
		store_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        row_index_fu_100        |    0    |    12   |
|    add   |       column_index_fu_124      |    0    |    12   |
|          |         add_ln52_fu_134        |    0    |    15   |
|          |         add_ln78_fu_148        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln48_fu_94        |    0    |    9    |
|          |        icmp_ln50_fu_118        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   read   | s_box_V_offset_read_read_fu_28 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_82           |    0    |    0    |
|          |          tmp_4_fu_106          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         zext_ln46_fu_90        |    0    |    0    |
|          |        zext_ln50_fu_114        |    0    |    0    |
|   zext   |        zext_ln52_fu_130        |    0    |    0    |
|          |       zext_ln52_1_fu_139       |    0    |    0    |
|          |        zext_ln78_fu_158        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln78_fu_144       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln78_fu_153        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    70   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   column_index_0_reg_71   |    3   |
|    column_index_reg_184   |    3   |
|     row_index_0_reg_60    |    3   |
|     row_index_reg_171     |    3   |
|    s_box_V_addr_reg_194   |   10   |
|state_matrix_V_addr_reg_189|    4   |
|     zext_ln46_reg_163     |   11   |
|     zext_ln50_reg_176     |    6   |
+---------------------------+--------+
|           Total           |   43   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_54 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   43   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   43   |   88   |
+-----------+--------+--------+--------+
