

================================================================
== Vivado HLS Report for 'merger'
================================================================
* Date:           Fri Nov  9 23:11:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.391|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      26|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     524|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     524|      86|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_141                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  26|          13|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |merger2responseForma_1_blk_n  |   9|          2|    1|          2|
    |merger2responseForma_1_din    |  15|          3|  256|        768|
    |real_start                    |   9|          2|    1|          2|
    |valueStoreDram2merge_1_blk_n  |   9|          2|    1|          2|
    |valueStoreFlash2merg_1_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  60|         13|  261|        778|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |    1|   0|    1|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |dramOrFlash_V               |    1|   0|    1|          0|
    |dramOrFlash_V_load_reg_141  |    1|   0|    1|          0|
    |mergerState                 |    1|   0|    1|          0|
    |mergerState_load_reg_137    |    1|   0|    1|          0|
    |reg_91                      |  256|   0|  256|          0|
    |reg_96                      |  256|   0|  256|          0|
    |start_once_reg              |    1|   0|    1|          0|
    |tmp_134_reg_161             |    1|   0|    1|          0|
    |tmp_135_reg_153             |    1|   0|    1|          0|
    |tmp_136_reg_149             |    1|   0|    1|          0|
    |tmp_reg_145                 |    1|   0|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  524|   0|  524|          0|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_start                        |  in |    1| ap_ctrl_none |         merger         | return value |
|start_full_n                    |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_done                         | out |    1| ap_ctrl_none |         merger         | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_idle                         | out |    1| ap_ctrl_none |         merger         | return value |
|ap_ready                        | out |    1| ap_ctrl_none |         merger         | return value |
|start_out                       | out |    1| ap_ctrl_none |         merger         | return value |
|start_write                     | out |    1| ap_ctrl_none |         merger         | return value |
|valueStoreDram2merge_1_dout     |  in |  256|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreDram2merge_1_empty_n  |  in |    1|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreDram2merge_1_read     | out |    1|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreFlash2merg_1_dout     |  in |  256|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|valueStoreFlash2merg_1_empty_n  |  in |    1|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|valueStoreFlash2merg_1_read     | out |    1|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|merger2responseForma_1_din      | out |  256|    ap_fifo   | merger2responseForma_1 |    pointer   |
|merger2responseForma_1_full_n   |  in |    1|    ap_fifo   | merger2responseForma_1 |    pointer   |
|merger2responseForma_1_write    | out |    1|    ap_fifo   | merger2responseForma_1 |    pointer   |
+--------------------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%mergerState_load = load i1* @mergerState, align 1" [sources/merger.cpp:39]   --->   Operation 3 'load' 'mergerState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dramOrFlash_V_load = load i1* @dramOrFlash_V, align 1" [sources/merger.cpp:54]   --->   Operation 4 'load' 'dramOrFlash_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %mergerState_load, label %5, label %0" [sources/merger.cpp:39]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merg_1, i32 1) nounwind"   --->   Operation 6 'nbreadreq' 'tmp' <Predicate = (!mergerState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merge_1, i32 1) nounwind"   --->   Operation 7 'nbreadreq' 'tmp_136' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 8 [1/1] (2.39ns)   --->   "%tmp_2 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1) nounwind"   --->   Operation 8 'read' 'tmp_2' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "store i1 true, i1* @dramOrFlash_V, align 1" [sources/merger.cpp:48]   --->   Operation 9 'store' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.85>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "store i1 true, i1* @mergerState, align 1" [sources/merger.cpp:49]   --->   Operation 10 'store' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.85>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "%tmp280 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merg_1) nounwind"   --->   Operation 11 'read' 'tmp280' <Predicate = (!mergerState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "store i1 false, i1* @dramOrFlash_V, align 1" [sources/merger.cpp:43]   --->   Operation 12 'store' <Predicate = (!mergerState_load & tmp)> <Delay = 0.85>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "store i1 true, i1* @mergerState, align 1" [sources/merger.cpp:44]   --->   Operation 13 'store' <Predicate = (!mergerState_load & tmp)> <Delay = 0.85>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %dramOrFlash_V_load, label %.critedge.i, label %6" [sources/merger.cpp:54]   --->   Operation 14 'br' <Predicate = (mergerState_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merg_1, i32 1) nounwind"   --->   Operation 15 'nbreadreq' 'tmp_135' <Predicate = (mergerState_load & !dramOrFlash_V_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (2.39ns)   --->   "%tmp_4 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merg_1) nounwind"   --->   Operation 16 'read' 'tmp_4' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_EOP_V_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_4, i32 127)" [sources/hashTable/../globals.h:104->sources/merger.cpp:55]   --->   Operation 17 'bitselect' 'tmp_EOP_V_4' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_EOP_V_4, label %8, label %._crit_edge5.i" [sources/merger.cpp:57]   --->   Operation 18 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "store i1 false, i1* @mergerState, align 1" [sources/merger.cpp:58]   --->   Operation 19 'store' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135 & tmp_EOP_V_4)> <Delay = 0.85>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merge_1, i32 1) nounwind"   --->   Operation 20 'nbreadreq' 'tmp_134' <Predicate = (mergerState_load & dramOrFlash_V_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (2.39ns)   --->   "%tmp_6 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1) nounwind"   --->   Operation 21 'read' 'tmp_6' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_6, i32 127)" [sources/hashTable/../globals.h:104->sources/merger.cpp:61]   --->   Operation 22 'bitselect' 'tmp_EOP_V' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_EOP_V, label %10, label %._crit_edge8.i" [sources/merger.cpp:63]   --->   Operation 23 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "store i1 false, i1* @mergerState, align 1" [sources/merger.cpp:64]   --->   Operation 24 'store' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134 & tmp_EOP_V)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseForma_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merge_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merg_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str131, i32 0, i32 0, [1 x i8]* @p_str1132, i32 0, i32 0, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132) nounwind" [sources/merger.cpp:32]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1132) nounwind" [sources/merger.cpp:34]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [sources/merger.cpp:41]   --->   Operation 30 'br' <Predicate = (!mergerState_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_136, label %3, label %._crit_edge2.i" [sources/merger.cpp:46]   --->   Operation 31 'br' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_2) nounwind"   --->   Operation 32 'write' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [sources/merger.cpp:50]   --->   Operation 33 'br' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 34 'br' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp280) nounwind"   --->   Operation 35 'write' <Predicate = (!mergerState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %4" [sources/merger.cpp:45]   --->   Operation 36 'br' <Predicate = (!mergerState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %merger.exit" [sources/merger.cpp:51]   --->   Operation 37 'br' <Predicate = (!mergerState_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_135, label %7, label %._crit_edge6.i" [sources/merger.cpp:54]   --->   Operation 38 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_4) nounwind"   --->   Operation 39 'write' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [sources/merger.cpp:58]   --->   Operation 40 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135 & tmp_EOP_V_4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %11" [sources/merger.cpp:59]   --->   Operation 41 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_134, label %9, label %._crit_edge6.i" [sources/merger.cpp:60]   --->   Operation 42 'br' <Predicate = (mergerState_load & dramOrFlash_V_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_6) nounwind"   --->   Operation 43 'write' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [sources/merger.cpp:64]   --->   Operation 44 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134 & tmp_EOP_V)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [sources/merger.cpp:65]   --->   Operation 45 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 46 'br' <Predicate = (mergerState_load & dramOrFlash_V_load) | (mergerState_load & !tmp_135)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %merger.exit" [sources/merger.cpp:66]   --->   Operation 47 'br' <Predicate = (mergerState_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ mergerState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dramOrFlash_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ valueStoreFlash2merg_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ merger2responseForma_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ valueStoreDram2merge_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mergerState_load   (load         ) [ 011]
dramOrFlash_V_load (load         ) [ 011]
StgValue_5         (br           ) [ 000]
tmp                (nbreadreq    ) [ 011]
tmp_136            (nbreadreq    ) [ 011]
tmp_2              (read         ) [ 011]
StgValue_9         (store        ) [ 000]
StgValue_10        (store        ) [ 000]
tmp280             (read         ) [ 011]
StgValue_12        (store        ) [ 000]
StgValue_13        (store        ) [ 000]
StgValue_14        (br           ) [ 000]
tmp_135            (nbreadreq    ) [ 011]
tmp_4              (read         ) [ 011]
tmp_EOP_V_4        (bitselect    ) [ 011]
StgValue_18        (br           ) [ 000]
StgValue_19        (store        ) [ 000]
tmp_134            (nbreadreq    ) [ 011]
tmp_6              (read         ) [ 011]
tmp_EOP_V          (bitselect    ) [ 011]
StgValue_23        (br           ) [ 000]
StgValue_24        (store        ) [ 000]
StgValue_25        (specinterface) [ 000]
StgValue_26        (specinterface) [ 000]
StgValue_27        (specinterface) [ 000]
StgValue_28        (specinterface) [ 000]
StgValue_29        (specpipeline ) [ 000]
StgValue_30        (br           ) [ 000]
StgValue_31        (br           ) [ 000]
StgValue_32        (write        ) [ 000]
StgValue_33        (br           ) [ 000]
StgValue_34        (br           ) [ 000]
StgValue_35        (write        ) [ 000]
StgValue_36        (br           ) [ 000]
StgValue_37        (br           ) [ 000]
StgValue_38        (br           ) [ 000]
StgValue_39        (write        ) [ 000]
StgValue_40        (br           ) [ 000]
StgValue_41        (br           ) [ 000]
StgValue_42        (br           ) [ 000]
StgValue_43        (write        ) [ 000]
StgValue_44        (br           ) [ 000]
StgValue_45        (br           ) [ 000]
StgValue_46        (br           ) [ 000]
StgValue_47        (br           ) [ 000]
StgValue_48        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mergerState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergerState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dramOrFlash_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dramOrFlash_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valueStoreFlash2merg_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valueStoreFlash2merg_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="merger2responseForma_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger2responseForma_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="valueStoreDram2merge_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valueStoreDram2merge_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1132"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="256" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 tmp_135/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="256" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_136/1 tmp_134/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="0"/>
<pin id="63" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="256" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp280/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="0" index="2" bw="256" slack="1"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/2 StgValue_35/2 StgValue_39/2 StgValue_43/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 StgValue_13/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 StgValue_24/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="256" slack="1"/>
<pin id="93" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_6 "/>
</bind>
</comp>

<comp id="96" class="1005" name="reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="256" slack="1"/>
<pin id="98" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp280 tmp_4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="mergerState_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mergerState_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="dramOrFlash_V_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dramOrFlash_V_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="StgValue_9_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_12_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_EOP_V_4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="256" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_EOP_V_4/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_EOP_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="256" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_EOP_V/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="mergerState_load_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mergerState_load "/>
</bind>
</comp>

<comp id="141" class="1005" name="dramOrFlash_V_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="dramOrFlash_V_load "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_136_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_135_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_135 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_EOP_V_4_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_EOP_V_4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_134_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_EOP_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_EOP_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="60" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="99"><net_src comp="66" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="66" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="101" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="105" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="44" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="52" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="44" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="121" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="52" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="129" pin="3"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mergerState | {1 }
	Port: dramOrFlash_V | {1 }
	Port: valueStoreFlash2merg_1 | {}
	Port: merger2responseForma_1 | {2 }
	Port: valueStoreDram2merge_1 | {}
 - Input state : 
	Port: merger : mergerState | {1 }
	Port: merger : dramOrFlash_V | {1 }
	Port: merger : valueStoreFlash2merg_1 | {1 }
	Port: merger : merger2responseForma_1 | {}
	Port: merger : valueStoreDram2merge_1 | {1 }
  - Chain level:
	State 1
		StgValue_5 : 1
		StgValue_14 : 1
		StgValue_18 : 1
		StgValue_23 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
| nbreadreq| grp_nbreadreq_fu_44 |
|          | grp_nbreadreq_fu_52 |
|----------|---------------------|
|   read   |    grp_read_fu_60   |
|          |    grp_read_fu_66   |
|----------|---------------------|
|   write  |   grp_write_fu_72   |
|----------|---------------------|
| bitselect|  tmp_EOP_V_4_fu_121 |
|          |   tmp_EOP_V_fu_129  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|dramOrFlash_V_load_reg_141|    1   |
| mergerState_load_reg_137 |    1   |
|          reg_91          |   256  |
|          reg_96          |   256  |
|      tmp_134_reg_161     |    1   |
|      tmp_135_reg_153     |    1   |
|      tmp_136_reg_149     |    1   |
|    tmp_EOP_V_4_reg_157   |    1   |
|     tmp_EOP_V_reg_165    |    1   |
|        tmp_reg_145       |    1   |
+--------------------------+--------+
|           Total          |   520  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |  256 |   512  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   512  ||   0.85  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   520  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   520  |    9   |
+-----------+--------+--------+--------+
