Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 19 16:46:45 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_motor_dig_top_timing_summary_routed.rpt -pb stepper_motor_dig_top_timing_summary_routed.pb -rpx stepper_motor_dig_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper_motor_dig_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_n_io[0] (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: i_speed_ctrl/new_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.923        0.000                      0                   23        0.178        0.000                      0                   23        9.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         16.923        0.000                      0                   23        0.178        0.000                      0                   23        9.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.897ns (39.852%)  route 1.354ns (60.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.348     5.228    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    22.151    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.897ns (39.852%)  route 1.354ns (60.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.348     5.228    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    22.151    i_speed_ctrl/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.897ns (39.852%)  route 1.354ns (60.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.348     5.228    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    22.151    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.897ns (39.852%)  route 1.354ns (60.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.348     5.228    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
                         clock pessimism              0.290    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    22.151    i_speed_ctrl/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[0]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.897ns (38.903%)  route 1.409ns (61.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.669     2.977    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=6, routed)           0.854     4.309    i_speed_ctrl/counter_reg__0[4]
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.295     4.604 r  i_speed_ctrl/counter[10]_i_3/O
                         net (fo=1, routed)           0.151     4.755    i_speed_ctrl/counter[10]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.879 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=11, routed)          0.403     5.283    i_speed_ctrl/counter[10]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          1.495    22.688    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[9]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    22.221    i_speed_ctrl/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X25Y46         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[2]/Q
                         net (fo=7, routed)           0.133     1.174    i_speed_ctrl/counter_reg__0[2]
    SLICE_X24Y46         LUT5 (Prop_lut5_I0_O)        0.048     1.222 r  i_speed_ctrl/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.222    i_speed_ctrl/p_0_in__0[4]
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.131     1.045    i_speed_ctrl/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X25Y46         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[2]/Q
                         net (fo=7, routed)           0.133     1.174    i_speed_ctrl/counter_reg__0[2]
    SLICE_X24Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.219 r  i_speed_ctrl/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.219    i_speed_ctrl/p_0_in__0[3]
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     1.034    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X25Y46         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[2]/Q
                         net (fo=7, routed)           0.137     1.178    i_speed_ctrl/counter_reg__0[2]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.223 r  i_speed_ctrl/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.223    i_speed_ctrl/p_0_in__0[5]
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.121     1.035    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[10]/Q
                         net (fo=3, routed)           0.144     1.186    i_speed_ctrl/counter_reg__0[10]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.231 r  i_speed_ctrl/counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.231    i_speed_ctrl/p_0_in__0[10]
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     0.993    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  i_speed_ctrl/counter_reg[3]/Q
                         net (fo=7, routed)           0.161     1.225    i_speed_ctrl/counter_reg__0[3]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.270 r  i_speed_ctrl/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.270    i_speed_ctrl/p_0_in__0[6]
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X24Y46         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.121     1.022    i_speed_ctrl/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.551%)  route 0.168ns (47.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  i_speed_ctrl/counter_reg[7]/Q
                         net (fo=6, routed)           0.168     1.209    i_speed_ctrl/counter_reg__0[7]
    SLICE_X23Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.254 r  i_speed_ctrl/new_clock_i_1/O
                         net (fo=1, routed)           0.000     1.254    i_speed_ctrl/new_clock_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  i_speed_ctrl/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X23Y46         FDRE                                         r  i_speed_ctrl/new_clock_reg/C
                         clock pessimism             -0.284     0.914    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.005    i_speed_ctrl/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.426%)  route 0.194ns (50.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=5, routed)           0.194     1.236    i_speed_ctrl/counter_reg__0[8]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.049     1.285 r  i_speed_ctrl/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.285    i_speed_ctrl/p_0_in__0[9]
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[9]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107     1.008    i_speed_ctrl/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.894%)  route 0.194ns (51.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=5, routed)           0.194     1.236    i_speed_ctrl/counter_reg__0[8]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.281 r  i_speed_ctrl/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.281    i_speed_ctrl/p_0_in__0[8]
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     0.993    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.121%)  route 0.217ns (53.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_speed_ctrl/counter_reg[7]/Q
                         net (fo=6, routed)           0.217     1.259    i_speed_ctrl/counter_reg__0[7]
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.304 r  i_speed_ctrl/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.304    i_speed_ctrl/p_0_in__0[7]
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     0.993    i_speed_ctrl/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.071%)  route 0.324ns (58.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.560     0.901    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  i_speed_ctrl/counter_reg[1]/Q
                         net (fo=8, routed)           0.324     1.353    i_speed_ctrl/counter_reg__0[1]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.098     1.451 r  i_speed_ctrl/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.451    i_speed_ctrl/p_0_in__0[1]
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12, routed)          0.828     1.198    i_speed_ctrl/CLK
    SLICE_X22Y46         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107     1.008    i_speed_ctrl/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y46   i_speed_ctrl/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y46   i_speed_ctrl/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y46   i_speed_ctrl/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X25Y46   i_speed_ctrl/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y46   i_speed_ctrl/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y46   i_speed_ctrl/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y46   i_speed_ctrl/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y46   i_speed_ctrl/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y46   i_speed_ctrl/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X25Y46   i_speed_ctrl/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y46   i_speed_ctrl/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X25Y46   i_speed_ctrl/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X25Y46   i_speed_ctrl/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y46   i_speed_ctrl/counter_reg[3]/C



