{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@39:49@HdlIdDef", "\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\n"], "Clone Blocks": [["hdl/library/axi_sysid/axi_sysid.v@41:51", "reg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@174:184", "\n  reg  [31:0]                     up_rdata_ff = 'd0;\n  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n  // Scratch register\n"], ["hdl/library/axi_sysid/axi_sysid.v@42:52", "reg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\n"], ["hdl/library/axi_sysid/axi_sysid.v@38:48", "localparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\n"], ["hdl/library/axi_sysid/axi_sysid.v@37:47", "                                              8'h61};     /* PATCH */\nlocalparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\n"]], "Diff Content": {"Delete": [[44, "reg   [31:0]                    up_scratch = 'd0;\n"]], "Add": [[44, "  reg                             up_wack = 'd0;\n"], [44, "  reg   [31:0]                    up_rdata_s = 'd0;\n"], [44, "  reg                             up_rack_s = 'd0;\n"], [44, "  reg                             up_rreq_s_d = 'd0;\n"], [44, "  reg   [31:0]                    up_scratch = 'd0;\n"]]}}