$comment
	File created using the following command:
		vcd file mini_mips.msim.vcd -direction
$end
$date
	Sun Jan 05 08:16:45 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mini_mips_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 # debug_bus_data_in [31] $end
$var wire 1 $ debug_bus_data_in [30] $end
$var wire 1 % debug_bus_data_in [29] $end
$var wire 1 & debug_bus_data_in [28] $end
$var wire 1 ' debug_bus_data_in [27] $end
$var wire 1 ( debug_bus_data_in [26] $end
$var wire 1 ) debug_bus_data_in [25] $end
$var wire 1 * debug_bus_data_in [24] $end
$var wire 1 + debug_bus_data_in [23] $end
$var wire 1 , debug_bus_data_in [22] $end
$var wire 1 - debug_bus_data_in [21] $end
$var wire 1 . debug_bus_data_in [20] $end
$var wire 1 / debug_bus_data_in [19] $end
$var wire 1 0 debug_bus_data_in [18] $end
$var wire 1 1 debug_bus_data_in [17] $end
$var wire 1 2 debug_bus_data_in [16] $end
$var wire 1 3 debug_bus_data_in [15] $end
$var wire 1 4 debug_bus_data_in [14] $end
$var wire 1 5 debug_bus_data_in [13] $end
$var wire 1 6 debug_bus_data_in [12] $end
$var wire 1 7 debug_bus_data_in [11] $end
$var wire 1 8 debug_bus_data_in [10] $end
$var wire 1 9 debug_bus_data_in [9] $end
$var wire 1 : debug_bus_data_in [8] $end
$var wire 1 ; debug_bus_data_in [7] $end
$var wire 1 < debug_bus_data_in [6] $end
$var wire 1 = debug_bus_data_in [5] $end
$var wire 1 > debug_bus_data_in [4] $end
$var wire 1 ? debug_bus_data_in [3] $end
$var wire 1 @ debug_bus_data_in [2] $end
$var wire 1 A debug_bus_data_in [1] $end
$var wire 1 B debug_bus_data_in [0] $end
$var wire 1 C debug_bus_reg_rd [31] $end
$var wire 1 D debug_bus_reg_rd [30] $end
$var wire 1 E debug_bus_reg_rd [29] $end
$var wire 1 F debug_bus_reg_rd [28] $end
$var wire 1 G debug_bus_reg_rd [27] $end
$var wire 1 H debug_bus_reg_rd [26] $end
$var wire 1 I debug_bus_reg_rd [25] $end
$var wire 1 J debug_bus_reg_rd [24] $end
$var wire 1 K debug_bus_reg_rd [23] $end
$var wire 1 L debug_bus_reg_rd [22] $end
$var wire 1 M debug_bus_reg_rd [21] $end
$var wire 1 N debug_bus_reg_rd [20] $end
$var wire 1 O debug_bus_reg_rd [19] $end
$var wire 1 P debug_bus_reg_rd [18] $end
$var wire 1 Q debug_bus_reg_rd [17] $end
$var wire 1 R debug_bus_reg_rd [16] $end
$var wire 1 S debug_bus_reg_rd [15] $end
$var wire 1 T debug_bus_reg_rd [14] $end
$var wire 1 U debug_bus_reg_rd [13] $end
$var wire 1 V debug_bus_reg_rd [12] $end
$var wire 1 W debug_bus_reg_rd [11] $end
$var wire 1 X debug_bus_reg_rd [10] $end
$var wire 1 Y debug_bus_reg_rd [9] $end
$var wire 1 Z debug_bus_reg_rd [8] $end
$var wire 1 [ debug_bus_reg_rd [7] $end
$var wire 1 \ debug_bus_reg_rd [6] $end
$var wire 1 ] debug_bus_reg_rd [5] $end
$var wire 1 ^ debug_bus_reg_rd [4] $end
$var wire 1 _ debug_bus_reg_rd [3] $end
$var wire 1 ` debug_bus_reg_rd [2] $end
$var wire 1 a debug_bus_reg_rd [1] $end
$var wire 1 b debug_bus_reg_rd [0] $end
$var wire 1 c debug_bus_reg_rs [31] $end
$var wire 1 d debug_bus_reg_rs [30] $end
$var wire 1 e debug_bus_reg_rs [29] $end
$var wire 1 f debug_bus_reg_rs [28] $end
$var wire 1 g debug_bus_reg_rs [27] $end
$var wire 1 h debug_bus_reg_rs [26] $end
$var wire 1 i debug_bus_reg_rs [25] $end
$var wire 1 j debug_bus_reg_rs [24] $end
$var wire 1 k debug_bus_reg_rs [23] $end
$var wire 1 l debug_bus_reg_rs [22] $end
$var wire 1 m debug_bus_reg_rs [21] $end
$var wire 1 n debug_bus_reg_rs [20] $end
$var wire 1 o debug_bus_reg_rs [19] $end
$var wire 1 p debug_bus_reg_rs [18] $end
$var wire 1 q debug_bus_reg_rs [17] $end
$var wire 1 r debug_bus_reg_rs [16] $end
$var wire 1 s debug_bus_reg_rs [15] $end
$var wire 1 t debug_bus_reg_rs [14] $end
$var wire 1 u debug_bus_reg_rs [13] $end
$var wire 1 v debug_bus_reg_rs [12] $end
$var wire 1 w debug_bus_reg_rs [11] $end
$var wire 1 x debug_bus_reg_rs [10] $end
$var wire 1 y debug_bus_reg_rs [9] $end
$var wire 1 z debug_bus_reg_rs [8] $end
$var wire 1 { debug_bus_reg_rs [7] $end
$var wire 1 | debug_bus_reg_rs [6] $end
$var wire 1 } debug_bus_reg_rs [5] $end
$var wire 1 ~ debug_bus_reg_rs [4] $end
$var wire 1 !! debug_bus_reg_rs [3] $end
$var wire 1 "! debug_bus_reg_rs [2] $end
$var wire 1 #! debug_bus_reg_rs [1] $end
$var wire 1 $! debug_bus_reg_rs [0] $end
$var wire 1 %! debug_bus_reg_rt [31] $end
$var wire 1 &! debug_bus_reg_rt [30] $end
$var wire 1 '! debug_bus_reg_rt [29] $end
$var wire 1 (! debug_bus_reg_rt [28] $end
$var wire 1 )! debug_bus_reg_rt [27] $end
$var wire 1 *! debug_bus_reg_rt [26] $end
$var wire 1 +! debug_bus_reg_rt [25] $end
$var wire 1 ,! debug_bus_reg_rt [24] $end
$var wire 1 -! debug_bus_reg_rt [23] $end
$var wire 1 .! debug_bus_reg_rt [22] $end
$var wire 1 /! debug_bus_reg_rt [21] $end
$var wire 1 0! debug_bus_reg_rt [20] $end
$var wire 1 1! debug_bus_reg_rt [19] $end
$var wire 1 2! debug_bus_reg_rt [18] $end
$var wire 1 3! debug_bus_reg_rt [17] $end
$var wire 1 4! debug_bus_reg_rt [16] $end
$var wire 1 5! debug_bus_reg_rt [15] $end
$var wire 1 6! debug_bus_reg_rt [14] $end
$var wire 1 7! debug_bus_reg_rt [13] $end
$var wire 1 8! debug_bus_reg_rt [12] $end
$var wire 1 9! debug_bus_reg_rt [11] $end
$var wire 1 :! debug_bus_reg_rt [10] $end
$var wire 1 ;! debug_bus_reg_rt [9] $end
$var wire 1 <! debug_bus_reg_rt [8] $end
$var wire 1 =! debug_bus_reg_rt [7] $end
$var wire 1 >! debug_bus_reg_rt [6] $end
$var wire 1 ?! debug_bus_reg_rt [5] $end
$var wire 1 @! debug_bus_reg_rt [4] $end
$var wire 1 A! debug_bus_reg_rt [3] $end
$var wire 1 B! debug_bus_reg_rt [2] $end
$var wire 1 C! debug_bus_reg_rt [1] $end
$var wire 1 D! debug_bus_reg_rt [0] $end
$var wire 1 E! debug_immediate [31] $end
$var wire 1 F! debug_immediate [30] $end
$var wire 1 G! debug_immediate [29] $end
$var wire 1 H! debug_immediate [28] $end
$var wire 1 I! debug_immediate [27] $end
$var wire 1 J! debug_immediate [26] $end
$var wire 1 K! debug_immediate [25] $end
$var wire 1 L! debug_immediate [24] $end
$var wire 1 M! debug_immediate [23] $end
$var wire 1 N! debug_immediate [22] $end
$var wire 1 O! debug_immediate [21] $end
$var wire 1 P! debug_immediate [20] $end
$var wire 1 Q! debug_immediate [19] $end
$var wire 1 R! debug_immediate [18] $end
$var wire 1 S! debug_immediate [17] $end
$var wire 1 T! debug_immediate [16] $end
$var wire 1 U! debug_immediate [15] $end
$var wire 1 V! debug_immediate [14] $end
$var wire 1 W! debug_immediate [13] $end
$var wire 1 X! debug_immediate [12] $end
$var wire 1 Y! debug_immediate [11] $end
$var wire 1 Z! debug_immediate [10] $end
$var wire 1 [! debug_immediate [9] $end
$var wire 1 \! debug_immediate [8] $end
$var wire 1 ]! debug_immediate [7] $end
$var wire 1 ^! debug_immediate [6] $end
$var wire 1 _! debug_immediate [5] $end
$var wire 1 `! debug_immediate [4] $end
$var wire 1 a! debug_immediate [3] $end
$var wire 1 b! debug_immediate [2] $end
$var wire 1 c! debug_immediate [1] $end
$var wire 1 d! debug_immediate [0] $end
$var wire 1 e! debug_ir [31] $end
$var wire 1 f! debug_ir [30] $end
$var wire 1 g! debug_ir [29] $end
$var wire 1 h! debug_ir [28] $end
$var wire 1 i! debug_ir [27] $end
$var wire 1 j! debug_ir [26] $end
$var wire 1 k! debug_ir [25] $end
$var wire 1 l! debug_ir [24] $end
$var wire 1 m! debug_ir [23] $end
$var wire 1 n! debug_ir [22] $end
$var wire 1 o! debug_ir [21] $end
$var wire 1 p! debug_ir [20] $end
$var wire 1 q! debug_ir [19] $end
$var wire 1 r! debug_ir [18] $end
$var wire 1 s! debug_ir [17] $end
$var wire 1 t! debug_ir [16] $end
$var wire 1 u! debug_ir [15] $end
$var wire 1 v! debug_ir [14] $end
$var wire 1 w! debug_ir [13] $end
$var wire 1 x! debug_ir [12] $end
$var wire 1 y! debug_ir [11] $end
$var wire 1 z! debug_ir [10] $end
$var wire 1 {! debug_ir [9] $end
$var wire 1 |! debug_ir [8] $end
$var wire 1 }! debug_ir [7] $end
$var wire 1 ~! debug_ir [6] $end
$var wire 1 !" debug_ir [5] $end
$var wire 1 "" debug_ir [4] $end
$var wire 1 #" debug_ir [3] $end
$var wire 1 $" debug_ir [2] $end
$var wire 1 %" debug_ir [1] $end
$var wire 1 &" debug_ir [0] $end
$var wire 1 '" debug_mem_data_out [31] $end
$var wire 1 (" debug_mem_data_out [30] $end
$var wire 1 )" debug_mem_data_out [29] $end
$var wire 1 *" debug_mem_data_out [28] $end
$var wire 1 +" debug_mem_data_out [27] $end
$var wire 1 ," debug_mem_data_out [26] $end
$var wire 1 -" debug_mem_data_out [25] $end
$var wire 1 ." debug_mem_data_out [24] $end
$var wire 1 /" debug_mem_data_out [23] $end
$var wire 1 0" debug_mem_data_out [22] $end
$var wire 1 1" debug_mem_data_out [21] $end
$var wire 1 2" debug_mem_data_out [20] $end
$var wire 1 3" debug_mem_data_out [19] $end
$var wire 1 4" debug_mem_data_out [18] $end
$var wire 1 5" debug_mem_data_out [17] $end
$var wire 1 6" debug_mem_data_out [16] $end
$var wire 1 7" debug_mem_data_out [15] $end
$var wire 1 8" debug_mem_data_out [14] $end
$var wire 1 9" debug_mem_data_out [13] $end
$var wire 1 :" debug_mem_data_out [12] $end
$var wire 1 ;" debug_mem_data_out [11] $end
$var wire 1 <" debug_mem_data_out [10] $end
$var wire 1 =" debug_mem_data_out [9] $end
$var wire 1 >" debug_mem_data_out [8] $end
$var wire 1 ?" debug_mem_data_out [7] $end
$var wire 1 @" debug_mem_data_out [6] $end
$var wire 1 A" debug_mem_data_out [5] $end
$var wire 1 B" debug_mem_data_out [4] $end
$var wire 1 C" debug_mem_data_out [3] $end
$var wire 1 D" debug_mem_data_out [2] $end
$var wire 1 E" debug_mem_data_out [1] $end
$var wire 1 F" debug_mem_data_out [0] $end
$var wire 1 G" debug_opcode [5] $end
$var wire 1 H" debug_opcode [4] $end
$var wire 1 I" debug_opcode [3] $end
$var wire 1 J" debug_opcode [2] $end
$var wire 1 K" debug_opcode [1] $end
$var wire 1 L" debug_opcode [0] $end
$var wire 1 M" debug_pc [31] $end
$var wire 1 N" debug_pc [30] $end
$var wire 1 O" debug_pc [29] $end
$var wire 1 P" debug_pc [28] $end
$var wire 1 Q" debug_pc [27] $end
$var wire 1 R" debug_pc [26] $end
$var wire 1 S" debug_pc [25] $end
$var wire 1 T" debug_pc [24] $end
$var wire 1 U" debug_pc [23] $end
$var wire 1 V" debug_pc [22] $end
$var wire 1 W" debug_pc [21] $end
$var wire 1 X" debug_pc [20] $end
$var wire 1 Y" debug_pc [19] $end
$var wire 1 Z" debug_pc [18] $end
$var wire 1 [" debug_pc [17] $end
$var wire 1 \" debug_pc [16] $end
$var wire 1 ]" debug_pc [15] $end
$var wire 1 ^" debug_pc [14] $end
$var wire 1 _" debug_pc [13] $end
$var wire 1 `" debug_pc [12] $end
$var wire 1 a" debug_pc [11] $end
$var wire 1 b" debug_pc [10] $end
$var wire 1 c" debug_pc [9] $end
$var wire 1 d" debug_pc [8] $end
$var wire 1 e" debug_pc [7] $end
$var wire 1 f" debug_pc [6] $end
$var wire 1 g" debug_pc [5] $end
$var wire 1 h" debug_pc [4] $end
$var wire 1 i" debug_pc [3] $end
$var wire 1 j" debug_pc [2] $end
$var wire 1 k" debug_pc [1] $end
$var wire 1 l" debug_pc [0] $end
$var wire 1 m" debug_rd_addr [4] $end
$var wire 1 n" debug_rd_addr [3] $end
$var wire 1 o" debug_rd_addr [2] $end
$var wire 1 p" debug_rd_addr [1] $end
$var wire 1 q" debug_rd_addr [0] $end
$var wire 1 r" debug_reg_file_ld $end
$var wire 1 s" output [31] $end
$var wire 1 t" output [30] $end
$var wire 1 u" output [29] $end
$var wire 1 v" output [28] $end
$var wire 1 w" output [27] $end
$var wire 1 x" output [26] $end
$var wire 1 y" output [25] $end
$var wire 1 z" output [24] $end
$var wire 1 {" output [23] $end
$var wire 1 |" output [22] $end
$var wire 1 }" output [21] $end
$var wire 1 ~" output [20] $end
$var wire 1 !# output [19] $end
$var wire 1 "# output [18] $end
$var wire 1 ## output [17] $end
$var wire 1 $# output [16] $end
$var wire 1 %# output [15] $end
$var wire 1 &# output [14] $end
$var wire 1 '# output [13] $end
$var wire 1 (# output [12] $end
$var wire 1 )# output [11] $end
$var wire 1 *# output [10] $end
$var wire 1 +# output [9] $end
$var wire 1 ,# output [8] $end
$var wire 1 -# output [7] $end
$var wire 1 .# output [6] $end
$var wire 1 /# output [5] $end
$var wire 1 0# output [4] $end
$var wire 1 1# output [3] $end
$var wire 1 2# output [2] $end
$var wire 1 3# output [1] $end
$var wire 1 4# output [0] $end

$scope module i1 $end
$var wire 1 5# gnd $end
$var wire 1 6# vcc $end
$var wire 1 7# unknown $end
$var wire 1 8# devoe $end
$var wire 1 9# devclrn $end
$var wire 1 :# devpor $end
$var wire 1 ;# ww_devoe $end
$var wire 1 <# ww_devclrn $end
$var wire 1 =# ww_devpor $end
$var wire 1 ># ww_clk $end
$var wire 1 ?# ww_clr $end
$var wire 1 @# ww_output [31] $end
$var wire 1 A# ww_output [30] $end
$var wire 1 B# ww_output [29] $end
$var wire 1 C# ww_output [28] $end
$var wire 1 D# ww_output [27] $end
$var wire 1 E# ww_output [26] $end
$var wire 1 F# ww_output [25] $end
$var wire 1 G# ww_output [24] $end
$var wire 1 H# ww_output [23] $end
$var wire 1 I# ww_output [22] $end
$var wire 1 J# ww_output [21] $end
$var wire 1 K# ww_output [20] $end
$var wire 1 L# ww_output [19] $end
$var wire 1 M# ww_output [18] $end
$var wire 1 N# ww_output [17] $end
$var wire 1 O# ww_output [16] $end
$var wire 1 P# ww_output [15] $end
$var wire 1 Q# ww_output [14] $end
$var wire 1 R# ww_output [13] $end
$var wire 1 S# ww_output [12] $end
$var wire 1 T# ww_output [11] $end
$var wire 1 U# ww_output [10] $end
$var wire 1 V# ww_output [9] $end
$var wire 1 W# ww_output [8] $end
$var wire 1 X# ww_output [7] $end
$var wire 1 Y# ww_output [6] $end
$var wire 1 Z# ww_output [5] $end
$var wire 1 [# ww_output [4] $end
$var wire 1 \# ww_output [3] $end
$var wire 1 ]# ww_output [2] $end
$var wire 1 ^# ww_output [1] $end
$var wire 1 _# ww_output [0] $end
$var wire 1 `# ww_debug_pc [31] $end
$var wire 1 a# ww_debug_pc [30] $end
$var wire 1 b# ww_debug_pc [29] $end
$var wire 1 c# ww_debug_pc [28] $end
$var wire 1 d# ww_debug_pc [27] $end
$var wire 1 e# ww_debug_pc [26] $end
$var wire 1 f# ww_debug_pc [25] $end
$var wire 1 g# ww_debug_pc [24] $end
$var wire 1 h# ww_debug_pc [23] $end
$var wire 1 i# ww_debug_pc [22] $end
$var wire 1 j# ww_debug_pc [21] $end
$var wire 1 k# ww_debug_pc [20] $end
$var wire 1 l# ww_debug_pc [19] $end
$var wire 1 m# ww_debug_pc [18] $end
$var wire 1 n# ww_debug_pc [17] $end
$var wire 1 o# ww_debug_pc [16] $end
$var wire 1 p# ww_debug_pc [15] $end
$var wire 1 q# ww_debug_pc [14] $end
$var wire 1 r# ww_debug_pc [13] $end
$var wire 1 s# ww_debug_pc [12] $end
$var wire 1 t# ww_debug_pc [11] $end
$var wire 1 u# ww_debug_pc [10] $end
$var wire 1 v# ww_debug_pc [9] $end
$var wire 1 w# ww_debug_pc [8] $end
$var wire 1 x# ww_debug_pc [7] $end
$var wire 1 y# ww_debug_pc [6] $end
$var wire 1 z# ww_debug_pc [5] $end
$var wire 1 {# ww_debug_pc [4] $end
$var wire 1 |# ww_debug_pc [3] $end
$var wire 1 }# ww_debug_pc [2] $end
$var wire 1 ~# ww_debug_pc [1] $end
$var wire 1 !$ ww_debug_pc [0] $end
$var wire 1 "$ ww_debug_ir [31] $end
$var wire 1 #$ ww_debug_ir [30] $end
$var wire 1 $$ ww_debug_ir [29] $end
$var wire 1 %$ ww_debug_ir [28] $end
$var wire 1 &$ ww_debug_ir [27] $end
$var wire 1 '$ ww_debug_ir [26] $end
$var wire 1 ($ ww_debug_ir [25] $end
$var wire 1 )$ ww_debug_ir [24] $end
$var wire 1 *$ ww_debug_ir [23] $end
$var wire 1 +$ ww_debug_ir [22] $end
$var wire 1 ,$ ww_debug_ir [21] $end
$var wire 1 -$ ww_debug_ir [20] $end
$var wire 1 .$ ww_debug_ir [19] $end
$var wire 1 /$ ww_debug_ir [18] $end
$var wire 1 0$ ww_debug_ir [17] $end
$var wire 1 1$ ww_debug_ir [16] $end
$var wire 1 2$ ww_debug_ir [15] $end
$var wire 1 3$ ww_debug_ir [14] $end
$var wire 1 4$ ww_debug_ir [13] $end
$var wire 1 5$ ww_debug_ir [12] $end
$var wire 1 6$ ww_debug_ir [11] $end
$var wire 1 7$ ww_debug_ir [10] $end
$var wire 1 8$ ww_debug_ir [9] $end
$var wire 1 9$ ww_debug_ir [8] $end
$var wire 1 :$ ww_debug_ir [7] $end
$var wire 1 ;$ ww_debug_ir [6] $end
$var wire 1 <$ ww_debug_ir [5] $end
$var wire 1 =$ ww_debug_ir [4] $end
$var wire 1 >$ ww_debug_ir [3] $end
$var wire 1 ?$ ww_debug_ir [2] $end
$var wire 1 @$ ww_debug_ir [1] $end
$var wire 1 A$ ww_debug_ir [0] $end
$var wire 1 B$ ww_debug_opcode [5] $end
$var wire 1 C$ ww_debug_opcode [4] $end
$var wire 1 D$ ww_debug_opcode [3] $end
$var wire 1 E$ ww_debug_opcode [2] $end
$var wire 1 F$ ww_debug_opcode [1] $end
$var wire 1 G$ ww_debug_opcode [0] $end
$var wire 1 H$ ww_debug_rd_addr [4] $end
$var wire 1 I$ ww_debug_rd_addr [3] $end
$var wire 1 J$ ww_debug_rd_addr [2] $end
$var wire 1 K$ ww_debug_rd_addr [1] $end
$var wire 1 L$ ww_debug_rd_addr [0] $end
$var wire 1 M$ ww_debug_immediate [31] $end
$var wire 1 N$ ww_debug_immediate [30] $end
$var wire 1 O$ ww_debug_immediate [29] $end
$var wire 1 P$ ww_debug_immediate [28] $end
$var wire 1 Q$ ww_debug_immediate [27] $end
$var wire 1 R$ ww_debug_immediate [26] $end
$var wire 1 S$ ww_debug_immediate [25] $end
$var wire 1 T$ ww_debug_immediate [24] $end
$var wire 1 U$ ww_debug_immediate [23] $end
$var wire 1 V$ ww_debug_immediate [22] $end
$var wire 1 W$ ww_debug_immediate [21] $end
$var wire 1 X$ ww_debug_immediate [20] $end
$var wire 1 Y$ ww_debug_immediate [19] $end
$var wire 1 Z$ ww_debug_immediate [18] $end
$var wire 1 [$ ww_debug_immediate [17] $end
$var wire 1 \$ ww_debug_immediate [16] $end
$var wire 1 ]$ ww_debug_immediate [15] $end
$var wire 1 ^$ ww_debug_immediate [14] $end
$var wire 1 _$ ww_debug_immediate [13] $end
$var wire 1 `$ ww_debug_immediate [12] $end
$var wire 1 a$ ww_debug_immediate [11] $end
$var wire 1 b$ ww_debug_immediate [10] $end
$var wire 1 c$ ww_debug_immediate [9] $end
$var wire 1 d$ ww_debug_immediate [8] $end
$var wire 1 e$ ww_debug_immediate [7] $end
$var wire 1 f$ ww_debug_immediate [6] $end
$var wire 1 g$ ww_debug_immediate [5] $end
$var wire 1 h$ ww_debug_immediate [4] $end
$var wire 1 i$ ww_debug_immediate [3] $end
$var wire 1 j$ ww_debug_immediate [2] $end
$var wire 1 k$ ww_debug_immediate [1] $end
$var wire 1 l$ ww_debug_immediate [0] $end
$var wire 1 m$ ww_debug_mem_data_out [31] $end
$var wire 1 n$ ww_debug_mem_data_out [30] $end
$var wire 1 o$ ww_debug_mem_data_out [29] $end
$var wire 1 p$ ww_debug_mem_data_out [28] $end
$var wire 1 q$ ww_debug_mem_data_out [27] $end
$var wire 1 r$ ww_debug_mem_data_out [26] $end
$var wire 1 s$ ww_debug_mem_data_out [25] $end
$var wire 1 t$ ww_debug_mem_data_out [24] $end
$var wire 1 u$ ww_debug_mem_data_out [23] $end
$var wire 1 v$ ww_debug_mem_data_out [22] $end
$var wire 1 w$ ww_debug_mem_data_out [21] $end
$var wire 1 x$ ww_debug_mem_data_out [20] $end
$var wire 1 y$ ww_debug_mem_data_out [19] $end
$var wire 1 z$ ww_debug_mem_data_out [18] $end
$var wire 1 {$ ww_debug_mem_data_out [17] $end
$var wire 1 |$ ww_debug_mem_data_out [16] $end
$var wire 1 }$ ww_debug_mem_data_out [15] $end
$var wire 1 ~$ ww_debug_mem_data_out [14] $end
$var wire 1 !% ww_debug_mem_data_out [13] $end
$var wire 1 "% ww_debug_mem_data_out [12] $end
$var wire 1 #% ww_debug_mem_data_out [11] $end
$var wire 1 $% ww_debug_mem_data_out [10] $end
$var wire 1 %% ww_debug_mem_data_out [9] $end
$var wire 1 &% ww_debug_mem_data_out [8] $end
$var wire 1 '% ww_debug_mem_data_out [7] $end
$var wire 1 (% ww_debug_mem_data_out [6] $end
$var wire 1 )% ww_debug_mem_data_out [5] $end
$var wire 1 *% ww_debug_mem_data_out [4] $end
$var wire 1 +% ww_debug_mem_data_out [3] $end
$var wire 1 ,% ww_debug_mem_data_out [2] $end
$var wire 1 -% ww_debug_mem_data_out [1] $end
$var wire 1 .% ww_debug_mem_data_out [0] $end
$var wire 1 /% ww_debug_bus_data_in [31] $end
$var wire 1 0% ww_debug_bus_data_in [30] $end
$var wire 1 1% ww_debug_bus_data_in [29] $end
$var wire 1 2% ww_debug_bus_data_in [28] $end
$var wire 1 3% ww_debug_bus_data_in [27] $end
$var wire 1 4% ww_debug_bus_data_in [26] $end
$var wire 1 5% ww_debug_bus_data_in [25] $end
$var wire 1 6% ww_debug_bus_data_in [24] $end
$var wire 1 7% ww_debug_bus_data_in [23] $end
$var wire 1 8% ww_debug_bus_data_in [22] $end
$var wire 1 9% ww_debug_bus_data_in [21] $end
$var wire 1 :% ww_debug_bus_data_in [20] $end
$var wire 1 ;% ww_debug_bus_data_in [19] $end
$var wire 1 <% ww_debug_bus_data_in [18] $end
$var wire 1 =% ww_debug_bus_data_in [17] $end
$var wire 1 >% ww_debug_bus_data_in [16] $end
$var wire 1 ?% ww_debug_bus_data_in [15] $end
$var wire 1 @% ww_debug_bus_data_in [14] $end
$var wire 1 A% ww_debug_bus_data_in [13] $end
$var wire 1 B% ww_debug_bus_data_in [12] $end
$var wire 1 C% ww_debug_bus_data_in [11] $end
$var wire 1 D% ww_debug_bus_data_in [10] $end
$var wire 1 E% ww_debug_bus_data_in [9] $end
$var wire 1 F% ww_debug_bus_data_in [8] $end
$var wire 1 G% ww_debug_bus_data_in [7] $end
$var wire 1 H% ww_debug_bus_data_in [6] $end
$var wire 1 I% ww_debug_bus_data_in [5] $end
$var wire 1 J% ww_debug_bus_data_in [4] $end
$var wire 1 K% ww_debug_bus_data_in [3] $end
$var wire 1 L% ww_debug_bus_data_in [2] $end
$var wire 1 M% ww_debug_bus_data_in [1] $end
$var wire 1 N% ww_debug_bus_data_in [0] $end
$var wire 1 O% ww_debug_bus_reg_rs [31] $end
$var wire 1 P% ww_debug_bus_reg_rs [30] $end
$var wire 1 Q% ww_debug_bus_reg_rs [29] $end
$var wire 1 R% ww_debug_bus_reg_rs [28] $end
$var wire 1 S% ww_debug_bus_reg_rs [27] $end
$var wire 1 T% ww_debug_bus_reg_rs [26] $end
$var wire 1 U% ww_debug_bus_reg_rs [25] $end
$var wire 1 V% ww_debug_bus_reg_rs [24] $end
$var wire 1 W% ww_debug_bus_reg_rs [23] $end
$var wire 1 X% ww_debug_bus_reg_rs [22] $end
$var wire 1 Y% ww_debug_bus_reg_rs [21] $end
$var wire 1 Z% ww_debug_bus_reg_rs [20] $end
$var wire 1 [% ww_debug_bus_reg_rs [19] $end
$var wire 1 \% ww_debug_bus_reg_rs [18] $end
$var wire 1 ]% ww_debug_bus_reg_rs [17] $end
$var wire 1 ^% ww_debug_bus_reg_rs [16] $end
$var wire 1 _% ww_debug_bus_reg_rs [15] $end
$var wire 1 `% ww_debug_bus_reg_rs [14] $end
$var wire 1 a% ww_debug_bus_reg_rs [13] $end
$var wire 1 b% ww_debug_bus_reg_rs [12] $end
$var wire 1 c% ww_debug_bus_reg_rs [11] $end
$var wire 1 d% ww_debug_bus_reg_rs [10] $end
$var wire 1 e% ww_debug_bus_reg_rs [9] $end
$var wire 1 f% ww_debug_bus_reg_rs [8] $end
$var wire 1 g% ww_debug_bus_reg_rs [7] $end
$var wire 1 h% ww_debug_bus_reg_rs [6] $end
$var wire 1 i% ww_debug_bus_reg_rs [5] $end
$var wire 1 j% ww_debug_bus_reg_rs [4] $end
$var wire 1 k% ww_debug_bus_reg_rs [3] $end
$var wire 1 l% ww_debug_bus_reg_rs [2] $end
$var wire 1 m% ww_debug_bus_reg_rs [1] $end
$var wire 1 n% ww_debug_bus_reg_rs [0] $end
$var wire 1 o% ww_debug_bus_reg_rt [31] $end
$var wire 1 p% ww_debug_bus_reg_rt [30] $end
$var wire 1 q% ww_debug_bus_reg_rt [29] $end
$var wire 1 r% ww_debug_bus_reg_rt [28] $end
$var wire 1 s% ww_debug_bus_reg_rt [27] $end
$var wire 1 t% ww_debug_bus_reg_rt [26] $end
$var wire 1 u% ww_debug_bus_reg_rt [25] $end
$var wire 1 v% ww_debug_bus_reg_rt [24] $end
$var wire 1 w% ww_debug_bus_reg_rt [23] $end
$var wire 1 x% ww_debug_bus_reg_rt [22] $end
$var wire 1 y% ww_debug_bus_reg_rt [21] $end
$var wire 1 z% ww_debug_bus_reg_rt [20] $end
$var wire 1 {% ww_debug_bus_reg_rt [19] $end
$var wire 1 |% ww_debug_bus_reg_rt [18] $end
$var wire 1 }% ww_debug_bus_reg_rt [17] $end
$var wire 1 ~% ww_debug_bus_reg_rt [16] $end
$var wire 1 !& ww_debug_bus_reg_rt [15] $end
$var wire 1 "& ww_debug_bus_reg_rt [14] $end
$var wire 1 #& ww_debug_bus_reg_rt [13] $end
$var wire 1 $& ww_debug_bus_reg_rt [12] $end
$var wire 1 %& ww_debug_bus_reg_rt [11] $end
$var wire 1 && ww_debug_bus_reg_rt [10] $end
$var wire 1 '& ww_debug_bus_reg_rt [9] $end
$var wire 1 (& ww_debug_bus_reg_rt [8] $end
$var wire 1 )& ww_debug_bus_reg_rt [7] $end
$var wire 1 *& ww_debug_bus_reg_rt [6] $end
$var wire 1 +& ww_debug_bus_reg_rt [5] $end
$var wire 1 ,& ww_debug_bus_reg_rt [4] $end
$var wire 1 -& ww_debug_bus_reg_rt [3] $end
$var wire 1 .& ww_debug_bus_reg_rt [2] $end
$var wire 1 /& ww_debug_bus_reg_rt [1] $end
$var wire 1 0& ww_debug_bus_reg_rt [0] $end
$var wire 1 1& ww_debug_bus_reg_rd [31] $end
$var wire 1 2& ww_debug_bus_reg_rd [30] $end
$var wire 1 3& ww_debug_bus_reg_rd [29] $end
$var wire 1 4& ww_debug_bus_reg_rd [28] $end
$var wire 1 5& ww_debug_bus_reg_rd [27] $end
$var wire 1 6& ww_debug_bus_reg_rd [26] $end
$var wire 1 7& ww_debug_bus_reg_rd [25] $end
$var wire 1 8& ww_debug_bus_reg_rd [24] $end
$var wire 1 9& ww_debug_bus_reg_rd [23] $end
$var wire 1 :& ww_debug_bus_reg_rd [22] $end
$var wire 1 ;& ww_debug_bus_reg_rd [21] $end
$var wire 1 <& ww_debug_bus_reg_rd [20] $end
$var wire 1 =& ww_debug_bus_reg_rd [19] $end
$var wire 1 >& ww_debug_bus_reg_rd [18] $end
$var wire 1 ?& ww_debug_bus_reg_rd [17] $end
$var wire 1 @& ww_debug_bus_reg_rd [16] $end
$var wire 1 A& ww_debug_bus_reg_rd [15] $end
$var wire 1 B& ww_debug_bus_reg_rd [14] $end
$var wire 1 C& ww_debug_bus_reg_rd [13] $end
$var wire 1 D& ww_debug_bus_reg_rd [12] $end
$var wire 1 E& ww_debug_bus_reg_rd [11] $end
$var wire 1 F& ww_debug_bus_reg_rd [10] $end
$var wire 1 G& ww_debug_bus_reg_rd [9] $end
$var wire 1 H& ww_debug_bus_reg_rd [8] $end
$var wire 1 I& ww_debug_bus_reg_rd [7] $end
$var wire 1 J& ww_debug_bus_reg_rd [6] $end
$var wire 1 K& ww_debug_bus_reg_rd [5] $end
$var wire 1 L& ww_debug_bus_reg_rd [4] $end
$var wire 1 M& ww_debug_bus_reg_rd [3] $end
$var wire 1 N& ww_debug_bus_reg_rd [2] $end
$var wire 1 O& ww_debug_bus_reg_rd [1] $end
$var wire 1 P& ww_debug_bus_reg_rd [0] $end
$var wire 1 Q& ww_debug_reg_file_ld $end
$var wire 1 R& \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 S& \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 T& \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 U& \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 V& \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 W& \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 X& \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 Y& \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 Z& \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 [& \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 \& \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ]& \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 ^& \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 _& \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 `& \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 a& \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 b& \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 c& \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 d& \output[0]~output_o\ $end
$var wire 1 e& \output[1]~output_o\ $end
$var wire 1 f& \output[2]~output_o\ $end
$var wire 1 g& \output[3]~output_o\ $end
$var wire 1 h& \output[4]~output_o\ $end
$var wire 1 i& \output[5]~output_o\ $end
$var wire 1 j& \output[6]~output_o\ $end
$var wire 1 k& \output[7]~output_o\ $end
$var wire 1 l& \output[8]~output_o\ $end
$var wire 1 m& \output[9]~output_o\ $end
$var wire 1 n& \output[10]~output_o\ $end
$var wire 1 o& \output[11]~output_o\ $end
$var wire 1 p& \output[12]~output_o\ $end
$var wire 1 q& \output[13]~output_o\ $end
$var wire 1 r& \output[14]~output_o\ $end
$var wire 1 s& \output[15]~output_o\ $end
$var wire 1 t& \output[16]~output_o\ $end
$var wire 1 u& \output[17]~output_o\ $end
$var wire 1 v& \output[18]~output_o\ $end
$var wire 1 w& \output[19]~output_o\ $end
$var wire 1 x& \output[20]~output_o\ $end
$var wire 1 y& \output[21]~output_o\ $end
$var wire 1 z& \output[22]~output_o\ $end
$var wire 1 {& \output[23]~output_o\ $end
$var wire 1 |& \output[24]~output_o\ $end
$var wire 1 }& \output[25]~output_o\ $end
$var wire 1 ~& \output[26]~output_o\ $end
$var wire 1 !' \output[27]~output_o\ $end
$var wire 1 "' \output[28]~output_o\ $end
$var wire 1 #' \output[29]~output_o\ $end
$var wire 1 $' \output[30]~output_o\ $end
$var wire 1 %' \output[31]~output_o\ $end
$var wire 1 &' \debug_pc[0]~output_o\ $end
$var wire 1 '' \debug_pc[1]~output_o\ $end
$var wire 1 (' \debug_pc[2]~output_o\ $end
$var wire 1 )' \debug_pc[3]~output_o\ $end
$var wire 1 *' \debug_pc[4]~output_o\ $end
$var wire 1 +' \debug_pc[5]~output_o\ $end
$var wire 1 ,' \debug_pc[6]~output_o\ $end
$var wire 1 -' \debug_pc[7]~output_o\ $end
$var wire 1 .' \debug_pc[8]~output_o\ $end
$var wire 1 /' \debug_pc[9]~output_o\ $end
$var wire 1 0' \debug_pc[10]~output_o\ $end
$var wire 1 1' \debug_pc[11]~output_o\ $end
$var wire 1 2' \debug_pc[12]~output_o\ $end
$var wire 1 3' \debug_pc[13]~output_o\ $end
$var wire 1 4' \debug_pc[14]~output_o\ $end
$var wire 1 5' \debug_pc[15]~output_o\ $end
$var wire 1 6' \debug_pc[16]~output_o\ $end
$var wire 1 7' \debug_pc[17]~output_o\ $end
$var wire 1 8' \debug_pc[18]~output_o\ $end
$var wire 1 9' \debug_pc[19]~output_o\ $end
$var wire 1 :' \debug_pc[20]~output_o\ $end
$var wire 1 ;' \debug_pc[21]~output_o\ $end
$var wire 1 <' \debug_pc[22]~output_o\ $end
$var wire 1 =' \debug_pc[23]~output_o\ $end
$var wire 1 >' \debug_pc[24]~output_o\ $end
$var wire 1 ?' \debug_pc[25]~output_o\ $end
$var wire 1 @' \debug_pc[26]~output_o\ $end
$var wire 1 A' \debug_pc[27]~output_o\ $end
$var wire 1 B' \debug_pc[28]~output_o\ $end
$var wire 1 C' \debug_pc[29]~output_o\ $end
$var wire 1 D' \debug_pc[30]~output_o\ $end
$var wire 1 E' \debug_pc[31]~output_o\ $end
$var wire 1 F' \debug_ir[0]~output_o\ $end
$var wire 1 G' \debug_ir[1]~output_o\ $end
$var wire 1 H' \debug_ir[2]~output_o\ $end
$var wire 1 I' \debug_ir[3]~output_o\ $end
$var wire 1 J' \debug_ir[4]~output_o\ $end
$var wire 1 K' \debug_ir[5]~output_o\ $end
$var wire 1 L' \debug_ir[6]~output_o\ $end
$var wire 1 M' \debug_ir[7]~output_o\ $end
$var wire 1 N' \debug_ir[8]~output_o\ $end
$var wire 1 O' \debug_ir[9]~output_o\ $end
$var wire 1 P' \debug_ir[10]~output_o\ $end
$var wire 1 Q' \debug_ir[11]~output_o\ $end
$var wire 1 R' \debug_ir[12]~output_o\ $end
$var wire 1 S' \debug_ir[13]~output_o\ $end
$var wire 1 T' \debug_ir[14]~output_o\ $end
$var wire 1 U' \debug_ir[15]~output_o\ $end
$var wire 1 V' \debug_ir[16]~output_o\ $end
$var wire 1 W' \debug_ir[17]~output_o\ $end
$var wire 1 X' \debug_ir[18]~output_o\ $end
$var wire 1 Y' \debug_ir[19]~output_o\ $end
$var wire 1 Z' \debug_ir[20]~output_o\ $end
$var wire 1 [' \debug_ir[21]~output_o\ $end
$var wire 1 \' \debug_ir[22]~output_o\ $end
$var wire 1 ]' \debug_ir[23]~output_o\ $end
$var wire 1 ^' \debug_ir[24]~output_o\ $end
$var wire 1 _' \debug_ir[25]~output_o\ $end
$var wire 1 `' \debug_ir[26]~output_o\ $end
$var wire 1 a' \debug_ir[27]~output_o\ $end
$var wire 1 b' \debug_ir[28]~output_o\ $end
$var wire 1 c' \debug_ir[29]~output_o\ $end
$var wire 1 d' \debug_ir[30]~output_o\ $end
$var wire 1 e' \debug_ir[31]~output_o\ $end
$var wire 1 f' \debug_opcode[0]~output_o\ $end
$var wire 1 g' \debug_opcode[1]~output_o\ $end
$var wire 1 h' \debug_opcode[2]~output_o\ $end
$var wire 1 i' \debug_opcode[3]~output_o\ $end
$var wire 1 j' \debug_opcode[4]~output_o\ $end
$var wire 1 k' \debug_opcode[5]~output_o\ $end
$var wire 1 l' \debug_rd_addr[0]~output_o\ $end
$var wire 1 m' \debug_rd_addr[1]~output_o\ $end
$var wire 1 n' \debug_rd_addr[2]~output_o\ $end
$var wire 1 o' \debug_rd_addr[3]~output_o\ $end
$var wire 1 p' \debug_rd_addr[4]~output_o\ $end
$var wire 1 q' \debug_immediate[0]~output_o\ $end
$var wire 1 r' \debug_immediate[1]~output_o\ $end
$var wire 1 s' \debug_immediate[2]~output_o\ $end
$var wire 1 t' \debug_immediate[3]~output_o\ $end
$var wire 1 u' \debug_immediate[4]~output_o\ $end
$var wire 1 v' \debug_immediate[5]~output_o\ $end
$var wire 1 w' \debug_immediate[6]~output_o\ $end
$var wire 1 x' \debug_immediate[7]~output_o\ $end
$var wire 1 y' \debug_immediate[8]~output_o\ $end
$var wire 1 z' \debug_immediate[9]~output_o\ $end
$var wire 1 {' \debug_immediate[10]~output_o\ $end
$var wire 1 |' \debug_immediate[11]~output_o\ $end
$var wire 1 }' \debug_immediate[12]~output_o\ $end
$var wire 1 ~' \debug_immediate[13]~output_o\ $end
$var wire 1 !( \debug_immediate[14]~output_o\ $end
$var wire 1 "( \debug_immediate[15]~output_o\ $end
$var wire 1 #( \debug_immediate[16]~output_o\ $end
$var wire 1 $( \debug_immediate[17]~output_o\ $end
$var wire 1 %( \debug_immediate[18]~output_o\ $end
$var wire 1 &( \debug_immediate[19]~output_o\ $end
$var wire 1 '( \debug_immediate[20]~output_o\ $end
$var wire 1 (( \debug_immediate[21]~output_o\ $end
$var wire 1 )( \debug_immediate[22]~output_o\ $end
$var wire 1 *( \debug_immediate[23]~output_o\ $end
$var wire 1 +( \debug_immediate[24]~output_o\ $end
$var wire 1 ,( \debug_immediate[25]~output_o\ $end
$var wire 1 -( \debug_immediate[26]~output_o\ $end
$var wire 1 .( \debug_immediate[27]~output_o\ $end
$var wire 1 /( \debug_immediate[28]~output_o\ $end
$var wire 1 0( \debug_immediate[29]~output_o\ $end
$var wire 1 1( \debug_immediate[30]~output_o\ $end
$var wire 1 2( \debug_immediate[31]~output_o\ $end
$var wire 1 3( \debug_mem_data_out[0]~output_o\ $end
$var wire 1 4( \debug_mem_data_out[1]~output_o\ $end
$var wire 1 5( \debug_mem_data_out[2]~output_o\ $end
$var wire 1 6( \debug_mem_data_out[3]~output_o\ $end
$var wire 1 7( \debug_mem_data_out[4]~output_o\ $end
$var wire 1 8( \debug_mem_data_out[5]~output_o\ $end
$var wire 1 9( \debug_mem_data_out[6]~output_o\ $end
$var wire 1 :( \debug_mem_data_out[7]~output_o\ $end
$var wire 1 ;( \debug_mem_data_out[8]~output_o\ $end
$var wire 1 <( \debug_mem_data_out[9]~output_o\ $end
$var wire 1 =( \debug_mem_data_out[10]~output_o\ $end
$var wire 1 >( \debug_mem_data_out[11]~output_o\ $end
$var wire 1 ?( \debug_mem_data_out[12]~output_o\ $end
$var wire 1 @( \debug_mem_data_out[13]~output_o\ $end
$var wire 1 A( \debug_mem_data_out[14]~output_o\ $end
$var wire 1 B( \debug_mem_data_out[15]~output_o\ $end
$var wire 1 C( \debug_mem_data_out[16]~output_o\ $end
$var wire 1 D( \debug_mem_data_out[17]~output_o\ $end
$var wire 1 E( \debug_mem_data_out[18]~output_o\ $end
$var wire 1 F( \debug_mem_data_out[19]~output_o\ $end
$var wire 1 G( \debug_mem_data_out[20]~output_o\ $end
$var wire 1 H( \debug_mem_data_out[21]~output_o\ $end
$var wire 1 I( \debug_mem_data_out[22]~output_o\ $end
$var wire 1 J( \debug_mem_data_out[23]~output_o\ $end
$var wire 1 K( \debug_mem_data_out[24]~output_o\ $end
$var wire 1 L( \debug_mem_data_out[25]~output_o\ $end
$var wire 1 M( \debug_mem_data_out[26]~output_o\ $end
$var wire 1 N( \debug_mem_data_out[27]~output_o\ $end
$var wire 1 O( \debug_mem_data_out[28]~output_o\ $end
$var wire 1 P( \debug_mem_data_out[29]~output_o\ $end
$var wire 1 Q( \debug_mem_data_out[30]~output_o\ $end
$var wire 1 R( \debug_mem_data_out[31]~output_o\ $end
$var wire 1 S( \debug_bus_data_in[0]~output_o\ $end
$var wire 1 T( \debug_bus_data_in[1]~output_o\ $end
$var wire 1 U( \debug_bus_data_in[2]~output_o\ $end
$var wire 1 V( \debug_bus_data_in[3]~output_o\ $end
$var wire 1 W( \debug_bus_data_in[4]~output_o\ $end
$var wire 1 X( \debug_bus_data_in[5]~output_o\ $end
$var wire 1 Y( \debug_bus_data_in[6]~output_o\ $end
$var wire 1 Z( \debug_bus_data_in[7]~output_o\ $end
$var wire 1 [( \debug_bus_data_in[8]~output_o\ $end
$var wire 1 \( \debug_bus_data_in[9]~output_o\ $end
$var wire 1 ]( \debug_bus_data_in[10]~output_o\ $end
$var wire 1 ^( \debug_bus_data_in[11]~output_o\ $end
$var wire 1 _( \debug_bus_data_in[12]~output_o\ $end
$var wire 1 `( \debug_bus_data_in[13]~output_o\ $end
$var wire 1 a( \debug_bus_data_in[14]~output_o\ $end
$var wire 1 b( \debug_bus_data_in[15]~output_o\ $end
$var wire 1 c( \debug_bus_data_in[16]~output_o\ $end
$var wire 1 d( \debug_bus_data_in[17]~output_o\ $end
$var wire 1 e( \debug_bus_data_in[18]~output_o\ $end
$var wire 1 f( \debug_bus_data_in[19]~output_o\ $end
$var wire 1 g( \debug_bus_data_in[20]~output_o\ $end
$var wire 1 h( \debug_bus_data_in[21]~output_o\ $end
$var wire 1 i( \debug_bus_data_in[22]~output_o\ $end
$var wire 1 j( \debug_bus_data_in[23]~output_o\ $end
$var wire 1 k( \debug_bus_data_in[24]~output_o\ $end
$var wire 1 l( \debug_bus_data_in[25]~output_o\ $end
$var wire 1 m( \debug_bus_data_in[26]~output_o\ $end
$var wire 1 n( \debug_bus_data_in[27]~output_o\ $end
$var wire 1 o( \debug_bus_data_in[28]~output_o\ $end
$var wire 1 p( \debug_bus_data_in[29]~output_o\ $end
$var wire 1 q( \debug_bus_data_in[30]~output_o\ $end
$var wire 1 r( \debug_bus_data_in[31]~output_o\ $end
$var wire 1 s( \debug_bus_reg_rs[0]~output_o\ $end
$var wire 1 t( \debug_bus_reg_rs[1]~output_o\ $end
$var wire 1 u( \debug_bus_reg_rs[2]~output_o\ $end
$var wire 1 v( \debug_bus_reg_rs[3]~output_o\ $end
$var wire 1 w( \debug_bus_reg_rs[4]~output_o\ $end
$var wire 1 x( \debug_bus_reg_rs[5]~output_o\ $end
$var wire 1 y( \debug_bus_reg_rs[6]~output_o\ $end
$var wire 1 z( \debug_bus_reg_rs[7]~output_o\ $end
$var wire 1 {( \debug_bus_reg_rs[8]~output_o\ $end
$var wire 1 |( \debug_bus_reg_rs[9]~output_o\ $end
$var wire 1 }( \debug_bus_reg_rs[10]~output_o\ $end
$var wire 1 ~( \debug_bus_reg_rs[11]~output_o\ $end
$var wire 1 !) \debug_bus_reg_rs[12]~output_o\ $end
$var wire 1 ") \debug_bus_reg_rs[13]~output_o\ $end
$var wire 1 #) \debug_bus_reg_rs[14]~output_o\ $end
$var wire 1 $) \debug_bus_reg_rs[15]~output_o\ $end
$var wire 1 %) \debug_bus_reg_rs[16]~output_o\ $end
$var wire 1 &) \debug_bus_reg_rs[17]~output_o\ $end
$var wire 1 ') \debug_bus_reg_rs[18]~output_o\ $end
$var wire 1 () \debug_bus_reg_rs[19]~output_o\ $end
$var wire 1 )) \debug_bus_reg_rs[20]~output_o\ $end
$var wire 1 *) \debug_bus_reg_rs[21]~output_o\ $end
$var wire 1 +) \debug_bus_reg_rs[22]~output_o\ $end
$var wire 1 ,) \debug_bus_reg_rs[23]~output_o\ $end
$var wire 1 -) \debug_bus_reg_rs[24]~output_o\ $end
$var wire 1 .) \debug_bus_reg_rs[25]~output_o\ $end
$var wire 1 /) \debug_bus_reg_rs[26]~output_o\ $end
$var wire 1 0) \debug_bus_reg_rs[27]~output_o\ $end
$var wire 1 1) \debug_bus_reg_rs[28]~output_o\ $end
$var wire 1 2) \debug_bus_reg_rs[29]~output_o\ $end
$var wire 1 3) \debug_bus_reg_rs[30]~output_o\ $end
$var wire 1 4) \debug_bus_reg_rs[31]~output_o\ $end
$var wire 1 5) \debug_bus_reg_rt[0]~output_o\ $end
$var wire 1 6) \debug_bus_reg_rt[1]~output_o\ $end
$var wire 1 7) \debug_bus_reg_rt[2]~output_o\ $end
$var wire 1 8) \debug_bus_reg_rt[3]~output_o\ $end
$var wire 1 9) \debug_bus_reg_rt[4]~output_o\ $end
$var wire 1 :) \debug_bus_reg_rt[5]~output_o\ $end
$var wire 1 ;) \debug_bus_reg_rt[6]~output_o\ $end
$var wire 1 <) \debug_bus_reg_rt[7]~output_o\ $end
$var wire 1 =) \debug_bus_reg_rt[8]~output_o\ $end
$var wire 1 >) \debug_bus_reg_rt[9]~output_o\ $end
$var wire 1 ?) \debug_bus_reg_rt[10]~output_o\ $end
$var wire 1 @) \debug_bus_reg_rt[11]~output_o\ $end
$var wire 1 A) \debug_bus_reg_rt[12]~output_o\ $end
$var wire 1 B) \debug_bus_reg_rt[13]~output_o\ $end
$var wire 1 C) \debug_bus_reg_rt[14]~output_o\ $end
$var wire 1 D) \debug_bus_reg_rt[15]~output_o\ $end
$var wire 1 E) \debug_bus_reg_rt[16]~output_o\ $end
$var wire 1 F) \debug_bus_reg_rt[17]~output_o\ $end
$var wire 1 G) \debug_bus_reg_rt[18]~output_o\ $end
$var wire 1 H) \debug_bus_reg_rt[19]~output_o\ $end
$var wire 1 I) \debug_bus_reg_rt[20]~output_o\ $end
$var wire 1 J) \debug_bus_reg_rt[21]~output_o\ $end
$var wire 1 K) \debug_bus_reg_rt[22]~output_o\ $end
$var wire 1 L) \debug_bus_reg_rt[23]~output_o\ $end
$var wire 1 M) \debug_bus_reg_rt[24]~output_o\ $end
$var wire 1 N) \debug_bus_reg_rt[25]~output_o\ $end
$var wire 1 O) \debug_bus_reg_rt[26]~output_o\ $end
$var wire 1 P) \debug_bus_reg_rt[27]~output_o\ $end
$var wire 1 Q) \debug_bus_reg_rt[28]~output_o\ $end
$var wire 1 R) \debug_bus_reg_rt[29]~output_o\ $end
$var wire 1 S) \debug_bus_reg_rt[30]~output_o\ $end
$var wire 1 T) \debug_bus_reg_rt[31]~output_o\ $end
$var wire 1 U) \debug_bus_reg_rd[0]~output_o\ $end
$var wire 1 V) \debug_bus_reg_rd[1]~output_o\ $end
$var wire 1 W) \debug_bus_reg_rd[2]~output_o\ $end
$var wire 1 X) \debug_bus_reg_rd[3]~output_o\ $end
$var wire 1 Y) \debug_bus_reg_rd[4]~output_o\ $end
$var wire 1 Z) \debug_bus_reg_rd[5]~output_o\ $end
$var wire 1 [) \debug_bus_reg_rd[6]~output_o\ $end
$var wire 1 \) \debug_bus_reg_rd[7]~output_o\ $end
$var wire 1 ]) \debug_bus_reg_rd[8]~output_o\ $end
$var wire 1 ^) \debug_bus_reg_rd[9]~output_o\ $end
$var wire 1 _) \debug_bus_reg_rd[10]~output_o\ $end
$var wire 1 `) \debug_bus_reg_rd[11]~output_o\ $end
$var wire 1 a) \debug_bus_reg_rd[12]~output_o\ $end
$var wire 1 b) \debug_bus_reg_rd[13]~output_o\ $end
$var wire 1 c) \debug_bus_reg_rd[14]~output_o\ $end
$var wire 1 d) \debug_bus_reg_rd[15]~output_o\ $end
$var wire 1 e) \debug_bus_reg_rd[16]~output_o\ $end
$var wire 1 f) \debug_bus_reg_rd[17]~output_o\ $end
$var wire 1 g) \debug_bus_reg_rd[18]~output_o\ $end
$var wire 1 h) \debug_bus_reg_rd[19]~output_o\ $end
$var wire 1 i) \debug_bus_reg_rd[20]~output_o\ $end
$var wire 1 j) \debug_bus_reg_rd[21]~output_o\ $end
$var wire 1 k) \debug_bus_reg_rd[22]~output_o\ $end
$var wire 1 l) \debug_bus_reg_rd[23]~output_o\ $end
$var wire 1 m) \debug_bus_reg_rd[24]~output_o\ $end
$var wire 1 n) \debug_bus_reg_rd[25]~output_o\ $end
$var wire 1 o) \debug_bus_reg_rd[26]~output_o\ $end
$var wire 1 p) \debug_bus_reg_rd[27]~output_o\ $end
$var wire 1 q) \debug_bus_reg_rd[28]~output_o\ $end
$var wire 1 r) \debug_bus_reg_rd[29]~output_o\ $end
$var wire 1 s) \debug_bus_reg_rd[30]~output_o\ $end
$var wire 1 t) \debug_bus_reg_rd[31]~output_o\ $end
$var wire 1 u) \debug_reg_file_ld~output_o\ $end
$var wire 1 v) \clk~input_o\ $end
$var wire 1 w) \clk~inputclkctrl_outclk\ $end
$var wire 1 x) \clr~input_o\ $end
$var wire 1 y) \pc[0]~32_combout\ $end
$var wire 1 z) \pc[0]~33\ $end
$var wire 1 {) \pc[1]~34_combout\ $end
$var wire 1 |) \pc[1]~35\ $end
$var wire 1 }) \pc[2]~36_combout\ $end
$var wire 1 ~) \pc[2]~37\ $end
$var wire 1 !* \pc[3]~38_combout\ $end
$var wire 1 "* \pc[3]~39\ $end
$var wire 1 #* \pc[4]~40_combout\ $end
$var wire 1 $* \pc[4]~41\ $end
$var wire 1 %* \pc[5]~42_combout\ $end
$var wire 1 &* \pc[5]~43\ $end
$var wire 1 '* \pc[6]~44_combout\ $end
$var wire 1 (* \pc[6]~45\ $end
$var wire 1 )* \pc[7]~46_combout\ $end
$var wire 1 ** \Memory_inst|memory~44_combout\ $end
$var wire 1 +* \pc[7]~47\ $end
$var wire 1 ,* \pc[8]~48_combout\ $end
$var wire 1 -* \pc[8]~49\ $end
$var wire 1 .* \pc[9]~50_combout\ $end
$var wire 1 /* \Memory_inst|memory~43_combout\ $end
$var wire 1 0* \Memory_inst|memory~45_combout\ $end
$var wire 1 1* \ir~0_combout\ $end
$var wire 1 2* \opcode~0_combout\ $end
$var wire 1 3* \rd_addr~0_combout\ $end
$var wire 1 4* \RegFile_inst|registers[1][0]~0_combout\ $end
$var wire 1 5* \RegFile_inst|registers[1][0]~q\ $end
$var wire 1 6* \output~0_combout\ $end
$var wire 1 7* \output[0]~reg0feeder_combout\ $end
$var wire 1 8* \output[0]~reg0_q\ $end
$var wire 1 9* \output[1]~1_combout\ $end
$var wire 1 :* \output[1]~reg0_q\ $end
$var wire 1 ;* \output[2]~reg0_q\ $end
$var wire 1 <* \output[3]~2_combout\ $end
$var wire 1 =* \output[3]~reg0_q\ $end
$var wire 1 >* \output[4]~3_combout\ $end
$var wire 1 ?* \output[4]~reg0_q\ $end
$var wire 1 @* \output[8]~4_combout\ $end
$var wire 1 A* \output[8]~reg0_q\ $end
$var wire 1 B* \output[9]~5_combout\ $end
$var wire 1 C* \output[9]~reg0_q\ $end
$var wire 1 D* \output[10]~6_combout\ $end
$var wire 1 E* \output[10]~reg0_q\ $end
$var wire 1 F* \output[11]~7_combout\ $end
$var wire 1 G* \output[11]~reg0_q\ $end
$var wire 1 H* \output[12]~8_combout\ $end
$var wire 1 I* \output[12]~reg0_q\ $end
$var wire 1 J* \output[13]~9_combout\ $end
$var wire 1 K* \output[13]~reg0_q\ $end
$var wire 1 L* \output[14]~10_combout\ $end
$var wire 1 M* \output[14]~reg0_q\ $end
$var wire 1 N* \output[15]~11_combout\ $end
$var wire 1 O* \output[15]~reg0_q\ $end
$var wire 1 P* \output[16]~12_combout\ $end
$var wire 1 Q* \output[16]~reg0_q\ $end
$var wire 1 R* \output[17]~13_combout\ $end
$var wire 1 S* \output[17]~reg0_q\ $end
$var wire 1 T* \output[18]~14_combout\ $end
$var wire 1 U* \output[18]~reg0_q\ $end
$var wire 1 V* \output[19]~15_combout\ $end
$var wire 1 W* \output[19]~reg0_q\ $end
$var wire 1 X* \pc[9]~51\ $end
$var wire 1 Y* \pc[10]~52_combout\ $end
$var wire 1 Z* \pc[10]~53\ $end
$var wire 1 [* \pc[11]~54_combout\ $end
$var wire 1 \* \pc[11]~55\ $end
$var wire 1 ]* \pc[12]~56_combout\ $end
$var wire 1 ^* \pc[12]~57\ $end
$var wire 1 _* \pc[13]~58_combout\ $end
$var wire 1 `* \pc[13]~59\ $end
$var wire 1 a* \pc[14]~60_combout\ $end
$var wire 1 b* \pc[14]~61\ $end
$var wire 1 c* \pc[15]~62_combout\ $end
$var wire 1 d* \pc[15]~63\ $end
$var wire 1 e* \pc[16]~64_combout\ $end
$var wire 1 f* \pc[16]~65\ $end
$var wire 1 g* \pc[17]~66_combout\ $end
$var wire 1 h* \pc[17]~67\ $end
$var wire 1 i* \pc[18]~68_combout\ $end
$var wire 1 j* \pc[18]~69\ $end
$var wire 1 k* \pc[19]~70_combout\ $end
$var wire 1 l* \pc[19]~71\ $end
$var wire 1 m* \pc[20]~72_combout\ $end
$var wire 1 n* \pc[20]~73\ $end
$var wire 1 o* \pc[21]~74_combout\ $end
$var wire 1 p* \pc[21]~75\ $end
$var wire 1 q* \pc[22]~76_combout\ $end
$var wire 1 r* \pc[22]~77\ $end
$var wire 1 s* \pc[23]~78_combout\ $end
$var wire 1 t* \pc[23]~79\ $end
$var wire 1 u* \pc[24]~80_combout\ $end
$var wire 1 v* \pc[24]~81\ $end
$var wire 1 w* \pc[25]~82_combout\ $end
$var wire 1 x* \pc[25]~83\ $end
$var wire 1 y* \pc[26]~84_combout\ $end
$var wire 1 z* \pc[26]~85\ $end
$var wire 1 {* \pc[27]~86_combout\ $end
$var wire 1 |* \pc[27]~87\ $end
$var wire 1 }* \pc[28]~88_combout\ $end
$var wire 1 ~* \pc[28]~89\ $end
$var wire 1 !+ \pc[29]~90_combout\ $end
$var wire 1 "+ \pc[29]~91\ $end
$var wire 1 #+ \pc[30]~92_combout\ $end
$var wire 1 $+ \pc[30]~93\ $end
$var wire 1 %+ \pc[31]~94_combout\ $end
$var wire 1 &+ \rt_addr~0_combout\ $end
$var wire 1 '+ \RegFile_inst|Mux63~0_combout\ $end
$var wire 1 (+ \RegFile_inst|Mux95~0_combout\ $end
$var wire 1 )+ pc [31] $end
$var wire 1 *+ pc [30] $end
$var wire 1 ++ pc [29] $end
$var wire 1 ,+ pc [28] $end
$var wire 1 -+ pc [27] $end
$var wire 1 .+ pc [26] $end
$var wire 1 /+ pc [25] $end
$var wire 1 0+ pc [24] $end
$var wire 1 1+ pc [23] $end
$var wire 1 2+ pc [22] $end
$var wire 1 3+ pc [21] $end
$var wire 1 4+ pc [20] $end
$var wire 1 5+ pc [19] $end
$var wire 1 6+ pc [18] $end
$var wire 1 7+ pc [17] $end
$var wire 1 8+ pc [16] $end
$var wire 1 9+ pc [15] $end
$var wire 1 :+ pc [14] $end
$var wire 1 ;+ pc [13] $end
$var wire 1 <+ pc [12] $end
$var wire 1 =+ pc [11] $end
$var wire 1 >+ pc [10] $end
$var wire 1 ?+ pc [9] $end
$var wire 1 @+ pc [8] $end
$var wire 1 A+ pc [7] $end
$var wire 1 B+ pc [6] $end
$var wire 1 C+ pc [5] $end
$var wire 1 D+ pc [4] $end
$var wire 1 E+ pc [3] $end
$var wire 1 F+ pc [2] $end
$var wire 1 G+ pc [1] $end
$var wire 1 H+ pc [0] $end
$var wire 1 I+ rd_addr [4] $end
$var wire 1 J+ rd_addr [3] $end
$var wire 1 K+ rd_addr [2] $end
$var wire 1 L+ rd_addr [1] $end
$var wire 1 M+ rd_addr [0] $end
$var wire 1 N+ rt_addr [4] $end
$var wire 1 O+ rt_addr [3] $end
$var wire 1 P+ rt_addr [2] $end
$var wire 1 Q+ rt_addr [1] $end
$var wire 1 R+ rt_addr [0] $end
$var wire 1 S+ ir [31] $end
$var wire 1 T+ ir [30] $end
$var wire 1 U+ ir [29] $end
$var wire 1 V+ ir [28] $end
$var wire 1 W+ ir [27] $end
$var wire 1 X+ ir [26] $end
$var wire 1 Y+ ir [25] $end
$var wire 1 Z+ ir [24] $end
$var wire 1 [+ ir [23] $end
$var wire 1 \+ ir [22] $end
$var wire 1 ]+ ir [21] $end
$var wire 1 ^+ ir [20] $end
$var wire 1 _+ ir [19] $end
$var wire 1 `+ ir [18] $end
$var wire 1 a+ ir [17] $end
$var wire 1 b+ ir [16] $end
$var wire 1 c+ ir [15] $end
$var wire 1 d+ ir [14] $end
$var wire 1 e+ ir [13] $end
$var wire 1 f+ ir [12] $end
$var wire 1 g+ ir [11] $end
$var wire 1 h+ ir [10] $end
$var wire 1 i+ ir [9] $end
$var wire 1 j+ ir [8] $end
$var wire 1 k+ ir [7] $end
$var wire 1 l+ ir [6] $end
$var wire 1 m+ ir [5] $end
$var wire 1 n+ ir [4] $end
$var wire 1 o+ ir [3] $end
$var wire 1 p+ ir [2] $end
$var wire 1 q+ ir [1] $end
$var wire 1 r+ ir [0] $end
$var wire 1 s+ opcode [5] $end
$var wire 1 t+ opcode [4] $end
$var wire 1 u+ opcode [3] $end
$var wire 1 v+ opcode [2] $end
$var wire 1 w+ opcode [1] $end
$var wire 1 x+ opcode [0] $end
$var wire 1 y+ \ALT_INV_clr~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0r"
05#
16#
x7#
18#
19#
1:#
1;#
1<#
1=#
0>#
0?#
0Q&
0`&
za&
zb&
zc&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
1C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
1N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
1y)
0z)
0{)
1|)
0})
0~)
0!*
1"*
0#*
0$*
0%*
1&*
0'*
0(*
0)*
1**
1+*
0,*
0-*
0.*
1/*
10*
11*
02*
03*
04*
05*
16*
17*
08*
19*
0:*
0;*
1<*
0=*
1>*
0?*
1@*
0A*
1B*
0C*
1D*
0E*
1F*
0G*
1H*
0I*
1J*
0K*
1L*
0M*
1N*
0O*
1P*
0Q*
1R*
0S*
1T*
0U*
1V*
0W*
1X*
0Y*
0Z*
0[*
1\*
0]*
0^*
0_*
1`*
0a*
0b*
0c*
1d*
0e*
0f*
0g*
1h*
0i*
0j*
0k*
1l*
0m*
0n*
0o*
1p*
0q*
0r*
0s*
1t*
0u*
0v*
0w*
1x*
0y*
0z*
0{*
1|*
0}*
0~*
0!+
1"+
0#+
0$+
0%+
0&+
0'+
0(+
1y+
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
xI+
xJ+
xK+
xL+
0M+
xN+
xO+
xP+
xQ+
0R+
xS+
xT+
xU+
xV+
xW+
xX+
xY+
xZ+
x[+
x\+
x]+
x^+
x_+
x`+
xa+
0b+
xc+
xd+
xe+
xf+
xg+
xh+
xi+
xj+
xk+
xl+
xm+
xn+
xo+
xp+
xq+
xr+
xs+
xt+
xu+
xv+
0w+
xx+
1\&
1]&
1^&
0_&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
$end
#50000
1!
1>#
1v)
1_&
1w)
1H+
1b+
18*
1:*
1;*
1=*
1?*
1A*
1C*
1E*
1G*
1I*
1K*
1M*
1O*
1Q*
1S*
1U*
1W*
1w&
1v&
1u&
1t&
1s&
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1h&
1g&
1f&
1e&
1d&
1V'
1a'
1&'
12*
1&+
0y)
1z)
0/*
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1[#
1\#
1]#
1^#
1_#
11$
1&$
1!$
00*
1{)
14#
13#
12#
11#
10#
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1t!
1i!
1l"
0C(
0N(
01*
0|$
0q$
06"
0+"
#100000
0!
0>#
0v)
0_&
0w)
#150000
1!
1>#
1v)
1_&
1w)
0H+
1G+
0b+
1w+
1R+
1g'
0V'
0a'
1''
0&'
1'+
06*
09*
0<*
0>*
0@*
0B*
0D*
0F*
0H*
0J*
0L*
0N*
0P*
0R*
0T*
0V*
02*
0{)
0|)
1y)
0z)
1F$
01$
0&$
1~#
0!$
15)
17)
1{)
1|)
1})
07*
1K"
0t!
0i!
0l"
1k"
10&
1.&
0})
1D!
1B!
#200000
0!
0>#
0v)
0_&
0w)
#250000
1!
1>#
1v)
1_&
1w)
1H+
0w+
08*
0:*
0;*
0=*
0?*
0A*
0C*
0E*
0G*
0I*
0K*
0M*
0O*
0Q*
0S*
0U*
0W*
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0h&
0g&
0f&
0e&
0d&
0g'
1&'
16*
19*
1<*
1>*
1@*
1B*
1D*
1F*
1H*
1J*
1L*
1N*
1P*
1R*
1T*
1V*
0&+
0y)
1z)
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0[#
0\#
0]#
0^#
0_#
0F$
1!$
0{)
0|)
17*
04#
03#
02#
01#
00#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0K"
1l"
1})
#300000
0!
0>#
0v)
0_&
0w)
#350000
1!
1>#
1v)
1_&
1w)
0H+
0G+
1F+
18*
1:*
1;*
1=*
1?*
1A*
1C*
1E*
1G*
1I*
1K*
1M*
1O*
1Q*
1S*
1U*
1W*
0R+
1w&
1v&
1u&
1t&
1s&
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1h&
1g&
1f&
1e&
1d&
1('
0''
0&'
0'+
0})
1~)
1{)
1|)
1y)
0z)
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1[#
1\#
1]#
1^#
1_#
1}#
0~#
0!$
05)
07)
0{)
1})
0~)
1!*
14#
13#
12#
11#
10#
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
0l"
0k"
1j"
00&
0.&
0!*
0D!
0B!
#400000
0!
0>#
0v)
0_&
0w)
#450000
1!
1>#
1v)
1_&
1w)
1H+
1&'
0y)
1z)
1!$
1{)
1l"
#500000
0!
0>#
0v)
0_&
0w)
#550000
1!
1>#
1v)
1_&
1w)
0H+
1G+
1''
0&'
0{)
0|)
1y)
0z)
1~#
0!$
1{)
1|)
0})
1~)
0l"
1k"
1!*
1})
0~)
0!*
#600000
0!
0>#
0v)
0_&
0w)
#650000
1!
1>#
1v)
1_&
1w)
1H+
1&'
0y)
1z)
1!$
0{)
0|)
1l"
0})
1~)
1!*
#700000
0!
0>#
0v)
0_&
0w)
#750000
1!
1>#
1v)
1_&
1w)
0H+
0G+
0F+
1E+
1)'
0('
0''
0&'
0!*
0"*
1})
0~)
1{)
1|)
1y)
0z)
1|#
0}#
0~#
0!$
0{)
0})
1!*
1"*
1#*
0l"
0k"
0j"
1i"
0#*
#800000
0!
0>#
0v)
0_&
0w)
#850000
1!
1>#
1v)
1_&
1w)
1H+
1&'
0y)
1z)
1!$
1{)
1l"
#900000
0!
0>#
0v)
0_&
0w)
#950000
1!
1>#
1v)
1_&
1w)
0H+
1G+
1''
0&'
0{)
0|)
1y)
0z)
1~#
0!$
1{)
1|)
1})
0l"
1k"
0})
#1000000
