![header](https://capsule-render.vercel.app/api?type=venom&color=auto&height=300&section=header&text=TAEWWON'S GITHUB&fontSize=90)
# π‘‹ Hi, I'm Taewon (κΉ€νƒμ›)

- β΅ μ „μκ³µν•™ / FPGA / λ””μ§€ν„Έ νλ΅ μ„¤κ³„
- π’» RISC-V νμ΄ν”„λΌμΈ CPU, UART/I2C/SPI IP, Basys3 ν”„λ΅μ νΈ
- π§ SystemVerilog / UVM κΈ°λ° κ²€μ¦ κ³µλ¶€ μ¤‘
- π± PythonμΌλ΅ ν•­κ³µκ¶ λ¨λ‹ν„°λ§, μλ™ν™” ν”„λ΅μ νΈ μ§„ν–‰

## π”§ Tech Stack

- **Hardware**: Verilog, SystemVerilog(UVM), FPGA(Basys3)
- **MCU & Embedded**: STM32, Vivado, Vitis, C
- **Software**: Python, Git, Linux
- **Interface**: UART, SPI, I2C, APB/AXI

## π“ Featured Projects

- π§  **RISC-V 5-stage Pipeline CPU (Basys3)**
- π“΅ **UART / I2C / SPI ν†µμ‹  IP + APB Slave**  
- π”Ά **I2C FND Up-counting / Down-counting ν”„λ΅μ νΈ**
- βοΈ **ν•­κ³µκ¶ κ°€κ²© λ¨λ‹ν„°λ§ Python Web App**

π‘‰ μμ„Έν• λ‚΄μ©μ€ μ•„λ ν¬νΈν΄λ¦¬μ¤ μ‚¬μ΄νΈμ—μ„ λ³΄μ‹¤ μ μμµλ‹λ‹¤.  
(κ³§ GitHub Pages μ£Όμ† λ„£μ„ μμ •)

