module WinLogic(
    input wire [1:0] player,  // MSB: Player's choice (00=Rock ğŸª¨, 01=Paper ğŸ“„, 10=Scissors âœ‚ï¸)
    input wire [1:0] computer, // LSB: Computer's choice (00=Rock ğŸª¨, 01=Paper ğŸ“„, 10=Scissors âœ‚ï¸)
    output wire win
);

    /* 
    ## Truth Table for Rock-Paper-Scissors ğŸ®
    - **Rock ğŸª¨**: 00
    - **Paper ğŸ“„**: 01
    - **Scissors âœ‚ï¸**: 10

    | Player ğŸ® | Computer ğŸ–¥ï¸| Win ğŸ† == 1|
    |-----------|-------------|-----|
    |    00     |     00      | 0   |
    |    00     |     01      | 0   |
    |    00     |     10      | 1   |
    |    01     |     00      | 1   |
    |    01     |     01      | 0   |
    |    01     |     10      | 0   |
    |    10     |     00      | 0   |
    |    10     |     01      | 1   |
    |    10     |     10      | 0   |
    */

    wire w1, w2, w3;

    // Rock ğŸª¨ beats Scissors âœ‚ï¸: 00 beats 10
    assign w1 = ~player[1] & ~player[0] & computer[1] & ~computer[0];

    // Paper ğŸ“„ beats Rock ğŸª¨: 01 beats 00
    assign w2 = ~player[1] & player[0] & ~computer[1] & ~computer[0];

    // Scissors âœ‚ï¸ beat Paper ğŸ“„: 10 beats 01
    assign w3 = player[1] & ~player[0] & ~computer[1] & computer[0];

    // Final win ğŸ† condition
    assign win = w1 | w2 | w3;

endmodule
