Active-HDL 10.3.3558.6081  2018-03-28 17:11:45

Elaboration top modules:
Verilog Module                jpeg_enc_tb


---------------------------------------------------------------------------------------------------
Verilog Module          | Library         | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------
jpeg_enc_tb             | jpeg_enc_synrtl |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
jpeg_enc                | jpeg_enc_synrtl |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
jpeg_enc_mem            | jpeg_enc_synrtl |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
jpeg_enc_dct            | jpeg_enc_synrtl |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
---------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------------------
jpeg_enc_synrtl         | None
---------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r jpeg_enc_tb


The performance of simulation is reduced. Version Lattice Edition
