 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : threshold
Version: Q-2019.12-SP3
Date   : Sat Jun 14 23:19:16 2025
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: threshold[0]
              (input port clocked by clk)
  Endpoint: binary_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  threshold[0] (in)                        0.00       2.00 r
  U19/Y (INVX2)                            0.05       2.05 f
  U4/Y (NAND2X1)                           0.16       2.20 r
  U5/Y (OAI21X1)                           0.13       2.33 f
  U27/Y (INVX2)                            0.08       2.42 r
  U6/Y (AOI21X1)                           0.12       2.53 f
  U7/Y (OAI21X1)                           0.12       2.65 r
  U8/Y (OAI21X1)                           0.09       2.75 f
  U9/Y (AOI21X1)                           0.10       2.84 r
  U10/Y (AOI21X1)                          0.12       2.97 f
  U11/Y (OAI21X1)                          0.11       3.08 r
  U12/Y (OAI21X1)                          0.09       3.17 f
  U13/Y (AOI21X1)                          0.10       3.27 r
  U14/Y (AOI21X1)                          0.12       3.39 f
  U15/Y (OAI21X1)                          0.11       3.50 r
  U16/Y (OAI21X1)                          0.08       3.58 f
  U17/Y (OAI21X1)                          0.10       3.68 r
  U18/Y (OAI21X1)                          0.07       3.76 f
  binary_out_reg/D (DFFPOSX1)              0.00       3.76 f
  data arrival time                                   3.76

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  binary_out_reg/CLK (DFFPOSX1)            0.00      10.00 r
  library setup time                      -0.30       9.70
  data required time                                  9.70
  -----------------------------------------------------------
  data required time                                  9.70
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                         5.94


1
