
LcdController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bbc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002d8c  08002d8c  00012d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002de4  08002de4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002de4  08002de4  00012de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002dec  08002dec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dec  08002dec  00012dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002df0  08002df0  00012df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002df4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000070  08002e64  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08002e64  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b43  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001670  00000000  00000000  00028be3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0002a258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  0002a938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000218e4  00000000  00000000  0002af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009997  00000000  00000000  0004c864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9a21  00000000  00000000  000561fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011fc1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ea0  00000000  00000000  0011fc6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002d74 	.word	0x08002d74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002d74 	.word	0x08002d74

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08e      	sub	sp, #56	; 0x38
 80005c8:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fa7b 	bl	8000ac4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f85f 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f000 f8e7 	bl	80007a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d6:	f000 f8bb 	bl	8000750 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_Delay(50);
  lcdControllerInit(&lcd,
 80005da:	2320      	movs	r3, #32
 80005dc:	930c      	str	r3, [sp, #48]	; 0x30
 80005de:	4b26      	ldr	r3, [pc, #152]	; (8000678 <main+0xb4>)
 80005e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80005e2:	2310      	movs	r3, #16
 80005e4:	930a      	str	r3, [sp, #40]	; 0x28
 80005e6:	4b24      	ldr	r3, [pc, #144]	; (8000678 <main+0xb4>)
 80005e8:	9309      	str	r3, [sp, #36]	; 0x24
 80005ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005ee:	9308      	str	r3, [sp, #32]
 80005f0:	4b21      	ldr	r3, [pc, #132]	; (8000678 <main+0xb4>)
 80005f2:	9307      	str	r3, [sp, #28]
 80005f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005f8:	9306      	str	r3, [sp, #24]
 80005fa:	4b20      	ldr	r3, [pc, #128]	; (800067c <main+0xb8>)
 80005fc:	9305      	str	r3, [sp, #20]
 80005fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000602:	9304      	str	r3, [sp, #16]
 8000604:	4b1d      	ldr	r3, [pc, #116]	; (800067c <main+0xb8>)
 8000606:	9303      	str	r3, [sp, #12]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	9302      	str	r3, [sp, #8]
 800060c:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <main+0xbc>)
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	2340      	movs	r3, #64	; 0x40
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	4b18      	ldr	r3, [pc, #96]	; (8000678 <main+0xb4>)
 8000616:	2210      	movs	r2, #16
 8000618:	2104      	movs	r1, #4
 800061a:	481a      	ldr	r0, [pc, #104]	; (8000684 <main+0xc0>)
 800061c:	f001 fe57 	bl	80022ce <lcdControllerInit>
		  DB4_GPIO_Port, DB4_Pin,
		  DB5_GPIO_Port, DB5_Pin,
		  DB6_GPIO_Port, DB6_Pin,
		  DB7_GPIO_Port, DB7_Pin);

  lcdControllerClearDisplay(&lcd);
 8000620:	4818      	ldr	r0, [pc, #96]	; (8000684 <main+0xc0>)
 8000622:	f001 fefa 	bl	800241a <lcdControllerClearDisplay>

  sprintf((char *) string, "Teste %d", 1);
 8000626:	2201      	movs	r2, #1
 8000628:	4917      	ldr	r1, [pc, #92]	; (8000688 <main+0xc4>)
 800062a:	4818      	ldr	r0, [pc, #96]	; (800068c <main+0xc8>)
 800062c:	f001 ff34 	bl	8002498 <siprintf>
  lcdControllerSendString(&lcd, ROW_0, string);
 8000630:	4a16      	ldr	r2, [pc, #88]	; (800068c <main+0xc8>)
 8000632:	2180      	movs	r1, #128	; 0x80
 8000634:	4813      	ldr	r0, [pc, #76]	; (8000684 <main+0xc0>)
 8000636:	f001 febc 	bl	80023b2 <lcdControllerSendString>

  sprintf((char *) string, "Teste %d", 2);
 800063a:	2202      	movs	r2, #2
 800063c:	4912      	ldr	r1, [pc, #72]	; (8000688 <main+0xc4>)
 800063e:	4813      	ldr	r0, [pc, #76]	; (800068c <main+0xc8>)
 8000640:	f001 ff2a 	bl	8002498 <siprintf>
  lcdControllerSendString(&lcd, ROW_1, string);
 8000644:	4a11      	ldr	r2, [pc, #68]	; (800068c <main+0xc8>)
 8000646:	21c0      	movs	r1, #192	; 0xc0
 8000648:	480e      	ldr	r0, [pc, #56]	; (8000684 <main+0xc0>)
 800064a:	f001 feb2 	bl	80023b2 <lcdControllerSendString>

  sprintf((char *) string, "Teste %d", 3);
 800064e:	2203      	movs	r2, #3
 8000650:	490d      	ldr	r1, [pc, #52]	; (8000688 <main+0xc4>)
 8000652:	480e      	ldr	r0, [pc, #56]	; (800068c <main+0xc8>)
 8000654:	f001 ff20 	bl	8002498 <siprintf>
  lcdControllerSendString(&lcd, ROW_2, string);
 8000658:	4a0c      	ldr	r2, [pc, #48]	; (800068c <main+0xc8>)
 800065a:	2190      	movs	r1, #144	; 0x90
 800065c:	4809      	ldr	r0, [pc, #36]	; (8000684 <main+0xc0>)
 800065e:	f001 fea8 	bl	80023b2 <lcdControllerSendString>

  sprintf((char *) string, "Teste %d", 4);
 8000662:	2204      	movs	r2, #4
 8000664:	4908      	ldr	r1, [pc, #32]	; (8000688 <main+0xc4>)
 8000666:	4809      	ldr	r0, [pc, #36]	; (800068c <main+0xc8>)
 8000668:	f001 ff16 	bl	8002498 <siprintf>
  lcdControllerSendString(&lcd, ROW_3, string);
 800066c:	4a07      	ldr	r2, [pc, #28]	; (800068c <main+0xc8>)
 800066e:	21d0      	movs	r1, #208	; 0xd0
 8000670:	4804      	ldr	r0, [pc, #16]	; (8000684 <main+0xc0>)
 8000672:	f001 fe9e 	bl	80023b2 <lcdControllerSendString>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000676:	e7fe      	b.n	8000676 <main+0xb2>
 8000678:	40020400 	.word	0x40020400
 800067c:	40020000 	.word	0x40020000
 8000680:	40020800 	.word	0x40020800
 8000684:	200000d0 	.word	0x200000d0
 8000688:	08002d8c 	.word	0x08002d8c
 800068c:	2000010c 	.word	0x2000010c

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	; 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	2234      	movs	r2, #52	; 0x34
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 fef2 	bl	8002488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 0308 	add.w	r3, r7, #8
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	4b23      	ldr	r3, [pc, #140]	; (8000748 <SystemClock_Config+0xb8>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006bc:	4a22      	ldr	r2, [pc, #136]	; (8000748 <SystemClock_Config+0xb8>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	; 0x40
 80006c4:	4b20      	ldr	r3, [pc, #128]	; (8000748 <SystemClock_Config+0xb8>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006d0:	2300      	movs	r3, #0
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	4b1d      	ldr	r3, [pc, #116]	; (800074c <SystemClock_Config+0xbc>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006dc:	4a1b      	ldr	r2, [pc, #108]	; (800074c <SystemClock_Config+0xbc>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b19      	ldr	r3, [pc, #100]	; (800074c <SystemClock_Config+0xbc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006ec:	603b      	str	r3, [r7, #0]
 80006ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006fc:	2300      	movs	r3, #0
 80006fe:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 031c 	add.w	r3, r7, #28
 8000704:	4618      	mov	r0, r3
 8000706:	f000 ffcb 	bl	80016a0 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000710:	f000 f8c6 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000728:	f107 0308 	add.w	r3, r7, #8
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f000 fcf2 	bl	8001118 <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800073a:	f000 f8b1 	bl	80008a0 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	; 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000756:	4a12      	ldr	r2, [pc, #72]	; (80007a0 <MX_USART2_UART_Init+0x50>)
 8000758:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075a:	4b10      	ldr	r3, [pc, #64]	; (800079c <MX_USART2_UART_Init+0x4c>)
 800075c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000760:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <MX_USART2_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800076e:	4b0b      	ldr	r3, [pc, #44]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000776:	220c      	movs	r2, #12
 8000778:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077a:	4b08      	ldr	r3, [pc, #32]	; (800079c <MX_USART2_UART_Init+0x4c>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	; (800079c <MX_USART2_UART_Init+0x4c>)
 8000788:	f001 fa28 	bl	8001bdc <HAL_UART_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000792:	f000 f885 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000008c 	.word	0x2000008c
 80007a0:	40004400 	.word	0x40004400

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 030c 	add.w	r3, r7, #12
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <MX_GPIO_Init+0xec>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a33      	ldr	r2, [pc, #204]	; (8000890 <MX_GPIO_Init+0xec>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b31      	ldr	r3, [pc, #196]	; (8000890 <MX_GPIO_Init+0xec>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	4b2d      	ldr	r3, [pc, #180]	; (8000890 <MX_GPIO_Init+0xec>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a2c      	ldr	r2, [pc, #176]	; (8000890 <MX_GPIO_Init+0xec>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <MX_GPIO_Init+0xec>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <MX_GPIO_Init+0xec>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a25      	ldr	r2, [pc, #148]	; (8000890 <MX_GPIO_Init+0xec>)
 80007fc:	f043 0304 	orr.w	r3, r3, #4
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b23      	ldr	r3, [pc, #140]	; (8000890 <MX_GPIO_Init+0xec>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0304 	and.w	r3, r3, #4
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB5_Pin|DB6_Pin|DB7_Pin|RS_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 618e 	mov.w	r1, #1136	; 0x470
 8000814:	481f      	ldr	r0, [pc, #124]	; (8000894 <MX_GPIO_Init+0xf0>)
 8000816:	f000 fc65 	bl	80010e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RW_GPIO_Port, RW_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	481e      	ldr	r0, [pc, #120]	; (8000898 <MX_GPIO_Init+0xf4>)
 8000820:	f000 fc60 	bl	80010e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB4_Pin|EN_Pin, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	f44f 7140 	mov.w	r1, #768	; 0x300
 800082a:	481c      	ldr	r0, [pc, #112]	; (800089c <MX_GPIO_Init+0xf8>)
 800082c:	f000 fc5a 	bl	80010e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DB5_Pin DB6_Pin DB7_Pin RS_Pin */
  GPIO_InitStruct.Pin = DB5_Pin|DB6_Pin|DB7_Pin|RS_Pin;
 8000830:	f44f 638e 	mov.w	r3, #1136	; 0x470
 8000834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000842:	f107 030c 	add.w	r3, r7, #12
 8000846:	4619      	mov	r1, r3
 8000848:	4812      	ldr	r0, [pc, #72]	; (8000894 <MX_GPIO_Init+0xf0>)
 800084a:	f000 fab7 	bl	8000dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : RW_Pin */
  GPIO_InitStruct.Pin = RW_Pin;
 800084e:	2380      	movs	r3, #128	; 0x80
 8000850:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RW_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4619      	mov	r1, r3
 8000864:	480c      	ldr	r0, [pc, #48]	; (8000898 <MX_GPIO_Init+0xf4>)
 8000866:	f000 faa9 	bl	8000dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : DB4_Pin EN_Pin */
  GPIO_InitStruct.Pin = DB4_Pin|EN_Pin;
 800086a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800086e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	4619      	mov	r1, r3
 8000882:	4806      	ldr	r0, [pc, #24]	; (800089c <MX_GPIO_Init+0xf8>)
 8000884:	f000 fa9a 	bl	8000dbc <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800
 8000894:	40020400 	.word	0x40020400
 8000898:	40020800 	.word	0x40020800
 800089c:	40020000 	.word	0x40020000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <Error_Handler+0x8>
	...

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <HAL_MspInit+0x4c>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	4a0f      	ldr	r2, [pc, #60]	; (80008f8 <HAL_MspInit+0x4c>)
 80008bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008c0:	6453      	str	r3, [r2, #68]	; 0x44
 80008c2:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <HAL_MspInit+0x4c>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <HAL_MspInit+0x4c>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d6:	4a08      	ldr	r2, [pc, #32]	; (80008f8 <HAL_MspInit+0x4c>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008dc:	6413      	str	r3, [r2, #64]	; 0x40
 80008de:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <HAL_MspInit+0x4c>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	40023800 	.word	0x40023800

080008fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a19      	ldr	r2, [pc, #100]	; (8000980 <HAL_UART_MspInit+0x84>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d12b      	bne.n	8000976 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	4b18      	ldr	r3, [pc, #96]	; (8000984 <HAL_UART_MspInit+0x88>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000926:	4a17      	ldr	r2, [pc, #92]	; (8000984 <HAL_UART_MspInit+0x88>)
 8000928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800092c:	6413      	str	r3, [r2, #64]	; 0x40
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <HAL_UART_MspInit+0x88>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <HAL_UART_MspInit+0x88>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	4a10      	ldr	r2, [pc, #64]	; (8000984 <HAL_UART_MspInit+0x88>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6313      	str	r3, [r2, #48]	; 0x30
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <HAL_UART_MspInit+0x88>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000956:	230c      	movs	r3, #12
 8000958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000966:	2307      	movs	r3, #7
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	4805      	ldr	r0, [pc, #20]	; (8000988 <HAL_UART_MspInit+0x8c>)
 8000972:	f000 fa23 	bl	8000dbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000976:	bf00      	nop
 8000978:	3728      	adds	r7, #40	; 0x28
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40004400 	.word	0x40004400
 8000984:	40023800 	.word	0x40023800
 8000988:	40020000 	.word	0x40020000

0800098c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <NMI_Handler+0x4>

08000992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <HardFault_Handler+0x4>

08000998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <MemManage_Handler+0x4>

0800099e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <UsageFault_Handler+0x4>

080009aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 f8c6 	bl	8000b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009e8:	4a14      	ldr	r2, [pc, #80]	; (8000a3c <_sbrk+0x5c>)
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <_sbrk+0x60>)
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f4:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <_sbrk+0x64>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d102      	bne.n	8000a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009fc:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <_sbrk+0x64>)
 80009fe:	4a12      	ldr	r2, [pc, #72]	; (8000a48 <_sbrk+0x68>)
 8000a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <_sbrk+0x64>)
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4413      	add	r3, r2
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d207      	bcs.n	8000a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a10:	f001 fd10 	bl	8002434 <__errno>
 8000a14:	4603      	mov	r3, r0
 8000a16:	220c      	movs	r2, #12
 8000a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a1e:	e009      	b.n	8000a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a20:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <_sbrk+0x64>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a26:	4b07      	ldr	r3, [pc, #28]	; (8000a44 <_sbrk+0x64>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	4a05      	ldr	r2, [pc, #20]	; (8000a44 <_sbrk+0x64>)
 8000a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a32:	68fb      	ldr	r3, [r7, #12]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20020000 	.word	0x20020000
 8000a40:	00000400 	.word	0x00000400
 8000a44:	20000128 	.word	0x20000128
 8000a48:	20000140 	.word	0x20000140

08000a4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <SystemInit+0x20>)
 8000a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a56:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <SystemInit+0x20>)
 8000a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000aa8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a74:	480d      	ldr	r0, [pc, #52]	; (8000aac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a76:	490e      	ldr	r1, [pc, #56]	; (8000ab0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a78:	4a0e      	ldr	r2, [pc, #56]	; (8000ab4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a7c:	e002      	b.n	8000a84 <LoopCopyDataInit>

08000a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a82:	3304      	adds	r3, #4

08000a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a88:	d3f9      	bcc.n	8000a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a8a:	4a0b      	ldr	r2, [pc, #44]	; (8000ab8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a8c:	4c0b      	ldr	r4, [pc, #44]	; (8000abc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a90:	e001      	b.n	8000a96 <LoopFillZerobss>

08000a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a94:	3204      	adds	r2, #4

08000a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a98:	d3fb      	bcc.n	8000a92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a9a:	f7ff ffd7 	bl	8000a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a9e:	f001 fccf 	bl	8002440 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aa2:	f7ff fd8f 	bl	80005c4 <main>
  bx  lr    
 8000aa6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000aa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ab4:	08002df4 	.word	0x08002df4
  ldr r2, =_sbss
 8000ab8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000abc:	20000140 	.word	0x20000140

08000ac0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac0:	e7fe      	b.n	8000ac0 <ADC_IRQHandler>
	...

08000ac4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <HAL_Init+0x40>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a0d      	ldr	r2, [pc, #52]	; (8000b04 <HAL_Init+0x40>)
 8000ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ad2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_Init+0x40>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a0a      	ldr	r2, [pc, #40]	; (8000b04 <HAL_Init+0x40>)
 8000ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ade:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <HAL_Init+0x40>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a07      	ldr	r2, [pc, #28]	; (8000b04 <HAL_Init+0x40>)
 8000ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f000 f931 	bl	8000d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af2:	200f      	movs	r0, #15
 8000af4:	f000 f808 	bl	8000b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af8:	f7ff fed8 	bl	80008ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000afc:	2300      	movs	r3, #0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40023c00 	.word	0x40023c00

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <HAL_InitTick+0x54>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <HAL_InitTick+0x58>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 f93b 	bl	8000da2 <HAL_SYSTICK_Config>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e00e      	b.n	8000b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2b0f      	cmp	r3, #15
 8000b3a:	d80a      	bhi.n	8000b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	f000 f911 	bl	8000d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b48:	4a06      	ldr	r2, [pc, #24]	; (8000b64 <HAL_InitTick+0x5c>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e000      	b.n	8000b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000008 	.word	0x20000008
 8000b64:	20000004 	.word	0x20000004

08000b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_IncTick+0x20>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	461a      	mov	r2, r3
 8000b72:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <HAL_IncTick+0x24>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4413      	add	r3, r2
 8000b78:	4a04      	ldr	r2, [pc, #16]	; (8000b8c <HAL_IncTick+0x24>)
 8000b7a:	6013      	str	r3, [r2, #0]
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	2000012c 	.word	0x2000012c

08000b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  return uwTick;
 8000b94:	4b03      	ldr	r3, [pc, #12]	; (8000ba4 <HAL_GetTick+0x14>)
 8000b96:	681b      	ldr	r3, [r3, #0]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	2000012c 	.word	0x2000012c

08000ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bb0:	f7ff ffee 	bl	8000b90 <HAL_GetTick>
 8000bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc0:	d005      	beq.n	8000bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	; (8000bec <HAL_Delay+0x44>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4413      	add	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bce:	bf00      	nop
 8000bd0:	f7ff ffde 	bl	8000b90 <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d8f7      	bhi.n	8000bd0 <HAL_Delay+0x28>
  {
  }
}
 8000be0:	bf00      	nop
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000008 	.word	0x20000008

08000bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <__NVIC_SetPriorityGrouping+0x44>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c06:	68ba      	ldr	r2, [r7, #8]
 8000c08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c22:	4a04      	ldr	r2, [pc, #16]	; (8000c34 <__NVIC_SetPriorityGrouping+0x44>)
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	60d3      	str	r3, [r2, #12]
}
 8000c28:	bf00      	nop
 8000c2a:	3714      	adds	r7, #20
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <__NVIC_GetPriorityGrouping+0x18>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	0a1b      	lsrs	r3, r3, #8
 8000c42:	f003 0307 	and.w	r3, r3, #7
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	6039      	str	r1, [r7, #0]
 8000c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	db0a      	blt.n	8000c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	490c      	ldr	r1, [pc, #48]	; (8000ca0 <__NVIC_SetPriority+0x4c>)
 8000c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c72:	0112      	lsls	r2, r2, #4
 8000c74:	b2d2      	uxtb	r2, r2
 8000c76:	440b      	add	r3, r1
 8000c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c7c:	e00a      	b.n	8000c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	4908      	ldr	r1, [pc, #32]	; (8000ca4 <__NVIC_SetPriority+0x50>)
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	f003 030f 	and.w	r3, r3, #15
 8000c8a:	3b04      	subs	r3, #4
 8000c8c:	0112      	lsls	r2, r2, #4
 8000c8e:	b2d2      	uxtb	r2, r2
 8000c90:	440b      	add	r3, r1
 8000c92:	761a      	strb	r2, [r3, #24]
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000e100 	.word	0xe000e100
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b089      	sub	sp, #36	; 0x24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	f003 0307 	and.w	r3, r3, #7
 8000cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	f1c3 0307 	rsb	r3, r3, #7
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	bf28      	it	cs
 8000cc6:	2304      	movcs	r3, #4
 8000cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3304      	adds	r3, #4
 8000cce:	2b06      	cmp	r3, #6
 8000cd0:	d902      	bls.n	8000cd8 <NVIC_EncodePriority+0x30>
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	3b03      	subs	r3, #3
 8000cd6:	e000      	b.n	8000cda <NVIC_EncodePriority+0x32>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43da      	mvns	r2, r3
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	401a      	ands	r2, r3
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cfa:	43d9      	mvns	r1, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d00:	4313      	orrs	r3, r2
         );
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3724      	adds	r7, #36	; 0x24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
	...

08000d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d20:	d301      	bcc.n	8000d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d22:	2301      	movs	r3, #1
 8000d24:	e00f      	b.n	8000d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d26:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <SysTick_Config+0x40>)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d2e:	210f      	movs	r1, #15
 8000d30:	f04f 30ff 	mov.w	r0, #4294967295
 8000d34:	f7ff ff8e 	bl	8000c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <SysTick_Config+0x40>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d3e:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <SysTick_Config+0x40>)
 8000d40:	2207      	movs	r2, #7
 8000d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	e000e010 	.word	0xe000e010

08000d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff ff47 	bl	8000bf0 <__NVIC_SetPriorityGrouping>
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b086      	sub	sp, #24
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	4603      	mov	r3, r0
 8000d72:	60b9      	str	r1, [r7, #8]
 8000d74:	607a      	str	r2, [r7, #4]
 8000d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d7c:	f7ff ff5c 	bl	8000c38 <__NVIC_GetPriorityGrouping>
 8000d80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	68b9      	ldr	r1, [r7, #8]
 8000d86:	6978      	ldr	r0, [r7, #20]
 8000d88:	f7ff ff8e 	bl	8000ca8 <NVIC_EncodePriority>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d92:	4611      	mov	r1, r2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff ff5d 	bl	8000c54 <__NVIC_SetPriority>
}
 8000d9a:	bf00      	nop
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff ffb0 	bl	8000d10 <SysTick_Config>
 8000db0:	4603      	mov	r3, r0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	; 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
 8000dd6:	e165      	b.n	80010a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dd8:	2201      	movs	r2, #1
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	697a      	ldr	r2, [r7, #20]
 8000de8:	4013      	ands	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	f040 8154 	bne.w	800109e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d005      	beq.n	8000e0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d130      	bne.n	8000e70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	2203      	movs	r2, #3
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	4013      	ands	r3, r2
 8000e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	68da      	ldr	r2, [r3, #12]
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e44:	2201      	movs	r2, #1
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	f003 0201 	and.w	r2, r3, #1
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 0303 	and.w	r3, r3, #3
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d017      	beq.n	8000eac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	2203      	movs	r2, #3
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	4013      	ands	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	689a      	ldr	r2, [r3, #8]
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 0303 	and.w	r3, r3, #3
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d123      	bne.n	8000f00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	08da      	lsrs	r2, r3, #3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	3208      	adds	r2, #8
 8000ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	f003 0307 	and.w	r3, r3, #7
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	220f      	movs	r2, #15
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	691a      	ldr	r2, [r3, #16]
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	f003 0307 	and.w	r3, r3, #7
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	08da      	lsrs	r2, r3, #3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3208      	adds	r2, #8
 8000efa:	69b9      	ldr	r1, [r7, #24]
 8000efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	2203      	movs	r2, #3
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4013      	ands	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 0203 	and.w	r2, r3, #3
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 80ae 	beq.w	800109e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	4b5d      	ldr	r3, [pc, #372]	; (80010bc <HAL_GPIO_Init+0x300>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4a:	4a5c      	ldr	r2, [pc, #368]	; (80010bc <HAL_GPIO_Init+0x300>)
 8000f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f50:	6453      	str	r3, [r2, #68]	; 0x44
 8000f52:	4b5a      	ldr	r3, [pc, #360]	; (80010bc <HAL_GPIO_Init+0x300>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f5e:	4a58      	ldr	r2, [pc, #352]	; (80010c0 <HAL_GPIO_Init+0x304>)
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	089b      	lsrs	r3, r3, #2
 8000f64:	3302      	adds	r3, #2
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f003 0303 	and.w	r3, r3, #3
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	220f      	movs	r2, #15
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4f      	ldr	r2, [pc, #316]	; (80010c4 <HAL_GPIO_Init+0x308>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d025      	beq.n	8000fd6 <HAL_GPIO_Init+0x21a>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a4e      	ldr	r2, [pc, #312]	; (80010c8 <HAL_GPIO_Init+0x30c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d01f      	beq.n	8000fd2 <HAL_GPIO_Init+0x216>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a4d      	ldr	r2, [pc, #308]	; (80010cc <HAL_GPIO_Init+0x310>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d019      	beq.n	8000fce <HAL_GPIO_Init+0x212>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a4c      	ldr	r2, [pc, #304]	; (80010d0 <HAL_GPIO_Init+0x314>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d013      	beq.n	8000fca <HAL_GPIO_Init+0x20e>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a4b      	ldr	r2, [pc, #300]	; (80010d4 <HAL_GPIO_Init+0x318>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d00d      	beq.n	8000fc6 <HAL_GPIO_Init+0x20a>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4a      	ldr	r2, [pc, #296]	; (80010d8 <HAL_GPIO_Init+0x31c>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d007      	beq.n	8000fc2 <HAL_GPIO_Init+0x206>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a49      	ldr	r2, [pc, #292]	; (80010dc <HAL_GPIO_Init+0x320>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d101      	bne.n	8000fbe <HAL_GPIO_Init+0x202>
 8000fba:	2306      	movs	r3, #6
 8000fbc:	e00c      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fbe:	2307      	movs	r3, #7
 8000fc0:	e00a      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fc2:	2305      	movs	r3, #5
 8000fc4:	e008      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	e006      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e004      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fce:	2302      	movs	r3, #2
 8000fd0:	e002      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <HAL_GPIO_Init+0x21c>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	69fa      	ldr	r2, [r7, #28]
 8000fda:	f002 0203 	and.w	r2, r2, #3
 8000fde:	0092      	lsls	r2, r2, #2
 8000fe0:	4093      	lsls	r3, r2
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fe8:	4935      	ldr	r1, [pc, #212]	; (80010c0 <HAL_GPIO_Init+0x304>)
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	089b      	lsrs	r3, r3, #2
 8000fee:	3302      	adds	r3, #2
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ff6:	4b3a      	ldr	r3, [pc, #232]	; (80010e0 <HAL_GPIO_Init+0x324>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4013      	ands	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800101a:	4a31      	ldr	r2, [pc, #196]	; (80010e0 <HAL_GPIO_Init+0x324>)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001020:	4b2f      	ldr	r3, [pc, #188]	; (80010e0 <HAL_GPIO_Init+0x324>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001044:	4a26      	ldr	r2, [pc, #152]	; (80010e0 <HAL_GPIO_Init+0x324>)
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800104a:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <HAL_GPIO_Init+0x324>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800106e:	4a1c      	ldr	r2, [pc, #112]	; (80010e0 <HAL_GPIO_Init+0x324>)
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001074:	4b1a      	ldr	r3, [pc, #104]	; (80010e0 <HAL_GPIO_Init+0x324>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001098:	4a11      	ldr	r2, [pc, #68]	; (80010e0 <HAL_GPIO_Init+0x324>)
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3301      	adds	r3, #1
 80010a2:	61fb      	str	r3, [r7, #28]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	2b0f      	cmp	r3, #15
 80010a8:	f67f ae96 	bls.w	8000dd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	3724      	adds	r7, #36	; 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40013800 	.word	0x40013800
 80010c4:	40020000 	.word	0x40020000
 80010c8:	40020400 	.word	0x40020400
 80010cc:	40020800 	.word	0x40020800
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40021400 	.word	0x40021400
 80010dc:	40021800 	.word	0x40021800
 80010e0:	40013c00 	.word	0x40013c00

080010e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
 80010f0:	4613      	mov	r3, r2
 80010f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010f4:	787b      	ldrb	r3, [r7, #1]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001100:	e003      	b.n	800110a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001102:	887b      	ldrh	r3, [r7, #2]
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	619a      	str	r2, [r3, #24]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e0cc      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800112c:	4b68      	ldr	r3, [pc, #416]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 030f 	and.w	r3, r3, #15
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	429a      	cmp	r2, r3
 8001138:	d90c      	bls.n	8001154 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800113a:	4b65      	ldr	r3, [pc, #404]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001142:	4b63      	ldr	r3, [pc, #396]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d001      	beq.n	8001154 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e0b8      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d020      	beq.n	80011a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	2b00      	cmp	r3, #0
 800116a:	d005      	beq.n	8001178 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800116c:	4b59      	ldr	r3, [pc, #356]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4a58      	ldr	r2, [pc, #352]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001172:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001176:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001184:	4b53      	ldr	r3, [pc, #332]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	4a52      	ldr	r2, [pc, #328]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800118a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800118e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001190:	4b50      	ldr	r3, [pc, #320]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	494d      	ldr	r1, [pc, #308]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d044      	beq.n	8001238 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d107      	bne.n	80011c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b6:	4b47      	ldr	r3, [pc, #284]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d119      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e07f      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d003      	beq.n	80011d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d107      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011d6:	4b3f      	ldr	r3, [pc, #252]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d109      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e06f      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e6:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e067      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011f6:	4b37      	ldr	r3, [pc, #220]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f023 0203 	bic.w	r2, r3, #3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	4934      	ldr	r1, [pc, #208]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001204:	4313      	orrs	r3, r2
 8001206:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001208:	f7ff fcc2 	bl	8000b90 <HAL_GetTick>
 800120c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120e:	e00a      	b.n	8001226 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001210:	f7ff fcbe 	bl	8000b90 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	f241 3288 	movw	r2, #5000	; 0x1388
 800121e:	4293      	cmp	r3, r2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e04f      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001226:	4b2b      	ldr	r3, [pc, #172]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f003 020c 	and.w	r2, r3, #12
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	429a      	cmp	r2, r3
 8001236:	d1eb      	bne.n	8001210 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001238:	4b25      	ldr	r3, [pc, #148]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 030f 	and.w	r3, r3, #15
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	429a      	cmp	r2, r3
 8001244:	d20c      	bcs.n	8001260 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001246:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	b2d2      	uxtb	r2, r2
 800124c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	429a      	cmp	r2, r3
 800125a:	d001      	beq.n	8001260 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e032      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	2b00      	cmp	r3, #0
 800126a:	d008      	beq.n	800127e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4916      	ldr	r1, [pc, #88]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800127a:	4313      	orrs	r3, r2
 800127c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	2b00      	cmp	r3, #0
 8001288:	d009      	beq.n	800129e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	490e      	ldr	r1, [pc, #56]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	4313      	orrs	r3, r2
 800129c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800129e:	f000 f855 	bl	800134c <HAL_RCC_GetSysClockFreq>
 80012a2:	4602      	mov	r2, r0
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_ClockConfig+0x1bc>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	091b      	lsrs	r3, r3, #4
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	490a      	ldr	r1, [pc, #40]	; (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 80012b0:	5ccb      	ldrb	r3, [r1, r3]
 80012b2:	fa22 f303 	lsr.w	r3, r2, r3
 80012b6:	4a09      	ldr	r2, [pc, #36]	; (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80012b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <HAL_RCC_ClockConfig+0x1c8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fc22 	bl	8000b08 <HAL_InitTick>

  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40023c00 	.word	0x40023c00
 80012d4:	40023800 	.word	0x40023800
 80012d8:	08002d98 	.word	0x08002d98
 80012dc:	20000000 	.word	0x20000000
 80012e0:	20000004 	.word	0x20000004

080012e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000000 	.word	0x20000000

080012fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001300:	f7ff fff0 	bl	80012e4 <HAL_RCC_GetHCLKFreq>
 8001304:	4602      	mov	r2, r0
 8001306:	4b05      	ldr	r3, [pc, #20]	; (800131c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	0a9b      	lsrs	r3, r3, #10
 800130c:	f003 0307 	and.w	r3, r3, #7
 8001310:	4903      	ldr	r1, [pc, #12]	; (8001320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001312:	5ccb      	ldrb	r3, [r1, r3]
 8001314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001318:	4618      	mov	r0, r3
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40023800 	.word	0x40023800
 8001320:	08002da8 	.word	0x08002da8

08001324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001328:	f7ff ffdc 	bl	80012e4 <HAL_RCC_GetHCLKFreq>
 800132c:	4602      	mov	r2, r0
 800132e:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	0b5b      	lsrs	r3, r3, #13
 8001334:	f003 0307 	and.w	r3, r3, #7
 8001338:	4903      	ldr	r1, [pc, #12]	; (8001348 <HAL_RCC_GetPCLK2Freq+0x24>)
 800133a:	5ccb      	ldrb	r3, [r1, r3]
 800133c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001340:	4618      	mov	r0, r3
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40023800 	.word	0x40023800
 8001348:	08002da8 	.word	0x08002da8

0800134c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800134c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001350:	b0a6      	sub	sp, #152	; 0x98
 8001352:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001354:	2300      	movs	r3, #0
 8001356:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001372:	4bc8      	ldr	r3, [pc, #800]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b0c      	cmp	r3, #12
 800137c:	f200 817e 	bhi.w	800167c <HAL_RCC_GetSysClockFreq+0x330>
 8001380:	a201      	add	r2, pc, #4	; (adr r2, 8001388 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001386:	bf00      	nop
 8001388:	080013bd 	.word	0x080013bd
 800138c:	0800167d 	.word	0x0800167d
 8001390:	0800167d 	.word	0x0800167d
 8001394:	0800167d 	.word	0x0800167d
 8001398:	080013c5 	.word	0x080013c5
 800139c:	0800167d 	.word	0x0800167d
 80013a0:	0800167d 	.word	0x0800167d
 80013a4:	0800167d 	.word	0x0800167d
 80013a8:	080013cd 	.word	0x080013cd
 80013ac:	0800167d 	.word	0x0800167d
 80013b0:	0800167d 	.word	0x0800167d
 80013b4:	0800167d 	.word	0x0800167d
 80013b8:	08001537 	.word	0x08001537
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013bc:	4bb6      	ldr	r3, [pc, #728]	; (8001698 <HAL_RCC_GetSysClockFreq+0x34c>)
 80013be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80013c2:	e15f      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013c4:	4bb5      	ldr	r3, [pc, #724]	; (800169c <HAL_RCC_GetSysClockFreq+0x350>)
 80013c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80013ca:	e15b      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013cc:	4bb1      	ldr	r3, [pc, #708]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013d8:	4bae      	ldr	r3, [pc, #696]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d031      	beq.n	8001448 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e4:	4bab      	ldr	r3, [pc, #684]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	099b      	lsrs	r3, r3, #6
 80013ea:	2200      	movs	r2, #0
 80013ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80013ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80013f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f6:	663b      	str	r3, [r7, #96]	; 0x60
 80013f8:	2300      	movs	r3, #0
 80013fa:	667b      	str	r3, [r7, #100]	; 0x64
 80013fc:	4ba7      	ldr	r3, [pc, #668]	; (800169c <HAL_RCC_GetSysClockFreq+0x350>)
 80013fe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001402:	462a      	mov	r2, r5
 8001404:	fb03 f202 	mul.w	r2, r3, r2
 8001408:	2300      	movs	r3, #0
 800140a:	4621      	mov	r1, r4
 800140c:	fb01 f303 	mul.w	r3, r1, r3
 8001410:	4413      	add	r3, r2
 8001412:	4aa2      	ldr	r2, [pc, #648]	; (800169c <HAL_RCC_GetSysClockFreq+0x350>)
 8001414:	4621      	mov	r1, r4
 8001416:	fba1 1202 	umull	r1, r2, r1, r2
 800141a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800141c:	460a      	mov	r2, r1
 800141e:	67ba      	str	r2, [r7, #120]	; 0x78
 8001420:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001422:	4413      	add	r3, r2
 8001424:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001426:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800142a:	2200      	movs	r2, #0
 800142c:	65bb      	str	r3, [r7, #88]	; 0x58
 800142e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001430:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001434:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001438:	f7fe ff42 	bl	80002c0 <__aeabi_uldivmod>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4613      	mov	r3, r2
 8001442:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001446:	e064      	b.n	8001512 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001448:	4b92      	ldr	r3, [pc, #584]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	099b      	lsrs	r3, r3, #6
 800144e:	2200      	movs	r2, #0
 8001450:	653b      	str	r3, [r7, #80]	; 0x50
 8001452:	657a      	str	r2, [r7, #84]	; 0x54
 8001454:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800145a:	64bb      	str	r3, [r7, #72]	; 0x48
 800145c:	2300      	movs	r3, #0
 800145e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001460:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8001464:	4622      	mov	r2, r4
 8001466:	462b      	mov	r3, r5
 8001468:	f04f 0000 	mov.w	r0, #0
 800146c:	f04f 0100 	mov.w	r1, #0
 8001470:	0159      	lsls	r1, r3, #5
 8001472:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001476:	0150      	lsls	r0, r2, #5
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4621      	mov	r1, r4
 800147e:	1a51      	subs	r1, r2, r1
 8001480:	6139      	str	r1, [r7, #16]
 8001482:	4629      	mov	r1, r5
 8001484:	eb63 0301 	sbc.w	r3, r3, r1
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	f04f 0200 	mov.w	r2, #0
 800148e:	f04f 0300 	mov.w	r3, #0
 8001492:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001496:	4659      	mov	r1, fp
 8001498:	018b      	lsls	r3, r1, #6
 800149a:	4651      	mov	r1, sl
 800149c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014a0:	4651      	mov	r1, sl
 80014a2:	018a      	lsls	r2, r1, #6
 80014a4:	4651      	mov	r1, sl
 80014a6:	ebb2 0801 	subs.w	r8, r2, r1
 80014aa:	4659      	mov	r1, fp
 80014ac:	eb63 0901 	sbc.w	r9, r3, r1
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014c4:	4690      	mov	r8, r2
 80014c6:	4699      	mov	r9, r3
 80014c8:	4623      	mov	r3, r4
 80014ca:	eb18 0303 	adds.w	r3, r8, r3
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	462b      	mov	r3, r5
 80014d2:	eb49 0303 	adc.w	r3, r9, r3
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	f04f 0200 	mov.w	r2, #0
 80014dc:	f04f 0300 	mov.w	r3, #0
 80014e0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80014e4:	4629      	mov	r1, r5
 80014e6:	028b      	lsls	r3, r1, #10
 80014e8:	4621      	mov	r1, r4
 80014ea:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014ee:	4621      	mov	r1, r4
 80014f0:	028a      	lsls	r2, r1, #10
 80014f2:	4610      	mov	r0, r2
 80014f4:	4619      	mov	r1, r3
 80014f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80014fa:	2200      	movs	r2, #0
 80014fc:	643b      	str	r3, [r7, #64]	; 0x40
 80014fe:	647a      	str	r2, [r7, #68]	; 0x44
 8001500:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001504:	f7fe fedc 	bl	80002c0 <__aeabi_uldivmod>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4613      	mov	r3, r2
 800150e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001512:	4b60      	ldr	r3, [pc, #384]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	0c1b      	lsrs	r3, r3, #16
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	3301      	adds	r3, #1
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8001524:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001528:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800152c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001530:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001534:	e0a6      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001536:	4b57      	ldr	r3, [pc, #348]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800153e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001542:	4b54      	ldr	r3, [pc, #336]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d02a      	beq.n	80015a4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800154e:	4b51      	ldr	r3, [pc, #324]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	099b      	lsrs	r3, r3, #6
 8001554:	2200      	movs	r2, #0
 8001556:	63bb      	str	r3, [r7, #56]	; 0x38
 8001558:	63fa      	str	r2, [r7, #60]	; 0x3c
 800155a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800155c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001560:	2100      	movs	r1, #0
 8001562:	4b4e      	ldr	r3, [pc, #312]	; (800169c <HAL_RCC_GetSysClockFreq+0x350>)
 8001564:	fb03 f201 	mul.w	r2, r3, r1
 8001568:	2300      	movs	r3, #0
 800156a:	fb00 f303 	mul.w	r3, r0, r3
 800156e:	4413      	add	r3, r2
 8001570:	4a4a      	ldr	r2, [pc, #296]	; (800169c <HAL_RCC_GetSysClockFreq+0x350>)
 8001572:	fba0 1202 	umull	r1, r2, r0, r2
 8001576:	677a      	str	r2, [r7, #116]	; 0x74
 8001578:	460a      	mov	r2, r1
 800157a:	673a      	str	r2, [r7, #112]	; 0x70
 800157c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800157e:	4413      	add	r3, r2
 8001580:	677b      	str	r3, [r7, #116]	; 0x74
 8001582:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001586:	2200      	movs	r2, #0
 8001588:	633b      	str	r3, [r7, #48]	; 0x30
 800158a:	637a      	str	r2, [r7, #52]	; 0x34
 800158c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001590:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001594:	f7fe fe94 	bl	80002c0 <__aeabi_uldivmod>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4613      	mov	r3, r2
 800159e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015a2:	e05b      	b.n	800165c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015a4:	4b3b      	ldr	r3, [pc, #236]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	099b      	lsrs	r3, r3, #6
 80015aa:	2200      	movs	r2, #0
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015b6:	623b      	str	r3, [r7, #32]
 80015b8:	2300      	movs	r3, #0
 80015ba:	627b      	str	r3, [r7, #36]	; 0x24
 80015bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80015c0:	4642      	mov	r2, r8
 80015c2:	464b      	mov	r3, r9
 80015c4:	f04f 0000 	mov.w	r0, #0
 80015c8:	f04f 0100 	mov.w	r1, #0
 80015cc:	0159      	lsls	r1, r3, #5
 80015ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015d2:	0150      	lsls	r0, r2, #5
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4641      	mov	r1, r8
 80015da:	ebb2 0a01 	subs.w	sl, r2, r1
 80015de:	4649      	mov	r1, r9
 80015e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80015f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80015f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80015f8:	ebb2 040a 	subs.w	r4, r2, sl
 80015fc:	eb63 050b 	sbc.w	r5, r3, fp
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	00eb      	lsls	r3, r5, #3
 800160a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800160e:	00e2      	lsls	r2, r4, #3
 8001610:	4614      	mov	r4, r2
 8001612:	461d      	mov	r5, r3
 8001614:	4643      	mov	r3, r8
 8001616:	18e3      	adds	r3, r4, r3
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	464b      	mov	r3, r9
 800161c:	eb45 0303 	adc.w	r3, r5, r3
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	f04f 0300 	mov.w	r3, #0
 800162a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800162e:	4629      	mov	r1, r5
 8001630:	028b      	lsls	r3, r1, #10
 8001632:	4621      	mov	r1, r4
 8001634:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001638:	4621      	mov	r1, r4
 800163a:	028a      	lsls	r2, r1, #10
 800163c:	4610      	mov	r0, r2
 800163e:	4619      	mov	r1, r3
 8001640:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001644:	2200      	movs	r2, #0
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	61fa      	str	r2, [r7, #28]
 800164a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800164e:	f7fe fe37 	bl	80002c0 <__aeabi_uldivmod>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4613      	mov	r3, r2
 8001658:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800165c:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <HAL_RCC_GetSysClockFreq+0x348>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	0f1b      	lsrs	r3, r3, #28
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800166a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800166e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800167a:	e003      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <HAL_RCC_GetSysClockFreq+0x34c>)
 800167e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001682:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001684:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8001688:	4618      	mov	r0, r3
 800168a:	3798      	adds	r7, #152	; 0x98
 800168c:	46bd      	mov	sp, r7
 800168e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	00f42400 	.word	0x00f42400
 800169c:	017d7840 	.word	0x017d7840

080016a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e28d      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 8083 	beq.w	80017c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80016c0:	4b94      	ldr	r3, [pc, #592]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 030c 	and.w	r3, r3, #12
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d019      	beq.n	8001700 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016cc:	4b91      	ldr	r3, [pc, #580]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	d106      	bne.n	80016e6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016d8:	4b8e      	ldr	r3, [pc, #568]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016e4:	d00c      	beq.n	8001700 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016e6:	4b8b      	ldr	r3, [pc, #556]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016ee:	2b0c      	cmp	r3, #12
 80016f0:	d112      	bne.n	8001718 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016f2:	4b88      	ldr	r3, [pc, #544]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016fe:	d10b      	bne.n	8001718 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001700:	4b84      	ldr	r3, [pc, #528]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d05b      	beq.n	80017c4 <HAL_RCC_OscConfig+0x124>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d157      	bne.n	80017c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e25a      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001720:	d106      	bne.n	8001730 <HAL_RCC_OscConfig+0x90>
 8001722:	4b7c      	ldr	r3, [pc, #496]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a7b      	ldr	r2, [pc, #492]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	e01d      	b.n	800176c <HAL_RCC_OscConfig+0xcc>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001738:	d10c      	bne.n	8001754 <HAL_RCC_OscConfig+0xb4>
 800173a:	4b76      	ldr	r3, [pc, #472]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a75      	ldr	r2, [pc, #468]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001744:	6013      	str	r3, [r2, #0]
 8001746:	4b73      	ldr	r3, [pc, #460]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a72      	ldr	r2, [pc, #456]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 800174c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	e00b      	b.n	800176c <HAL_RCC_OscConfig+0xcc>
 8001754:	4b6f      	ldr	r3, [pc, #444]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a6e      	ldr	r2, [pc, #440]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 800175a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	4b6c      	ldr	r3, [pc, #432]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a6b      	ldr	r2, [pc, #428]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d013      	beq.n	800179c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fa0c 	bl	8000b90 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800177c:	f7ff fa08 	bl	8000b90 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b64      	cmp	r3, #100	; 0x64
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e21f      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178e:	4b61      	ldr	r3, [pc, #388]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0f0      	beq.n	800177c <HAL_RCC_OscConfig+0xdc>
 800179a:	e014      	b.n	80017c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179c:	f7ff f9f8 	bl	8000b90 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a4:	f7ff f9f4 	bl	8000b90 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b64      	cmp	r3, #100	; 0x64
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e20b      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b6:	4b57      	ldr	r3, [pc, #348]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f0      	bne.n	80017a4 <HAL_RCC_OscConfig+0x104>
 80017c2:	e000      	b.n	80017c6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d06f      	beq.n	80018b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80017d2:	4b50      	ldr	r3, [pc, #320]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 030c 	and.w	r3, r3, #12
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d017      	beq.n	800180e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017de:	4b4d      	ldr	r3, [pc, #308]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80017e6:	2b08      	cmp	r3, #8
 80017e8:	d105      	bne.n	80017f6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017ea:	4b4a      	ldr	r3, [pc, #296]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00b      	beq.n	800180e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017f6:	4b47      	ldr	r3, [pc, #284]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017fe:	2b0c      	cmp	r3, #12
 8001800:	d11c      	bne.n	800183c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001802:	4b44      	ldr	r3, [pc, #272]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d116      	bne.n	800183c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180e:	4b41      	ldr	r3, [pc, #260]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <HAL_RCC_OscConfig+0x186>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d001      	beq.n	8001826 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e1d3      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001826:	4b3b      	ldr	r3, [pc, #236]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	4937      	ldr	r1, [pc, #220]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001836:	4313      	orrs	r3, r2
 8001838:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183a:	e03a      	b.n	80018b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d020      	beq.n	8001886 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001844:	4b34      	ldr	r3, [pc, #208]	; (8001918 <HAL_RCC_OscConfig+0x278>)
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184a:	f7ff f9a1 	bl	8000b90 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001852:	f7ff f99d 	bl	8000b90 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e1b4      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001864:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001870:	4b28      	ldr	r3, [pc, #160]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	4925      	ldr	r1, [pc, #148]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 8001880:	4313      	orrs	r3, r2
 8001882:	600b      	str	r3, [r1, #0]
 8001884:	e015      	b.n	80018b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001886:	4b24      	ldr	r3, [pc, #144]	; (8001918 <HAL_RCC_OscConfig+0x278>)
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188c:	f7ff f980 	bl	8000b90 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001894:	f7ff f97c 	bl	8000b90 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e193      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a6:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f0      	bne.n	8001894 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d036      	beq.n	800192c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d016      	beq.n	80018f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <HAL_RCC_OscConfig+0x27c>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018cc:	f7ff f960 	bl	8000b90 <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d4:	f7ff f95c 	bl	8000b90 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e173      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <HAL_RCC_OscConfig+0x274>)
 80018e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d0f0      	beq.n	80018d4 <HAL_RCC_OscConfig+0x234>
 80018f2:	e01b      	b.n	800192c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <HAL_RCC_OscConfig+0x27c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fa:	f7ff f949 	bl	8000b90 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001900:	e00e      	b.n	8001920 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001902:	f7ff f945 	bl	8000b90 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d907      	bls.n	8001920 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e15c      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
 8001914:	40023800 	.word	0x40023800
 8001918:	42470000 	.word	0x42470000
 800191c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001920:	4b8a      	ldr	r3, [pc, #552]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1ea      	bne.n	8001902 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 8097 	beq.w	8001a68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800193a:	2300      	movs	r3, #0
 800193c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800193e:	4b83      	ldr	r3, [pc, #524]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10f      	bne.n	800196a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4b7f      	ldr	r3, [pc, #508]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	4a7e      	ldr	r2, [pc, #504]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001958:	6413      	str	r3, [r2, #64]	; 0x40
 800195a:	4b7c      	ldr	r3, [pc, #496]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001966:	2301      	movs	r3, #1
 8001968:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800196a:	4b79      	ldr	r3, [pc, #484]	; (8001b50 <HAL_RCC_OscConfig+0x4b0>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001972:	2b00      	cmp	r3, #0
 8001974:	d118      	bne.n	80019a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001976:	4b76      	ldr	r3, [pc, #472]	; (8001b50 <HAL_RCC_OscConfig+0x4b0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a75      	ldr	r2, [pc, #468]	; (8001b50 <HAL_RCC_OscConfig+0x4b0>)
 800197c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001982:	f7ff f905 	bl	8000b90 <HAL_GetTick>
 8001986:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001988:	e008      	b.n	800199c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800198a:	f7ff f901 	bl	8000b90 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e118      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199c:	4b6c      	ldr	r3, [pc, #432]	; (8001b50 <HAL_RCC_OscConfig+0x4b0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d0f0      	beq.n	800198a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d106      	bne.n	80019be <HAL_RCC_OscConfig+0x31e>
 80019b0:	4b66      	ldr	r3, [pc, #408]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b4:	4a65      	ldr	r2, [pc, #404]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019b6:	f043 0301 	orr.w	r3, r3, #1
 80019ba:	6713      	str	r3, [r2, #112]	; 0x70
 80019bc:	e01c      	b.n	80019f8 <HAL_RCC_OscConfig+0x358>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b05      	cmp	r3, #5
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x340>
 80019c6:	4b61      	ldr	r3, [pc, #388]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ca:	4a60      	ldr	r2, [pc, #384]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019cc:	f043 0304 	orr.w	r3, r3, #4
 80019d0:	6713      	str	r3, [r2, #112]	; 0x70
 80019d2:	4b5e      	ldr	r3, [pc, #376]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d6:	4a5d      	ldr	r2, [pc, #372]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6713      	str	r3, [r2, #112]	; 0x70
 80019de:	e00b      	b.n	80019f8 <HAL_RCC_OscConfig+0x358>
 80019e0:	4b5a      	ldr	r3, [pc, #360]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e4:	4a59      	ldr	r2, [pc, #356]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019e6:	f023 0301 	bic.w	r3, r3, #1
 80019ea:	6713      	str	r3, [r2, #112]	; 0x70
 80019ec:	4b57      	ldr	r3, [pc, #348]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019f0:	4a56      	ldr	r2, [pc, #344]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 80019f2:	f023 0304 	bic.w	r3, r3, #4
 80019f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d015      	beq.n	8001a2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a00:	f7ff f8c6 	bl	8000b90 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a06:	e00a      	b.n	8001a1e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a08:	f7ff f8c2 	bl	8000b90 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e0d7      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a1e:	4b4b      	ldr	r3, [pc, #300]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0ee      	beq.n	8001a08 <HAL_RCC_OscConfig+0x368>
 8001a2a:	e014      	b.n	8001a56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2c:	f7ff f8b0 	bl	8000b90 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a32:	e00a      	b.n	8001a4a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a34:	f7ff f8ac 	bl	8000b90 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e0c1      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a4a:	4b40      	ldr	r3, [pc, #256]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1ee      	bne.n	8001a34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a56:	7dfb      	ldrb	r3, [r7, #23]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d105      	bne.n	8001a68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a5c:	4b3b      	ldr	r3, [pc, #236]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	4a3a      	ldr	r2, [pc, #232]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80ad 	beq.w	8001bcc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a72:	4b36      	ldr	r3, [pc, #216]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f003 030c 	and.w	r3, r3, #12
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d060      	beq.n	8001b40 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d145      	bne.n	8001b12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a86:	4b33      	ldr	r3, [pc, #204]	; (8001b54 <HAL_RCC_OscConfig+0x4b4>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7ff f880 	bl	8000b90 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a94:	f7ff f87c 	bl	8000b90 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e093      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa6:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1f0      	bne.n	8001a94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69da      	ldr	r2, [r3, #28]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	019b      	lsls	r3, r3, #6
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac8:	085b      	lsrs	r3, r3, #1
 8001aca:	3b01      	subs	r3, #1
 8001acc:	041b      	lsls	r3, r3, #16
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad4:	061b      	lsls	r3, r3, #24
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001adc:	071b      	lsls	r3, r3, #28
 8001ade:	491b      	ldr	r1, [pc, #108]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <HAL_RCC_OscConfig+0x4b4>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aea:	f7ff f851 	bl	8000b90 <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001af2:	f7ff f84d 	bl	8000b90 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e064      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f0      	beq.n	8001af2 <HAL_RCC_OscConfig+0x452>
 8001b10:	e05c      	b.n	8001bcc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <HAL_RCC_OscConfig+0x4b4>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b18:	f7ff f83a 	bl	8000b90 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b20:	f7ff f836 	bl	8000b90 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e04d      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_RCC_OscConfig+0x4ac>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0x480>
 8001b3e:	e045      	b.n	8001bcc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d107      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e040      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	40007000 	.word	0x40007000
 8001b54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HAL_RCC_OscConfig+0x538>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d030      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d129      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d122      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b88:	4013      	ands	r3, r2
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d119      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9e:	085b      	lsrs	r3, r3, #1
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d10f      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d001      	beq.n	8001bcc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e03f      	b.n	8001c6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d106      	bne.n	8001c08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7fe fe7a 	bl	80008fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2224      	movs	r2, #36	; 0x24
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f829 	bl	8001c78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	691a      	ldr	r2, [r3, #16]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	695a      	ldr	r2, [r3, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2220      	movs	r2, #32
 8001c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2220      	movs	r2, #32
 8001c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b0c0      	sub	sp, #256	; 0x100
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c94:	68d9      	ldr	r1, [r3, #12]
 8001c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	ea40 0301 	orr.w	r3, r0, r1
 8001ca0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001cd0:	f021 010c 	bic.w	r1, r1, #12
 8001cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cf2:	6999      	ldr	r1, [r3, #24]
 8001cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	ea40 0301 	orr.w	r3, r0, r1
 8001cfe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	4b8f      	ldr	r3, [pc, #572]	; (8001f44 <UART_SetConfig+0x2cc>)
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d005      	beq.n	8001d18 <UART_SetConfig+0xa0>
 8001d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	4b8d      	ldr	r3, [pc, #564]	; (8001f48 <UART_SetConfig+0x2d0>)
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d104      	bne.n	8001d22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d18:	f7ff fb04 	bl	8001324 <HAL_RCC_GetPCLK2Freq>
 8001d1c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001d20:	e003      	b.n	8001d2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d22:	f7ff faeb 	bl	80012fc <HAL_RCC_GetPCLK1Freq>
 8001d26:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d34:	f040 810c 	bne.w	8001f50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001d42:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001d46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001d4a:	4622      	mov	r2, r4
 8001d4c:	462b      	mov	r3, r5
 8001d4e:	1891      	adds	r1, r2, r2
 8001d50:	65b9      	str	r1, [r7, #88]	; 0x58
 8001d52:	415b      	adcs	r3, r3
 8001d54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	eb12 0801 	adds.w	r8, r2, r1
 8001d60:	4629      	mov	r1, r5
 8001d62:	eb43 0901 	adc.w	r9, r3, r1
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d7a:	4690      	mov	r8, r2
 8001d7c:	4699      	mov	r9, r3
 8001d7e:	4623      	mov	r3, r4
 8001d80:	eb18 0303 	adds.w	r3, r8, r3
 8001d84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001d88:	462b      	mov	r3, r5
 8001d8a:	eb49 0303 	adc.w	r3, r9, r3
 8001d8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001d9e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001da2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001da6:	460b      	mov	r3, r1
 8001da8:	18db      	adds	r3, r3, r3
 8001daa:	653b      	str	r3, [r7, #80]	; 0x50
 8001dac:	4613      	mov	r3, r2
 8001dae:	eb42 0303 	adc.w	r3, r2, r3
 8001db2:	657b      	str	r3, [r7, #84]	; 0x54
 8001db4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001db8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001dbc:	f7fe fa80 	bl	80002c0 <__aeabi_uldivmod>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4b61      	ldr	r3, [pc, #388]	; (8001f4c <UART_SetConfig+0x2d4>)
 8001dc6:	fba3 2302 	umull	r2, r3, r3, r2
 8001dca:	095b      	lsrs	r3, r3, #5
 8001dcc:	011c      	lsls	r4, r3, #4
 8001dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001dd8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001ddc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001de0:	4642      	mov	r2, r8
 8001de2:	464b      	mov	r3, r9
 8001de4:	1891      	adds	r1, r2, r2
 8001de6:	64b9      	str	r1, [r7, #72]	; 0x48
 8001de8:	415b      	adcs	r3, r3
 8001dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001df0:	4641      	mov	r1, r8
 8001df2:	eb12 0a01 	adds.w	sl, r2, r1
 8001df6:	4649      	mov	r1, r9
 8001df8:	eb43 0b01 	adc.w	fp, r3, r1
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e10:	4692      	mov	sl, r2
 8001e12:	469b      	mov	fp, r3
 8001e14:	4643      	mov	r3, r8
 8001e16:	eb1a 0303 	adds.w	r3, sl, r3
 8001e1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e1e:	464b      	mov	r3, r9
 8001e20:	eb4b 0303 	adc.w	r3, fp, r3
 8001e24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001e34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001e38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	18db      	adds	r3, r3, r3
 8001e40:	643b      	str	r3, [r7, #64]	; 0x40
 8001e42:	4613      	mov	r3, r2
 8001e44:	eb42 0303 	adc.w	r3, r2, r3
 8001e48:	647b      	str	r3, [r7, #68]	; 0x44
 8001e4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001e4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001e52:	f7fe fa35 	bl	80002c0 <__aeabi_uldivmod>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4b3b      	ldr	r3, [pc, #236]	; (8001f4c <UART_SetConfig+0x2d4>)
 8001e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8001e62:	095b      	lsrs	r3, r3, #5
 8001e64:	2264      	movs	r2, #100	; 0x64
 8001e66:	fb02 f303 	mul.w	r3, r2, r3
 8001e6a:	1acb      	subs	r3, r1, r3
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001e72:	4b36      	ldr	r3, [pc, #216]	; (8001f4c <UART_SetConfig+0x2d4>)
 8001e74:	fba3 2302 	umull	r2, r3, r3, r2
 8001e78:	095b      	lsrs	r3, r3, #5
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e80:	441c      	add	r4, r3
 8001e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e86:	2200      	movs	r2, #0
 8001e88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001e8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001e90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001e94:	4642      	mov	r2, r8
 8001e96:	464b      	mov	r3, r9
 8001e98:	1891      	adds	r1, r2, r2
 8001e9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001e9c:	415b      	adcs	r3, r3
 8001e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ea0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ea4:	4641      	mov	r1, r8
 8001ea6:	1851      	adds	r1, r2, r1
 8001ea8:	6339      	str	r1, [r7, #48]	; 0x30
 8001eaa:	4649      	mov	r1, r9
 8001eac:	414b      	adcs	r3, r1
 8001eae:	637b      	str	r3, [r7, #52]	; 0x34
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001ebc:	4659      	mov	r1, fp
 8001ebe:	00cb      	lsls	r3, r1, #3
 8001ec0:	4651      	mov	r1, sl
 8001ec2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ec6:	4651      	mov	r1, sl
 8001ec8:	00ca      	lsls	r2, r1, #3
 8001eca:	4610      	mov	r0, r2
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4642      	mov	r2, r8
 8001ed2:	189b      	adds	r3, r3, r2
 8001ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001ed8:	464b      	mov	r3, r9
 8001eda:	460a      	mov	r2, r1
 8001edc:	eb42 0303 	adc.w	r3, r2, r3
 8001ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001ef0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001ef4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001ef8:	460b      	mov	r3, r1
 8001efa:	18db      	adds	r3, r3, r3
 8001efc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001efe:	4613      	mov	r3, r2
 8001f00:	eb42 0303 	adc.w	r3, r2, r3
 8001f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001f0e:	f7fe f9d7 	bl	80002c0 <__aeabi_uldivmod>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <UART_SetConfig+0x2d4>)
 8001f18:	fba3 1302 	umull	r1, r3, r3, r2
 8001f1c:	095b      	lsrs	r3, r3, #5
 8001f1e:	2164      	movs	r1, #100	; 0x64
 8001f20:	fb01 f303 	mul.w	r3, r1, r3
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	3332      	adds	r3, #50	; 0x32
 8001f2a:	4a08      	ldr	r2, [pc, #32]	; (8001f4c <UART_SetConfig+0x2d4>)
 8001f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f30:	095b      	lsrs	r3, r3, #5
 8001f32:	f003 0207 	and.w	r2, r3, #7
 8001f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4422      	add	r2, r4
 8001f3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001f40:	e105      	b.n	800214e <UART_SetConfig+0x4d6>
 8001f42:	bf00      	nop
 8001f44:	40011000 	.word	0x40011000
 8001f48:	40011400 	.word	0x40011400
 8001f4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f54:	2200      	movs	r2, #0
 8001f56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001f5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001f5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001f62:	4642      	mov	r2, r8
 8001f64:	464b      	mov	r3, r9
 8001f66:	1891      	adds	r1, r2, r2
 8001f68:	6239      	str	r1, [r7, #32]
 8001f6a:	415b      	adcs	r3, r3
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f72:	4641      	mov	r1, r8
 8001f74:	1854      	adds	r4, r2, r1
 8001f76:	4649      	mov	r1, r9
 8001f78:	eb43 0501 	adc.w	r5, r3, r1
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	00eb      	lsls	r3, r5, #3
 8001f86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f8a:	00e2      	lsls	r2, r4, #3
 8001f8c:	4614      	mov	r4, r2
 8001f8e:	461d      	mov	r5, r3
 8001f90:	4643      	mov	r3, r8
 8001f92:	18e3      	adds	r3, r4, r3
 8001f94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001f98:	464b      	mov	r3, r9
 8001f9a:	eb45 0303 	adc.w	r3, r5, r3
 8001f9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001fae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	008b      	lsls	r3, r1, #2
 8001fc2:	4621      	mov	r1, r4
 8001fc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001fc8:	4621      	mov	r1, r4
 8001fca:	008a      	lsls	r2, r1, #2
 8001fcc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001fd0:	f7fe f976 	bl	80002c0 <__aeabi_uldivmod>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4b60      	ldr	r3, [pc, #384]	; (800215c <UART_SetConfig+0x4e4>)
 8001fda:	fba3 2302 	umull	r2, r3, r3, r2
 8001fde:	095b      	lsrs	r3, r3, #5
 8001fe0:	011c      	lsls	r4, r3, #4
 8001fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001fec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ff0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001ff4:	4642      	mov	r2, r8
 8001ff6:	464b      	mov	r3, r9
 8001ff8:	1891      	adds	r1, r2, r2
 8001ffa:	61b9      	str	r1, [r7, #24]
 8001ffc:	415b      	adcs	r3, r3
 8001ffe:	61fb      	str	r3, [r7, #28]
 8002000:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002004:	4641      	mov	r1, r8
 8002006:	1851      	adds	r1, r2, r1
 8002008:	6139      	str	r1, [r7, #16]
 800200a:	4649      	mov	r1, r9
 800200c:	414b      	adcs	r3, r1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	f04f 0300 	mov.w	r3, #0
 8002018:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800201c:	4659      	mov	r1, fp
 800201e:	00cb      	lsls	r3, r1, #3
 8002020:	4651      	mov	r1, sl
 8002022:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002026:	4651      	mov	r1, sl
 8002028:	00ca      	lsls	r2, r1, #3
 800202a:	4610      	mov	r0, r2
 800202c:	4619      	mov	r1, r3
 800202e:	4603      	mov	r3, r0
 8002030:	4642      	mov	r2, r8
 8002032:	189b      	adds	r3, r3, r2
 8002034:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002038:	464b      	mov	r3, r9
 800203a:	460a      	mov	r2, r1
 800203c:	eb42 0303 	adc.w	r3, r2, r3
 8002040:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	67bb      	str	r3, [r7, #120]	; 0x78
 800204e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	f04f 0300 	mov.w	r3, #0
 8002058:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800205c:	4649      	mov	r1, r9
 800205e:	008b      	lsls	r3, r1, #2
 8002060:	4641      	mov	r1, r8
 8002062:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002066:	4641      	mov	r1, r8
 8002068:	008a      	lsls	r2, r1, #2
 800206a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800206e:	f7fe f927 	bl	80002c0 <__aeabi_uldivmod>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	4b39      	ldr	r3, [pc, #228]	; (800215c <UART_SetConfig+0x4e4>)
 8002078:	fba3 1302 	umull	r1, r3, r3, r2
 800207c:	095b      	lsrs	r3, r3, #5
 800207e:	2164      	movs	r1, #100	; 0x64
 8002080:	fb01 f303 	mul.w	r3, r1, r3
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	3332      	adds	r3, #50	; 0x32
 800208a:	4a34      	ldr	r2, [pc, #208]	; (800215c <UART_SetConfig+0x4e4>)
 800208c:	fba2 2303 	umull	r2, r3, r2, r3
 8002090:	095b      	lsrs	r3, r3, #5
 8002092:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002096:	441c      	add	r4, r3
 8002098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800209c:	2200      	movs	r2, #0
 800209e:	673b      	str	r3, [r7, #112]	; 0x70
 80020a0:	677a      	str	r2, [r7, #116]	; 0x74
 80020a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80020a6:	4642      	mov	r2, r8
 80020a8:	464b      	mov	r3, r9
 80020aa:	1891      	adds	r1, r2, r2
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	415b      	adcs	r3, r3
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020b6:	4641      	mov	r1, r8
 80020b8:	1851      	adds	r1, r2, r1
 80020ba:	6039      	str	r1, [r7, #0]
 80020bc:	4649      	mov	r1, r9
 80020be:	414b      	adcs	r3, r1
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80020ce:	4659      	mov	r1, fp
 80020d0:	00cb      	lsls	r3, r1, #3
 80020d2:	4651      	mov	r1, sl
 80020d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020d8:	4651      	mov	r1, sl
 80020da:	00ca      	lsls	r2, r1, #3
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	4603      	mov	r3, r0
 80020e2:	4642      	mov	r2, r8
 80020e4:	189b      	adds	r3, r3, r2
 80020e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80020e8:	464b      	mov	r3, r9
 80020ea:	460a      	mov	r2, r1
 80020ec:	eb42 0303 	adc.w	r3, r2, r3
 80020f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80020f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	663b      	str	r3, [r7, #96]	; 0x60
 80020fc:	667a      	str	r2, [r7, #100]	; 0x64
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	f04f 0300 	mov.w	r3, #0
 8002106:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800210a:	4649      	mov	r1, r9
 800210c:	008b      	lsls	r3, r1, #2
 800210e:	4641      	mov	r1, r8
 8002110:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002114:	4641      	mov	r1, r8
 8002116:	008a      	lsls	r2, r1, #2
 8002118:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800211c:	f7fe f8d0 	bl	80002c0 <__aeabi_uldivmod>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4b0d      	ldr	r3, [pc, #52]	; (800215c <UART_SetConfig+0x4e4>)
 8002126:	fba3 1302 	umull	r1, r3, r3, r2
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	2164      	movs	r1, #100	; 0x64
 800212e:	fb01 f303 	mul.w	r3, r1, r3
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	3332      	adds	r3, #50	; 0x32
 8002138:	4a08      	ldr	r2, [pc, #32]	; (800215c <UART_SetConfig+0x4e4>)
 800213a:	fba2 2303 	umull	r2, r3, r2, r3
 800213e:	095b      	lsrs	r3, r3, #5
 8002140:	f003 020f 	and.w	r2, r3, #15
 8002144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4422      	add	r2, r4
 800214c:	609a      	str	r2, [r3, #8]
}
 800214e:	bf00      	nop
 8002150:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002154:	46bd      	mov	sp, r7
 8002156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800215a:	bf00      	nop
 800215c:	51eb851f 	.word	0x51eb851f

08002160 <lcdSendByte>:
 */

#include "lcdController.h"

static void lcdSendByte(LcdController *lcdController, LcdRegisterSelection lcdRs, uint8_t byteToSend)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	70fb      	strb	r3, [r7, #3]
 800216c:	4613      	mov	r3, r2
 800216e:	70bb      	strb	r3, [r7, #2]
	uint8_t highNibbleOfByteToSend = ((byteToSend >> 4) & 0x0F);
 8002170:	78bb      	ldrb	r3, [r7, #2]
 8002172:	091b      	lsrs	r3, r3, #4
 8002174:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(lcdController->db7Port, lcdController->db7Pin, (highNibbleOfByteToSend & 0x08));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 800217e:	7bfb      	ldrb	r3, [r7, #15]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	b2db      	uxtb	r3, r3
 8002186:	461a      	mov	r2, r3
 8002188:	f7fe ffac 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db6Port, lcdController->db6Pin, (highNibbleOfByteToSend & 0x04));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	b2db      	uxtb	r3, r3
 800219c:	461a      	mov	r2, r3
 800219e:	f7fe ffa1 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db5Port, lcdController->db5Pin, (highNibbleOfByteToSend & 0x02));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	461a      	mov	r2, r3
 80021b4:	f7fe ff96 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db4Port, lcdController->db4Pin, (highNibbleOfByteToSend & 0x01));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69d8      	ldr	r0, [r3, #28]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	8c19      	ldrh	r1, [r3, #32]
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	461a      	mov	r2, r3
 80021ca:	f7fe ff8b 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->rwPort, lcdController->rwPin, GPIO_PIN_RESET);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68d8      	ldr	r0, [r3, #12]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	8a1b      	ldrh	r3, [r3, #16]
 80021d6:	2200      	movs	r2, #0
 80021d8:	4619      	mov	r1, r3
 80021da:	f7fe ff83 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->rsPort, lcdController->rsPin, lcdRs);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6858      	ldr	r0, [r3, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	891b      	ldrh	r3, [r3, #8]
 80021e6:	78fa      	ldrb	r2, [r7, #3]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7fe ff7b 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->enPort, lcdController->enPin, GPIO_PIN_SET);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6958      	ldr	r0, [r3, #20]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	8b1b      	ldrh	r3, [r3, #24]
 80021f6:	2201      	movs	r2, #1
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe ff73 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80021fe:	2001      	movs	r0, #1
 8002200:	f7fe fcd2 	bl	8000ba8 <HAL_Delay>
	HAL_GPIO_WritePin(lcdController->enPort, lcdController->enPin, GPIO_PIN_RESET);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6958      	ldr	r0, [r3, #20]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	8b1b      	ldrh	r3, [r3, #24]
 800220c:	2200      	movs	r2, #0
 800220e:	4619      	mov	r1, r3
 8002210:	f7fe ff68 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002214:	2001      	movs	r0, #1
 8002216:	f7fe fcc7 	bl	8000ba8 <HAL_Delay>

	uint8_t lowNibbleOfByteToSend = (byteToSend & 0x0F);
 800221a:	78bb      	ldrb	r3, [r7, #2]
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(lcdController->db7Port, lcdController->db7Pin, (lowNibbleOfByteToSend & 0x08));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	8f19      	ldrh	r1, [r3, #56]	; 0x38
 800222a:	7bbb      	ldrb	r3, [r7, #14]
 800222c:	f003 0308 	and.w	r3, r3, #8
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461a      	mov	r2, r3
 8002234:	f7fe ff56 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db6Port, lcdController->db6Pin, (lowNibbleOfByteToSend & 0x04));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 8002240:	7bbb      	ldrb	r3, [r7, #14]
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	b2db      	uxtb	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	f7fe ff4b 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db5Port, lcdController->db5Pin, (lowNibbleOfByteToSend & 0x02));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 8002256:	7bbb      	ldrb	r3, [r7, #14]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	b2db      	uxtb	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	f7fe ff40 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->db4Port, lcdController->db4Pin, (lowNibbleOfByteToSend & 0x01));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69d8      	ldr	r0, [r3, #28]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	8c19      	ldrh	r1, [r3, #32]
 800226c:	7bbb      	ldrb	r3, [r7, #14]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	b2db      	uxtb	r3, r3
 8002274:	461a      	mov	r2, r3
 8002276:	f7fe ff35 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->rwPort, lcdController->rwPin, GPIO_PIN_RESET);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68d8      	ldr	r0, [r3, #12]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	8a1b      	ldrh	r3, [r3, #16]
 8002282:	2200      	movs	r2, #0
 8002284:	4619      	mov	r1, r3
 8002286:	f7fe ff2d 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->rsPort, lcdController->rsPin, lcdRs);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6858      	ldr	r0, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	891b      	ldrh	r3, [r3, #8]
 8002292:	78fa      	ldrb	r2, [r7, #3]
 8002294:	4619      	mov	r1, r3
 8002296:	f7fe ff25 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcdController->enPort, lcdController->enPin, GPIO_PIN_SET);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6958      	ldr	r0, [r3, #20]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	8b1b      	ldrh	r3, [r3, #24]
 80022a2:	2201      	movs	r2, #1
 80022a4:	4619      	mov	r1, r3
 80022a6:	f7fe ff1d 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80022aa:	2001      	movs	r0, #1
 80022ac:	f7fe fc7c 	bl	8000ba8 <HAL_Delay>
	HAL_GPIO_WritePin(lcdController->enPort, lcdController->enPin, GPIO_PIN_RESET);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6958      	ldr	r0, [r3, #20]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	8b1b      	ldrh	r3, [r3, #24]
 80022b8:	2200      	movs	r2, #0
 80022ba:	4619      	mov	r1, r3
 80022bc:	f7fe ff12 	bl	80010e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80022c0:	2001      	movs	r0, #1
 80022c2:	f7fe fc71 	bl	8000ba8 <HAL_Delay>
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <lcdControllerInit>:
		GPIO_TypeDef *enPort, uint16_t enPin,
		GPIO_TypeDef *db4Port, uint16_t db4Pin,
		GPIO_TypeDef *db5Port, uint16_t db5Pin,
		GPIO_TypeDef *db6Port, uint16_t db6Pin,
		GPIO_TypeDef *db7Port, uint16_t db7Pin)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	72fb      	strb	r3, [r7, #11]
 80022dc:	4613      	mov	r3, r2
 80022de:	72bb      	strb	r3, [r7, #10]
	lcdController->qtyOfRows = qtyOfRows;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	7afa      	ldrb	r2, [r7, #11]
 80022e4:	701a      	strb	r2, [r3, #0]
	lcdController->qtyOfCharactersPerRow = qtyOfCharactersPerRow;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	7aba      	ldrb	r2, [r7, #10]
 80022ea:	705a      	strb	r2, [r3, #1]
	lcdController->rsPort = rsPort;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	605a      	str	r2, [r3, #4]
	lcdController->rsPin = rsPin;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8b3a      	ldrh	r2, [r7, #24]
 80022f6:	811a      	strh	r2, [r3, #8]
	lcdController->rwPort = rwPort;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	69fa      	ldr	r2, [r7, #28]
 80022fc:	60da      	str	r2, [r3, #12]
	lcdController->rwPin = rwPin;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8c3a      	ldrh	r2, [r7, #32]
 8002302:	821a      	strh	r2, [r3, #16]
	lcdController->enPort = enPort;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002308:	615a      	str	r2, [r3, #20]
	lcdController->enPin = enPin;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800230e:	831a      	strh	r2, [r3, #24]
	lcdController->db4Port = db4Port;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002314:	61da      	str	r2, [r3, #28]
	lcdController->db4Pin = db4Pin;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800231a:	841a      	strh	r2, [r3, #32]
	lcdController->db5Port = db5Port;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002320:	625a      	str	r2, [r3, #36]	; 0x24
	lcdController->db5Pin = db5Pin;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002326:	851a      	strh	r2, [r3, #40]	; 0x28
	lcdController->db6Port = db6Port;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800232c:	62da      	str	r2, [r3, #44]	; 0x2c
	lcdController->db6Pin = db6Pin;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002334:	861a      	strh	r2, [r3, #48]	; 0x30
	lcdController->db7Port = db7Port;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800233a:	635a      	str	r2, [r3, #52]	; 0x34
	lcdController->db7Pin = db7Pin;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002342:	871a      	strh	r2, [r3, #56]	; 0x38

	HAL_Delay(1);
 8002344:	2001      	movs	r0, #1
 8002346:	f7fe fc2f 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, FUNCTION_SET_4BIT_MULTILINE_5X8DOTS);
 800234a:	2228      	movs	r2, #40	; 0x28
 800234c:	2100      	movs	r1, #0
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f7ff ff06 	bl	8002160 <lcdSendByte>
	HAL_Delay(1);
 8002354:	2001      	movs	r0, #1
 8002356:	f7fe fc27 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, CURSOR_OR_DISPLAY_SHIFT_SHIFTCURSORTOTHERIGHT);
 800235a:	2214      	movs	r2, #20
 800235c:	2100      	movs	r1, #0
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f7ff fefe 	bl	8002160 <lcdSendByte>
	HAL_Delay(1);
 8002364:	2001      	movs	r0, #1
 8002366:	f7fe fc1f 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, CLEAR_DISPLAY);
 800236a:	2201      	movs	r2, #1
 800236c:	2100      	movs	r1, #0
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f7ff fef6 	bl	8002160 <lcdSendByte>
	HAL_Delay(3);
 8002374:	2003      	movs	r0, #3
 8002376:	f7fe fc17 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, RETURN_HOME);
 800237a:	2202      	movs	r2, #2
 800237c:	2100      	movs	r1, #0
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f7ff feee 	bl	8002160 <lcdSendByte>
	HAL_Delay(3);
 8002384:	2003      	movs	r0, #3
 8002386:	f7fe fc0f 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, ENTRY_MODE_SET_INCREMENT_NOTSHIFT);
 800238a:	2206      	movs	r2, #6
 800238c:	2100      	movs	r1, #0
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f7ff fee6 	bl	8002160 <lcdSendByte>
	HAL_Delay(1);
 8002394:	2001      	movs	r0, #1
 8002396:	f7fe fc07 	bl	8000ba8 <HAL_Delay>
	lcdSendByte(lcdController, COMMAND, DISPLAY_ON_OFF_CONTROL_DISPLAYON_CURSOROFF);
 800239a:	220c      	movs	r2, #12
 800239c:	2100      	movs	r1, #0
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f7ff fede 	bl	8002160 <lcdSendByte>
	HAL_Delay(1);
 80023a4:	2001      	movs	r0, #1
 80023a6:	f7fe fbff 	bl	8000ba8 <HAL_Delay>
}
 80023aa:	bf00      	nop
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <lcdControllerSendString>:

void lcdControllerSendString(LcdController *lcdController, LcdRow lcdRow, uint8_t *string)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	460b      	mov	r3, r1
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	72fb      	strb	r3, [r7, #11]
	lcdSendByte(lcdController, COMMAND, lcdRow);
 80023c0:	7afb      	ldrb	r3, [r7, #11]
 80023c2:	461a      	mov	r2, r3
 80023c4:	2100      	movs	r1, #0
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f7ff feca 	bl	8002160 <lcdSendByte>

	uint8_t stringLength = strlen((char *) string);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7fd ff1f 	bl	8000210 <strlen>
 80023d2:	4603      	mov	r3, r0
 80023d4:	75fb      	strb	r3, [r7, #23]
	if(stringLength > lcdController->qtyOfCharactersPerRow)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	785b      	ldrb	r3, [r3, #1]
 80023da:	7dfa      	ldrb	r2, [r7, #23]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d902      	bls.n	80023e6 <lcdControllerSendString+0x34>
	{
		stringLength = lcdController->qtyOfCharactersPerRow;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	75fb      	strb	r3, [r7, #23]
	}

	uint8_t charCounter = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	75bb      	strb	r3, [r7, #22]
	for(charCounter = 0; charCounter < stringLength; charCounter++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	75bb      	strb	r3, [r7, #22]
 80023ee:	e00b      	b.n	8002408 <lcdControllerSendString+0x56>
	{
		lcdSendByte(lcdController, DATA, string[charCounter]);
 80023f0:	7dbb      	ldrb	r3, [r7, #22]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	2101      	movs	r1, #1
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f7ff feaf 	bl	8002160 <lcdSendByte>
	for(charCounter = 0; charCounter < stringLength; charCounter++)
 8002402:	7dbb      	ldrb	r3, [r7, #22]
 8002404:	3301      	adds	r3, #1
 8002406:	75bb      	strb	r3, [r7, #22]
 8002408:	7dba      	ldrb	r2, [r7, #22]
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	429a      	cmp	r2, r3
 800240e:	d3ef      	bcc.n	80023f0 <lcdControllerSendString+0x3e>
	}
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3718      	adds	r7, #24
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <lcdControllerClearDisplay>:
		lcdSendByte(lcdController, DATA, ' ');
	}
}

void lcdControllerClearDisplay(LcdController *lcdController)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
	lcdSendByte(lcdController, COMMAND, CLEAR_DISPLAY);
 8002422:	2201      	movs	r2, #1
 8002424:	2100      	movs	r1, #0
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fe9a 	bl	8002160 <lcdSendByte>
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <__errno>:
 8002434:	4b01      	ldr	r3, [pc, #4]	; (800243c <__errno+0x8>)
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	2000000c 	.word	0x2000000c

08002440 <__libc_init_array>:
 8002440:	b570      	push	{r4, r5, r6, lr}
 8002442:	4d0d      	ldr	r5, [pc, #52]	; (8002478 <__libc_init_array+0x38>)
 8002444:	4c0d      	ldr	r4, [pc, #52]	; (800247c <__libc_init_array+0x3c>)
 8002446:	1b64      	subs	r4, r4, r5
 8002448:	10a4      	asrs	r4, r4, #2
 800244a:	2600      	movs	r6, #0
 800244c:	42a6      	cmp	r6, r4
 800244e:	d109      	bne.n	8002464 <__libc_init_array+0x24>
 8002450:	4d0b      	ldr	r5, [pc, #44]	; (8002480 <__libc_init_array+0x40>)
 8002452:	4c0c      	ldr	r4, [pc, #48]	; (8002484 <__libc_init_array+0x44>)
 8002454:	f000 fc8e 	bl	8002d74 <_init>
 8002458:	1b64      	subs	r4, r4, r5
 800245a:	10a4      	asrs	r4, r4, #2
 800245c:	2600      	movs	r6, #0
 800245e:	42a6      	cmp	r6, r4
 8002460:	d105      	bne.n	800246e <__libc_init_array+0x2e>
 8002462:	bd70      	pop	{r4, r5, r6, pc}
 8002464:	f855 3b04 	ldr.w	r3, [r5], #4
 8002468:	4798      	blx	r3
 800246a:	3601      	adds	r6, #1
 800246c:	e7ee      	b.n	800244c <__libc_init_array+0xc>
 800246e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002472:	4798      	blx	r3
 8002474:	3601      	adds	r6, #1
 8002476:	e7f2      	b.n	800245e <__libc_init_array+0x1e>
 8002478:	08002dec 	.word	0x08002dec
 800247c:	08002dec 	.word	0x08002dec
 8002480:	08002dec 	.word	0x08002dec
 8002484:	08002df0 	.word	0x08002df0

08002488 <memset>:
 8002488:	4402      	add	r2, r0
 800248a:	4603      	mov	r3, r0
 800248c:	4293      	cmp	r3, r2
 800248e:	d100      	bne.n	8002492 <memset+0xa>
 8002490:	4770      	bx	lr
 8002492:	f803 1b01 	strb.w	r1, [r3], #1
 8002496:	e7f9      	b.n	800248c <memset+0x4>

08002498 <siprintf>:
 8002498:	b40e      	push	{r1, r2, r3}
 800249a:	b500      	push	{lr}
 800249c:	b09c      	sub	sp, #112	; 0x70
 800249e:	ab1d      	add	r3, sp, #116	; 0x74
 80024a0:	9002      	str	r0, [sp, #8]
 80024a2:	9006      	str	r0, [sp, #24]
 80024a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80024a8:	4809      	ldr	r0, [pc, #36]	; (80024d0 <siprintf+0x38>)
 80024aa:	9107      	str	r1, [sp, #28]
 80024ac:	9104      	str	r1, [sp, #16]
 80024ae:	4909      	ldr	r1, [pc, #36]	; (80024d4 <siprintf+0x3c>)
 80024b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80024b4:	9105      	str	r1, [sp, #20]
 80024b6:	6800      	ldr	r0, [r0, #0]
 80024b8:	9301      	str	r3, [sp, #4]
 80024ba:	a902      	add	r1, sp, #8
 80024bc:	f000 f868 	bl	8002590 <_svfiprintf_r>
 80024c0:	9b02      	ldr	r3, [sp, #8]
 80024c2:	2200      	movs	r2, #0
 80024c4:	701a      	strb	r2, [r3, #0]
 80024c6:	b01c      	add	sp, #112	; 0x70
 80024c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80024cc:	b003      	add	sp, #12
 80024ce:	4770      	bx	lr
 80024d0:	2000000c 	.word	0x2000000c
 80024d4:	ffff0208 	.word	0xffff0208

080024d8 <__ssputs_r>:
 80024d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024dc:	688e      	ldr	r6, [r1, #8]
 80024de:	429e      	cmp	r6, r3
 80024e0:	4682      	mov	sl, r0
 80024e2:	460c      	mov	r4, r1
 80024e4:	4690      	mov	r8, r2
 80024e6:	461f      	mov	r7, r3
 80024e8:	d838      	bhi.n	800255c <__ssputs_r+0x84>
 80024ea:	898a      	ldrh	r2, [r1, #12]
 80024ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80024f0:	d032      	beq.n	8002558 <__ssputs_r+0x80>
 80024f2:	6825      	ldr	r5, [r4, #0]
 80024f4:	6909      	ldr	r1, [r1, #16]
 80024f6:	eba5 0901 	sub.w	r9, r5, r1
 80024fa:	6965      	ldr	r5, [r4, #20]
 80024fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002500:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002504:	3301      	adds	r3, #1
 8002506:	444b      	add	r3, r9
 8002508:	106d      	asrs	r5, r5, #1
 800250a:	429d      	cmp	r5, r3
 800250c:	bf38      	it	cc
 800250e:	461d      	movcc	r5, r3
 8002510:	0553      	lsls	r3, r2, #21
 8002512:	d531      	bpl.n	8002578 <__ssputs_r+0xa0>
 8002514:	4629      	mov	r1, r5
 8002516:	f000 fb63 	bl	8002be0 <_malloc_r>
 800251a:	4606      	mov	r6, r0
 800251c:	b950      	cbnz	r0, 8002534 <__ssputs_r+0x5c>
 800251e:	230c      	movs	r3, #12
 8002520:	f8ca 3000 	str.w	r3, [sl]
 8002524:	89a3      	ldrh	r3, [r4, #12]
 8002526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800252a:	81a3      	strh	r3, [r4, #12]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002534:	6921      	ldr	r1, [r4, #16]
 8002536:	464a      	mov	r2, r9
 8002538:	f000 fabe 	bl	8002ab8 <memcpy>
 800253c:	89a3      	ldrh	r3, [r4, #12]
 800253e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002546:	81a3      	strh	r3, [r4, #12]
 8002548:	6126      	str	r6, [r4, #16]
 800254a:	6165      	str	r5, [r4, #20]
 800254c:	444e      	add	r6, r9
 800254e:	eba5 0509 	sub.w	r5, r5, r9
 8002552:	6026      	str	r6, [r4, #0]
 8002554:	60a5      	str	r5, [r4, #8]
 8002556:	463e      	mov	r6, r7
 8002558:	42be      	cmp	r6, r7
 800255a:	d900      	bls.n	800255e <__ssputs_r+0x86>
 800255c:	463e      	mov	r6, r7
 800255e:	6820      	ldr	r0, [r4, #0]
 8002560:	4632      	mov	r2, r6
 8002562:	4641      	mov	r1, r8
 8002564:	f000 fab6 	bl	8002ad4 <memmove>
 8002568:	68a3      	ldr	r3, [r4, #8]
 800256a:	1b9b      	subs	r3, r3, r6
 800256c:	60a3      	str	r3, [r4, #8]
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	4433      	add	r3, r6
 8002572:	6023      	str	r3, [r4, #0]
 8002574:	2000      	movs	r0, #0
 8002576:	e7db      	b.n	8002530 <__ssputs_r+0x58>
 8002578:	462a      	mov	r2, r5
 800257a:	f000 fba5 	bl	8002cc8 <_realloc_r>
 800257e:	4606      	mov	r6, r0
 8002580:	2800      	cmp	r0, #0
 8002582:	d1e1      	bne.n	8002548 <__ssputs_r+0x70>
 8002584:	6921      	ldr	r1, [r4, #16]
 8002586:	4650      	mov	r0, sl
 8002588:	f000 fabe 	bl	8002b08 <_free_r>
 800258c:	e7c7      	b.n	800251e <__ssputs_r+0x46>
	...

08002590 <_svfiprintf_r>:
 8002590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002594:	4698      	mov	r8, r3
 8002596:	898b      	ldrh	r3, [r1, #12]
 8002598:	061b      	lsls	r3, r3, #24
 800259a:	b09d      	sub	sp, #116	; 0x74
 800259c:	4607      	mov	r7, r0
 800259e:	460d      	mov	r5, r1
 80025a0:	4614      	mov	r4, r2
 80025a2:	d50e      	bpl.n	80025c2 <_svfiprintf_r+0x32>
 80025a4:	690b      	ldr	r3, [r1, #16]
 80025a6:	b963      	cbnz	r3, 80025c2 <_svfiprintf_r+0x32>
 80025a8:	2140      	movs	r1, #64	; 0x40
 80025aa:	f000 fb19 	bl	8002be0 <_malloc_r>
 80025ae:	6028      	str	r0, [r5, #0]
 80025b0:	6128      	str	r0, [r5, #16]
 80025b2:	b920      	cbnz	r0, 80025be <_svfiprintf_r+0x2e>
 80025b4:	230c      	movs	r3, #12
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	e0d1      	b.n	8002762 <_svfiprintf_r+0x1d2>
 80025be:	2340      	movs	r3, #64	; 0x40
 80025c0:	616b      	str	r3, [r5, #20]
 80025c2:	2300      	movs	r3, #0
 80025c4:	9309      	str	r3, [sp, #36]	; 0x24
 80025c6:	2320      	movs	r3, #32
 80025c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80025cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80025d0:	2330      	movs	r3, #48	; 0x30
 80025d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800277c <_svfiprintf_r+0x1ec>
 80025d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80025da:	f04f 0901 	mov.w	r9, #1
 80025de:	4623      	mov	r3, r4
 80025e0:	469a      	mov	sl, r3
 80025e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80025e6:	b10a      	cbz	r2, 80025ec <_svfiprintf_r+0x5c>
 80025e8:	2a25      	cmp	r2, #37	; 0x25
 80025ea:	d1f9      	bne.n	80025e0 <_svfiprintf_r+0x50>
 80025ec:	ebba 0b04 	subs.w	fp, sl, r4
 80025f0:	d00b      	beq.n	800260a <_svfiprintf_r+0x7a>
 80025f2:	465b      	mov	r3, fp
 80025f4:	4622      	mov	r2, r4
 80025f6:	4629      	mov	r1, r5
 80025f8:	4638      	mov	r0, r7
 80025fa:	f7ff ff6d 	bl	80024d8 <__ssputs_r>
 80025fe:	3001      	adds	r0, #1
 8002600:	f000 80aa 	beq.w	8002758 <_svfiprintf_r+0x1c8>
 8002604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002606:	445a      	add	r2, fp
 8002608:	9209      	str	r2, [sp, #36]	; 0x24
 800260a:	f89a 3000 	ldrb.w	r3, [sl]
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 80a2 	beq.w	8002758 <_svfiprintf_r+0x1c8>
 8002614:	2300      	movs	r3, #0
 8002616:	f04f 32ff 	mov.w	r2, #4294967295
 800261a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800261e:	f10a 0a01 	add.w	sl, sl, #1
 8002622:	9304      	str	r3, [sp, #16]
 8002624:	9307      	str	r3, [sp, #28]
 8002626:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800262a:	931a      	str	r3, [sp, #104]	; 0x68
 800262c:	4654      	mov	r4, sl
 800262e:	2205      	movs	r2, #5
 8002630:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002634:	4851      	ldr	r0, [pc, #324]	; (800277c <_svfiprintf_r+0x1ec>)
 8002636:	f7fd fdf3 	bl	8000220 <memchr>
 800263a:	9a04      	ldr	r2, [sp, #16]
 800263c:	b9d8      	cbnz	r0, 8002676 <_svfiprintf_r+0xe6>
 800263e:	06d0      	lsls	r0, r2, #27
 8002640:	bf44      	itt	mi
 8002642:	2320      	movmi	r3, #32
 8002644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002648:	0711      	lsls	r1, r2, #28
 800264a:	bf44      	itt	mi
 800264c:	232b      	movmi	r3, #43	; 0x2b
 800264e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002652:	f89a 3000 	ldrb.w	r3, [sl]
 8002656:	2b2a      	cmp	r3, #42	; 0x2a
 8002658:	d015      	beq.n	8002686 <_svfiprintf_r+0xf6>
 800265a:	9a07      	ldr	r2, [sp, #28]
 800265c:	4654      	mov	r4, sl
 800265e:	2000      	movs	r0, #0
 8002660:	f04f 0c0a 	mov.w	ip, #10
 8002664:	4621      	mov	r1, r4
 8002666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800266a:	3b30      	subs	r3, #48	; 0x30
 800266c:	2b09      	cmp	r3, #9
 800266e:	d94e      	bls.n	800270e <_svfiprintf_r+0x17e>
 8002670:	b1b0      	cbz	r0, 80026a0 <_svfiprintf_r+0x110>
 8002672:	9207      	str	r2, [sp, #28]
 8002674:	e014      	b.n	80026a0 <_svfiprintf_r+0x110>
 8002676:	eba0 0308 	sub.w	r3, r0, r8
 800267a:	fa09 f303 	lsl.w	r3, r9, r3
 800267e:	4313      	orrs	r3, r2
 8002680:	9304      	str	r3, [sp, #16]
 8002682:	46a2      	mov	sl, r4
 8002684:	e7d2      	b.n	800262c <_svfiprintf_r+0x9c>
 8002686:	9b03      	ldr	r3, [sp, #12]
 8002688:	1d19      	adds	r1, r3, #4
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	9103      	str	r1, [sp, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	bfbb      	ittet	lt
 8002692:	425b      	neglt	r3, r3
 8002694:	f042 0202 	orrlt.w	r2, r2, #2
 8002698:	9307      	strge	r3, [sp, #28]
 800269a:	9307      	strlt	r3, [sp, #28]
 800269c:	bfb8      	it	lt
 800269e:	9204      	strlt	r2, [sp, #16]
 80026a0:	7823      	ldrb	r3, [r4, #0]
 80026a2:	2b2e      	cmp	r3, #46	; 0x2e
 80026a4:	d10c      	bne.n	80026c0 <_svfiprintf_r+0x130>
 80026a6:	7863      	ldrb	r3, [r4, #1]
 80026a8:	2b2a      	cmp	r3, #42	; 0x2a
 80026aa:	d135      	bne.n	8002718 <_svfiprintf_r+0x188>
 80026ac:	9b03      	ldr	r3, [sp, #12]
 80026ae:	1d1a      	adds	r2, r3, #4
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	9203      	str	r2, [sp, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	bfb8      	it	lt
 80026b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80026bc:	3402      	adds	r4, #2
 80026be:	9305      	str	r3, [sp, #20]
 80026c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800278c <_svfiprintf_r+0x1fc>
 80026c4:	7821      	ldrb	r1, [r4, #0]
 80026c6:	2203      	movs	r2, #3
 80026c8:	4650      	mov	r0, sl
 80026ca:	f7fd fda9 	bl	8000220 <memchr>
 80026ce:	b140      	cbz	r0, 80026e2 <_svfiprintf_r+0x152>
 80026d0:	2340      	movs	r3, #64	; 0x40
 80026d2:	eba0 000a 	sub.w	r0, r0, sl
 80026d6:	fa03 f000 	lsl.w	r0, r3, r0
 80026da:	9b04      	ldr	r3, [sp, #16]
 80026dc:	4303      	orrs	r3, r0
 80026de:	3401      	adds	r4, #1
 80026e0:	9304      	str	r3, [sp, #16]
 80026e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026e6:	4826      	ldr	r0, [pc, #152]	; (8002780 <_svfiprintf_r+0x1f0>)
 80026e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80026ec:	2206      	movs	r2, #6
 80026ee:	f7fd fd97 	bl	8000220 <memchr>
 80026f2:	2800      	cmp	r0, #0
 80026f4:	d038      	beq.n	8002768 <_svfiprintf_r+0x1d8>
 80026f6:	4b23      	ldr	r3, [pc, #140]	; (8002784 <_svfiprintf_r+0x1f4>)
 80026f8:	bb1b      	cbnz	r3, 8002742 <_svfiprintf_r+0x1b2>
 80026fa:	9b03      	ldr	r3, [sp, #12]
 80026fc:	3307      	adds	r3, #7
 80026fe:	f023 0307 	bic.w	r3, r3, #7
 8002702:	3308      	adds	r3, #8
 8002704:	9303      	str	r3, [sp, #12]
 8002706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002708:	4433      	add	r3, r6
 800270a:	9309      	str	r3, [sp, #36]	; 0x24
 800270c:	e767      	b.n	80025de <_svfiprintf_r+0x4e>
 800270e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002712:	460c      	mov	r4, r1
 8002714:	2001      	movs	r0, #1
 8002716:	e7a5      	b.n	8002664 <_svfiprintf_r+0xd4>
 8002718:	2300      	movs	r3, #0
 800271a:	3401      	adds	r4, #1
 800271c:	9305      	str	r3, [sp, #20]
 800271e:	4619      	mov	r1, r3
 8002720:	f04f 0c0a 	mov.w	ip, #10
 8002724:	4620      	mov	r0, r4
 8002726:	f810 2b01 	ldrb.w	r2, [r0], #1
 800272a:	3a30      	subs	r2, #48	; 0x30
 800272c:	2a09      	cmp	r2, #9
 800272e:	d903      	bls.n	8002738 <_svfiprintf_r+0x1a8>
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0c5      	beq.n	80026c0 <_svfiprintf_r+0x130>
 8002734:	9105      	str	r1, [sp, #20]
 8002736:	e7c3      	b.n	80026c0 <_svfiprintf_r+0x130>
 8002738:	fb0c 2101 	mla	r1, ip, r1, r2
 800273c:	4604      	mov	r4, r0
 800273e:	2301      	movs	r3, #1
 8002740:	e7f0      	b.n	8002724 <_svfiprintf_r+0x194>
 8002742:	ab03      	add	r3, sp, #12
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	462a      	mov	r2, r5
 8002748:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <_svfiprintf_r+0x1f8>)
 800274a:	a904      	add	r1, sp, #16
 800274c:	4638      	mov	r0, r7
 800274e:	f3af 8000 	nop.w
 8002752:	1c42      	adds	r2, r0, #1
 8002754:	4606      	mov	r6, r0
 8002756:	d1d6      	bne.n	8002706 <_svfiprintf_r+0x176>
 8002758:	89ab      	ldrh	r3, [r5, #12]
 800275a:	065b      	lsls	r3, r3, #25
 800275c:	f53f af2c 	bmi.w	80025b8 <_svfiprintf_r+0x28>
 8002760:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002762:	b01d      	add	sp, #116	; 0x74
 8002764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002768:	ab03      	add	r3, sp, #12
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	462a      	mov	r2, r5
 800276e:	4b06      	ldr	r3, [pc, #24]	; (8002788 <_svfiprintf_r+0x1f8>)
 8002770:	a904      	add	r1, sp, #16
 8002772:	4638      	mov	r0, r7
 8002774:	f000 f87a 	bl	800286c <_printf_i>
 8002778:	e7eb      	b.n	8002752 <_svfiprintf_r+0x1c2>
 800277a:	bf00      	nop
 800277c:	08002db0 	.word	0x08002db0
 8002780:	08002dba 	.word	0x08002dba
 8002784:	00000000 	.word	0x00000000
 8002788:	080024d9 	.word	0x080024d9
 800278c:	08002db6 	.word	0x08002db6

08002790 <_printf_common>:
 8002790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002794:	4616      	mov	r6, r2
 8002796:	4699      	mov	r9, r3
 8002798:	688a      	ldr	r2, [r1, #8]
 800279a:	690b      	ldr	r3, [r1, #16]
 800279c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80027a0:	4293      	cmp	r3, r2
 80027a2:	bfb8      	it	lt
 80027a4:	4613      	movlt	r3, r2
 80027a6:	6033      	str	r3, [r6, #0]
 80027a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80027ac:	4607      	mov	r7, r0
 80027ae:	460c      	mov	r4, r1
 80027b0:	b10a      	cbz	r2, 80027b6 <_printf_common+0x26>
 80027b2:	3301      	adds	r3, #1
 80027b4:	6033      	str	r3, [r6, #0]
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	0699      	lsls	r1, r3, #26
 80027ba:	bf42      	ittt	mi
 80027bc:	6833      	ldrmi	r3, [r6, #0]
 80027be:	3302      	addmi	r3, #2
 80027c0:	6033      	strmi	r3, [r6, #0]
 80027c2:	6825      	ldr	r5, [r4, #0]
 80027c4:	f015 0506 	ands.w	r5, r5, #6
 80027c8:	d106      	bne.n	80027d8 <_printf_common+0x48>
 80027ca:	f104 0a19 	add.w	sl, r4, #25
 80027ce:	68e3      	ldr	r3, [r4, #12]
 80027d0:	6832      	ldr	r2, [r6, #0]
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	42ab      	cmp	r3, r5
 80027d6:	dc26      	bgt.n	8002826 <_printf_common+0x96>
 80027d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80027dc:	1e13      	subs	r3, r2, #0
 80027de:	6822      	ldr	r2, [r4, #0]
 80027e0:	bf18      	it	ne
 80027e2:	2301      	movne	r3, #1
 80027e4:	0692      	lsls	r2, r2, #26
 80027e6:	d42b      	bmi.n	8002840 <_printf_common+0xb0>
 80027e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80027ec:	4649      	mov	r1, r9
 80027ee:	4638      	mov	r0, r7
 80027f0:	47c0      	blx	r8
 80027f2:	3001      	adds	r0, #1
 80027f4:	d01e      	beq.n	8002834 <_printf_common+0xa4>
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	68e5      	ldr	r5, [r4, #12]
 80027fa:	6832      	ldr	r2, [r6, #0]
 80027fc:	f003 0306 	and.w	r3, r3, #6
 8002800:	2b04      	cmp	r3, #4
 8002802:	bf08      	it	eq
 8002804:	1aad      	subeq	r5, r5, r2
 8002806:	68a3      	ldr	r3, [r4, #8]
 8002808:	6922      	ldr	r2, [r4, #16]
 800280a:	bf0c      	ite	eq
 800280c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002810:	2500      	movne	r5, #0
 8002812:	4293      	cmp	r3, r2
 8002814:	bfc4      	itt	gt
 8002816:	1a9b      	subgt	r3, r3, r2
 8002818:	18ed      	addgt	r5, r5, r3
 800281a:	2600      	movs	r6, #0
 800281c:	341a      	adds	r4, #26
 800281e:	42b5      	cmp	r5, r6
 8002820:	d11a      	bne.n	8002858 <_printf_common+0xc8>
 8002822:	2000      	movs	r0, #0
 8002824:	e008      	b.n	8002838 <_printf_common+0xa8>
 8002826:	2301      	movs	r3, #1
 8002828:	4652      	mov	r2, sl
 800282a:	4649      	mov	r1, r9
 800282c:	4638      	mov	r0, r7
 800282e:	47c0      	blx	r8
 8002830:	3001      	adds	r0, #1
 8002832:	d103      	bne.n	800283c <_printf_common+0xac>
 8002834:	f04f 30ff 	mov.w	r0, #4294967295
 8002838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800283c:	3501      	adds	r5, #1
 800283e:	e7c6      	b.n	80027ce <_printf_common+0x3e>
 8002840:	18e1      	adds	r1, r4, r3
 8002842:	1c5a      	adds	r2, r3, #1
 8002844:	2030      	movs	r0, #48	; 0x30
 8002846:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800284a:	4422      	add	r2, r4
 800284c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002850:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002854:	3302      	adds	r3, #2
 8002856:	e7c7      	b.n	80027e8 <_printf_common+0x58>
 8002858:	2301      	movs	r3, #1
 800285a:	4622      	mov	r2, r4
 800285c:	4649      	mov	r1, r9
 800285e:	4638      	mov	r0, r7
 8002860:	47c0      	blx	r8
 8002862:	3001      	adds	r0, #1
 8002864:	d0e6      	beq.n	8002834 <_printf_common+0xa4>
 8002866:	3601      	adds	r6, #1
 8002868:	e7d9      	b.n	800281e <_printf_common+0x8e>
	...

0800286c <_printf_i>:
 800286c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002870:	7e0f      	ldrb	r7, [r1, #24]
 8002872:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002874:	2f78      	cmp	r7, #120	; 0x78
 8002876:	4691      	mov	r9, r2
 8002878:	4680      	mov	r8, r0
 800287a:	460c      	mov	r4, r1
 800287c:	469a      	mov	sl, r3
 800287e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002882:	d807      	bhi.n	8002894 <_printf_i+0x28>
 8002884:	2f62      	cmp	r7, #98	; 0x62
 8002886:	d80a      	bhi.n	800289e <_printf_i+0x32>
 8002888:	2f00      	cmp	r7, #0
 800288a:	f000 80d8 	beq.w	8002a3e <_printf_i+0x1d2>
 800288e:	2f58      	cmp	r7, #88	; 0x58
 8002890:	f000 80a3 	beq.w	80029da <_printf_i+0x16e>
 8002894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002898:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800289c:	e03a      	b.n	8002914 <_printf_i+0xa8>
 800289e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80028a2:	2b15      	cmp	r3, #21
 80028a4:	d8f6      	bhi.n	8002894 <_printf_i+0x28>
 80028a6:	a101      	add	r1, pc, #4	; (adr r1, 80028ac <_printf_i+0x40>)
 80028a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028ac:	08002905 	.word	0x08002905
 80028b0:	08002919 	.word	0x08002919
 80028b4:	08002895 	.word	0x08002895
 80028b8:	08002895 	.word	0x08002895
 80028bc:	08002895 	.word	0x08002895
 80028c0:	08002895 	.word	0x08002895
 80028c4:	08002919 	.word	0x08002919
 80028c8:	08002895 	.word	0x08002895
 80028cc:	08002895 	.word	0x08002895
 80028d0:	08002895 	.word	0x08002895
 80028d4:	08002895 	.word	0x08002895
 80028d8:	08002a25 	.word	0x08002a25
 80028dc:	08002949 	.word	0x08002949
 80028e0:	08002a07 	.word	0x08002a07
 80028e4:	08002895 	.word	0x08002895
 80028e8:	08002895 	.word	0x08002895
 80028ec:	08002a47 	.word	0x08002a47
 80028f0:	08002895 	.word	0x08002895
 80028f4:	08002949 	.word	0x08002949
 80028f8:	08002895 	.word	0x08002895
 80028fc:	08002895 	.word	0x08002895
 8002900:	08002a0f 	.word	0x08002a0f
 8002904:	682b      	ldr	r3, [r5, #0]
 8002906:	1d1a      	adds	r2, r3, #4
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	602a      	str	r2, [r5, #0]
 800290c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002910:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002914:	2301      	movs	r3, #1
 8002916:	e0a3      	b.n	8002a60 <_printf_i+0x1f4>
 8002918:	6820      	ldr	r0, [r4, #0]
 800291a:	6829      	ldr	r1, [r5, #0]
 800291c:	0606      	lsls	r6, r0, #24
 800291e:	f101 0304 	add.w	r3, r1, #4
 8002922:	d50a      	bpl.n	800293a <_printf_i+0xce>
 8002924:	680e      	ldr	r6, [r1, #0]
 8002926:	602b      	str	r3, [r5, #0]
 8002928:	2e00      	cmp	r6, #0
 800292a:	da03      	bge.n	8002934 <_printf_i+0xc8>
 800292c:	232d      	movs	r3, #45	; 0x2d
 800292e:	4276      	negs	r6, r6
 8002930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002934:	485e      	ldr	r0, [pc, #376]	; (8002ab0 <_printf_i+0x244>)
 8002936:	230a      	movs	r3, #10
 8002938:	e019      	b.n	800296e <_printf_i+0x102>
 800293a:	680e      	ldr	r6, [r1, #0]
 800293c:	602b      	str	r3, [r5, #0]
 800293e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002942:	bf18      	it	ne
 8002944:	b236      	sxthne	r6, r6
 8002946:	e7ef      	b.n	8002928 <_printf_i+0xbc>
 8002948:	682b      	ldr	r3, [r5, #0]
 800294a:	6820      	ldr	r0, [r4, #0]
 800294c:	1d19      	adds	r1, r3, #4
 800294e:	6029      	str	r1, [r5, #0]
 8002950:	0601      	lsls	r1, r0, #24
 8002952:	d501      	bpl.n	8002958 <_printf_i+0xec>
 8002954:	681e      	ldr	r6, [r3, #0]
 8002956:	e002      	b.n	800295e <_printf_i+0xf2>
 8002958:	0646      	lsls	r6, r0, #25
 800295a:	d5fb      	bpl.n	8002954 <_printf_i+0xe8>
 800295c:	881e      	ldrh	r6, [r3, #0]
 800295e:	4854      	ldr	r0, [pc, #336]	; (8002ab0 <_printf_i+0x244>)
 8002960:	2f6f      	cmp	r7, #111	; 0x6f
 8002962:	bf0c      	ite	eq
 8002964:	2308      	moveq	r3, #8
 8002966:	230a      	movne	r3, #10
 8002968:	2100      	movs	r1, #0
 800296a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800296e:	6865      	ldr	r5, [r4, #4]
 8002970:	60a5      	str	r5, [r4, #8]
 8002972:	2d00      	cmp	r5, #0
 8002974:	bfa2      	ittt	ge
 8002976:	6821      	ldrge	r1, [r4, #0]
 8002978:	f021 0104 	bicge.w	r1, r1, #4
 800297c:	6021      	strge	r1, [r4, #0]
 800297e:	b90e      	cbnz	r6, 8002984 <_printf_i+0x118>
 8002980:	2d00      	cmp	r5, #0
 8002982:	d04d      	beq.n	8002a20 <_printf_i+0x1b4>
 8002984:	4615      	mov	r5, r2
 8002986:	fbb6 f1f3 	udiv	r1, r6, r3
 800298a:	fb03 6711 	mls	r7, r3, r1, r6
 800298e:	5dc7      	ldrb	r7, [r0, r7]
 8002990:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002994:	4637      	mov	r7, r6
 8002996:	42bb      	cmp	r3, r7
 8002998:	460e      	mov	r6, r1
 800299a:	d9f4      	bls.n	8002986 <_printf_i+0x11a>
 800299c:	2b08      	cmp	r3, #8
 800299e:	d10b      	bne.n	80029b8 <_printf_i+0x14c>
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	07de      	lsls	r6, r3, #31
 80029a4:	d508      	bpl.n	80029b8 <_printf_i+0x14c>
 80029a6:	6923      	ldr	r3, [r4, #16]
 80029a8:	6861      	ldr	r1, [r4, #4]
 80029aa:	4299      	cmp	r1, r3
 80029ac:	bfde      	ittt	le
 80029ae:	2330      	movle	r3, #48	; 0x30
 80029b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80029b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80029b8:	1b52      	subs	r2, r2, r5
 80029ba:	6122      	str	r2, [r4, #16]
 80029bc:	f8cd a000 	str.w	sl, [sp]
 80029c0:	464b      	mov	r3, r9
 80029c2:	aa03      	add	r2, sp, #12
 80029c4:	4621      	mov	r1, r4
 80029c6:	4640      	mov	r0, r8
 80029c8:	f7ff fee2 	bl	8002790 <_printf_common>
 80029cc:	3001      	adds	r0, #1
 80029ce:	d14c      	bne.n	8002a6a <_printf_i+0x1fe>
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	b004      	add	sp, #16
 80029d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029da:	4835      	ldr	r0, [pc, #212]	; (8002ab0 <_printf_i+0x244>)
 80029dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80029e0:	6829      	ldr	r1, [r5, #0]
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80029e8:	6029      	str	r1, [r5, #0]
 80029ea:	061d      	lsls	r5, r3, #24
 80029ec:	d514      	bpl.n	8002a18 <_printf_i+0x1ac>
 80029ee:	07df      	lsls	r7, r3, #31
 80029f0:	bf44      	itt	mi
 80029f2:	f043 0320 	orrmi.w	r3, r3, #32
 80029f6:	6023      	strmi	r3, [r4, #0]
 80029f8:	b91e      	cbnz	r6, 8002a02 <_printf_i+0x196>
 80029fa:	6823      	ldr	r3, [r4, #0]
 80029fc:	f023 0320 	bic.w	r3, r3, #32
 8002a00:	6023      	str	r3, [r4, #0]
 8002a02:	2310      	movs	r3, #16
 8002a04:	e7b0      	b.n	8002968 <_printf_i+0xfc>
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	f043 0320 	orr.w	r3, r3, #32
 8002a0c:	6023      	str	r3, [r4, #0]
 8002a0e:	2378      	movs	r3, #120	; 0x78
 8002a10:	4828      	ldr	r0, [pc, #160]	; (8002ab4 <_printf_i+0x248>)
 8002a12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a16:	e7e3      	b.n	80029e0 <_printf_i+0x174>
 8002a18:	0659      	lsls	r1, r3, #25
 8002a1a:	bf48      	it	mi
 8002a1c:	b2b6      	uxthmi	r6, r6
 8002a1e:	e7e6      	b.n	80029ee <_printf_i+0x182>
 8002a20:	4615      	mov	r5, r2
 8002a22:	e7bb      	b.n	800299c <_printf_i+0x130>
 8002a24:	682b      	ldr	r3, [r5, #0]
 8002a26:	6826      	ldr	r6, [r4, #0]
 8002a28:	6961      	ldr	r1, [r4, #20]
 8002a2a:	1d18      	adds	r0, r3, #4
 8002a2c:	6028      	str	r0, [r5, #0]
 8002a2e:	0635      	lsls	r5, r6, #24
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	d501      	bpl.n	8002a38 <_printf_i+0x1cc>
 8002a34:	6019      	str	r1, [r3, #0]
 8002a36:	e002      	b.n	8002a3e <_printf_i+0x1d2>
 8002a38:	0670      	lsls	r0, r6, #25
 8002a3a:	d5fb      	bpl.n	8002a34 <_printf_i+0x1c8>
 8002a3c:	8019      	strh	r1, [r3, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	6123      	str	r3, [r4, #16]
 8002a42:	4615      	mov	r5, r2
 8002a44:	e7ba      	b.n	80029bc <_printf_i+0x150>
 8002a46:	682b      	ldr	r3, [r5, #0]
 8002a48:	1d1a      	adds	r2, r3, #4
 8002a4a:	602a      	str	r2, [r5, #0]
 8002a4c:	681d      	ldr	r5, [r3, #0]
 8002a4e:	6862      	ldr	r2, [r4, #4]
 8002a50:	2100      	movs	r1, #0
 8002a52:	4628      	mov	r0, r5
 8002a54:	f7fd fbe4 	bl	8000220 <memchr>
 8002a58:	b108      	cbz	r0, 8002a5e <_printf_i+0x1f2>
 8002a5a:	1b40      	subs	r0, r0, r5
 8002a5c:	6060      	str	r0, [r4, #4]
 8002a5e:	6863      	ldr	r3, [r4, #4]
 8002a60:	6123      	str	r3, [r4, #16]
 8002a62:	2300      	movs	r3, #0
 8002a64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a68:	e7a8      	b.n	80029bc <_printf_i+0x150>
 8002a6a:	6923      	ldr	r3, [r4, #16]
 8002a6c:	462a      	mov	r2, r5
 8002a6e:	4649      	mov	r1, r9
 8002a70:	4640      	mov	r0, r8
 8002a72:	47d0      	blx	sl
 8002a74:	3001      	adds	r0, #1
 8002a76:	d0ab      	beq.n	80029d0 <_printf_i+0x164>
 8002a78:	6823      	ldr	r3, [r4, #0]
 8002a7a:	079b      	lsls	r3, r3, #30
 8002a7c:	d413      	bmi.n	8002aa6 <_printf_i+0x23a>
 8002a7e:	68e0      	ldr	r0, [r4, #12]
 8002a80:	9b03      	ldr	r3, [sp, #12]
 8002a82:	4298      	cmp	r0, r3
 8002a84:	bfb8      	it	lt
 8002a86:	4618      	movlt	r0, r3
 8002a88:	e7a4      	b.n	80029d4 <_printf_i+0x168>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	4632      	mov	r2, r6
 8002a8e:	4649      	mov	r1, r9
 8002a90:	4640      	mov	r0, r8
 8002a92:	47d0      	blx	sl
 8002a94:	3001      	adds	r0, #1
 8002a96:	d09b      	beq.n	80029d0 <_printf_i+0x164>
 8002a98:	3501      	adds	r5, #1
 8002a9a:	68e3      	ldr	r3, [r4, #12]
 8002a9c:	9903      	ldr	r1, [sp, #12]
 8002a9e:	1a5b      	subs	r3, r3, r1
 8002aa0:	42ab      	cmp	r3, r5
 8002aa2:	dcf2      	bgt.n	8002a8a <_printf_i+0x21e>
 8002aa4:	e7eb      	b.n	8002a7e <_printf_i+0x212>
 8002aa6:	2500      	movs	r5, #0
 8002aa8:	f104 0619 	add.w	r6, r4, #25
 8002aac:	e7f5      	b.n	8002a9a <_printf_i+0x22e>
 8002aae:	bf00      	nop
 8002ab0:	08002dc1 	.word	0x08002dc1
 8002ab4:	08002dd2 	.word	0x08002dd2

08002ab8 <memcpy>:
 8002ab8:	440a      	add	r2, r1
 8002aba:	4291      	cmp	r1, r2
 8002abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ac0:	d100      	bne.n	8002ac4 <memcpy+0xc>
 8002ac2:	4770      	bx	lr
 8002ac4:	b510      	push	{r4, lr}
 8002ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002aca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ace:	4291      	cmp	r1, r2
 8002ad0:	d1f9      	bne.n	8002ac6 <memcpy+0xe>
 8002ad2:	bd10      	pop	{r4, pc}

08002ad4 <memmove>:
 8002ad4:	4288      	cmp	r0, r1
 8002ad6:	b510      	push	{r4, lr}
 8002ad8:	eb01 0402 	add.w	r4, r1, r2
 8002adc:	d902      	bls.n	8002ae4 <memmove+0x10>
 8002ade:	4284      	cmp	r4, r0
 8002ae0:	4623      	mov	r3, r4
 8002ae2:	d807      	bhi.n	8002af4 <memmove+0x20>
 8002ae4:	1e43      	subs	r3, r0, #1
 8002ae6:	42a1      	cmp	r1, r4
 8002ae8:	d008      	beq.n	8002afc <memmove+0x28>
 8002aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002af2:	e7f8      	b.n	8002ae6 <memmove+0x12>
 8002af4:	4402      	add	r2, r0
 8002af6:	4601      	mov	r1, r0
 8002af8:	428a      	cmp	r2, r1
 8002afa:	d100      	bne.n	8002afe <memmove+0x2a>
 8002afc:	bd10      	pop	{r4, pc}
 8002afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b06:	e7f7      	b.n	8002af8 <memmove+0x24>

08002b08 <_free_r>:
 8002b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b0a:	2900      	cmp	r1, #0
 8002b0c:	d044      	beq.n	8002b98 <_free_r+0x90>
 8002b0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b12:	9001      	str	r0, [sp, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f1a1 0404 	sub.w	r4, r1, #4
 8002b1a:	bfb8      	it	lt
 8002b1c:	18e4      	addlt	r4, r4, r3
 8002b1e:	f000 f913 	bl	8002d48 <__malloc_lock>
 8002b22:	4a1e      	ldr	r2, [pc, #120]	; (8002b9c <_free_r+0x94>)
 8002b24:	9801      	ldr	r0, [sp, #4]
 8002b26:	6813      	ldr	r3, [r2, #0]
 8002b28:	b933      	cbnz	r3, 8002b38 <_free_r+0x30>
 8002b2a:	6063      	str	r3, [r4, #4]
 8002b2c:	6014      	str	r4, [r2, #0]
 8002b2e:	b003      	add	sp, #12
 8002b30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b34:	f000 b90e 	b.w	8002d54 <__malloc_unlock>
 8002b38:	42a3      	cmp	r3, r4
 8002b3a:	d908      	bls.n	8002b4e <_free_r+0x46>
 8002b3c:	6825      	ldr	r5, [r4, #0]
 8002b3e:	1961      	adds	r1, r4, r5
 8002b40:	428b      	cmp	r3, r1
 8002b42:	bf01      	itttt	eq
 8002b44:	6819      	ldreq	r1, [r3, #0]
 8002b46:	685b      	ldreq	r3, [r3, #4]
 8002b48:	1949      	addeq	r1, r1, r5
 8002b4a:	6021      	streq	r1, [r4, #0]
 8002b4c:	e7ed      	b.n	8002b2a <_free_r+0x22>
 8002b4e:	461a      	mov	r2, r3
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	b10b      	cbz	r3, 8002b58 <_free_r+0x50>
 8002b54:	42a3      	cmp	r3, r4
 8002b56:	d9fa      	bls.n	8002b4e <_free_r+0x46>
 8002b58:	6811      	ldr	r1, [r2, #0]
 8002b5a:	1855      	adds	r5, r2, r1
 8002b5c:	42a5      	cmp	r5, r4
 8002b5e:	d10b      	bne.n	8002b78 <_free_r+0x70>
 8002b60:	6824      	ldr	r4, [r4, #0]
 8002b62:	4421      	add	r1, r4
 8002b64:	1854      	adds	r4, r2, r1
 8002b66:	42a3      	cmp	r3, r4
 8002b68:	6011      	str	r1, [r2, #0]
 8002b6a:	d1e0      	bne.n	8002b2e <_free_r+0x26>
 8002b6c:	681c      	ldr	r4, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	6053      	str	r3, [r2, #4]
 8002b72:	4421      	add	r1, r4
 8002b74:	6011      	str	r1, [r2, #0]
 8002b76:	e7da      	b.n	8002b2e <_free_r+0x26>
 8002b78:	d902      	bls.n	8002b80 <_free_r+0x78>
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	6003      	str	r3, [r0, #0]
 8002b7e:	e7d6      	b.n	8002b2e <_free_r+0x26>
 8002b80:	6825      	ldr	r5, [r4, #0]
 8002b82:	1961      	adds	r1, r4, r5
 8002b84:	428b      	cmp	r3, r1
 8002b86:	bf04      	itt	eq
 8002b88:	6819      	ldreq	r1, [r3, #0]
 8002b8a:	685b      	ldreq	r3, [r3, #4]
 8002b8c:	6063      	str	r3, [r4, #4]
 8002b8e:	bf04      	itt	eq
 8002b90:	1949      	addeq	r1, r1, r5
 8002b92:	6021      	streq	r1, [r4, #0]
 8002b94:	6054      	str	r4, [r2, #4]
 8002b96:	e7ca      	b.n	8002b2e <_free_r+0x26>
 8002b98:	b003      	add	sp, #12
 8002b9a:	bd30      	pop	{r4, r5, pc}
 8002b9c:	20000130 	.word	0x20000130

08002ba0 <sbrk_aligned>:
 8002ba0:	b570      	push	{r4, r5, r6, lr}
 8002ba2:	4e0e      	ldr	r6, [pc, #56]	; (8002bdc <sbrk_aligned+0x3c>)
 8002ba4:	460c      	mov	r4, r1
 8002ba6:	6831      	ldr	r1, [r6, #0]
 8002ba8:	4605      	mov	r5, r0
 8002baa:	b911      	cbnz	r1, 8002bb2 <sbrk_aligned+0x12>
 8002bac:	f000 f8bc 	bl	8002d28 <_sbrk_r>
 8002bb0:	6030      	str	r0, [r6, #0]
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	4628      	mov	r0, r5
 8002bb6:	f000 f8b7 	bl	8002d28 <_sbrk_r>
 8002bba:	1c43      	adds	r3, r0, #1
 8002bbc:	d00a      	beq.n	8002bd4 <sbrk_aligned+0x34>
 8002bbe:	1cc4      	adds	r4, r0, #3
 8002bc0:	f024 0403 	bic.w	r4, r4, #3
 8002bc4:	42a0      	cmp	r0, r4
 8002bc6:	d007      	beq.n	8002bd8 <sbrk_aligned+0x38>
 8002bc8:	1a21      	subs	r1, r4, r0
 8002bca:	4628      	mov	r0, r5
 8002bcc:	f000 f8ac 	bl	8002d28 <_sbrk_r>
 8002bd0:	3001      	adds	r0, #1
 8002bd2:	d101      	bne.n	8002bd8 <sbrk_aligned+0x38>
 8002bd4:	f04f 34ff 	mov.w	r4, #4294967295
 8002bd8:	4620      	mov	r0, r4
 8002bda:	bd70      	pop	{r4, r5, r6, pc}
 8002bdc:	20000134 	.word	0x20000134

08002be0 <_malloc_r>:
 8002be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002be4:	1ccd      	adds	r5, r1, #3
 8002be6:	f025 0503 	bic.w	r5, r5, #3
 8002bea:	3508      	adds	r5, #8
 8002bec:	2d0c      	cmp	r5, #12
 8002bee:	bf38      	it	cc
 8002bf0:	250c      	movcc	r5, #12
 8002bf2:	2d00      	cmp	r5, #0
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	db01      	blt.n	8002bfc <_malloc_r+0x1c>
 8002bf8:	42a9      	cmp	r1, r5
 8002bfa:	d905      	bls.n	8002c08 <_malloc_r+0x28>
 8002bfc:	230c      	movs	r3, #12
 8002bfe:	603b      	str	r3, [r7, #0]
 8002c00:	2600      	movs	r6, #0
 8002c02:	4630      	mov	r0, r6
 8002c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c08:	4e2e      	ldr	r6, [pc, #184]	; (8002cc4 <_malloc_r+0xe4>)
 8002c0a:	f000 f89d 	bl	8002d48 <__malloc_lock>
 8002c0e:	6833      	ldr	r3, [r6, #0]
 8002c10:	461c      	mov	r4, r3
 8002c12:	bb34      	cbnz	r4, 8002c62 <_malloc_r+0x82>
 8002c14:	4629      	mov	r1, r5
 8002c16:	4638      	mov	r0, r7
 8002c18:	f7ff ffc2 	bl	8002ba0 <sbrk_aligned>
 8002c1c:	1c43      	adds	r3, r0, #1
 8002c1e:	4604      	mov	r4, r0
 8002c20:	d14d      	bne.n	8002cbe <_malloc_r+0xde>
 8002c22:	6834      	ldr	r4, [r6, #0]
 8002c24:	4626      	mov	r6, r4
 8002c26:	2e00      	cmp	r6, #0
 8002c28:	d140      	bne.n	8002cac <_malloc_r+0xcc>
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	4631      	mov	r1, r6
 8002c2e:	4638      	mov	r0, r7
 8002c30:	eb04 0803 	add.w	r8, r4, r3
 8002c34:	f000 f878 	bl	8002d28 <_sbrk_r>
 8002c38:	4580      	cmp	r8, r0
 8002c3a:	d13a      	bne.n	8002cb2 <_malloc_r+0xd2>
 8002c3c:	6821      	ldr	r1, [r4, #0]
 8002c3e:	3503      	adds	r5, #3
 8002c40:	1a6d      	subs	r5, r5, r1
 8002c42:	f025 0503 	bic.w	r5, r5, #3
 8002c46:	3508      	adds	r5, #8
 8002c48:	2d0c      	cmp	r5, #12
 8002c4a:	bf38      	it	cc
 8002c4c:	250c      	movcc	r5, #12
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4638      	mov	r0, r7
 8002c52:	f7ff ffa5 	bl	8002ba0 <sbrk_aligned>
 8002c56:	3001      	adds	r0, #1
 8002c58:	d02b      	beq.n	8002cb2 <_malloc_r+0xd2>
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	442b      	add	r3, r5
 8002c5e:	6023      	str	r3, [r4, #0]
 8002c60:	e00e      	b.n	8002c80 <_malloc_r+0xa0>
 8002c62:	6822      	ldr	r2, [r4, #0]
 8002c64:	1b52      	subs	r2, r2, r5
 8002c66:	d41e      	bmi.n	8002ca6 <_malloc_r+0xc6>
 8002c68:	2a0b      	cmp	r2, #11
 8002c6a:	d916      	bls.n	8002c9a <_malloc_r+0xba>
 8002c6c:	1961      	adds	r1, r4, r5
 8002c6e:	42a3      	cmp	r3, r4
 8002c70:	6025      	str	r5, [r4, #0]
 8002c72:	bf18      	it	ne
 8002c74:	6059      	strne	r1, [r3, #4]
 8002c76:	6863      	ldr	r3, [r4, #4]
 8002c78:	bf08      	it	eq
 8002c7a:	6031      	streq	r1, [r6, #0]
 8002c7c:	5162      	str	r2, [r4, r5]
 8002c7e:	604b      	str	r3, [r1, #4]
 8002c80:	4638      	mov	r0, r7
 8002c82:	f104 060b 	add.w	r6, r4, #11
 8002c86:	f000 f865 	bl	8002d54 <__malloc_unlock>
 8002c8a:	f026 0607 	bic.w	r6, r6, #7
 8002c8e:	1d23      	adds	r3, r4, #4
 8002c90:	1af2      	subs	r2, r6, r3
 8002c92:	d0b6      	beq.n	8002c02 <_malloc_r+0x22>
 8002c94:	1b9b      	subs	r3, r3, r6
 8002c96:	50a3      	str	r3, [r4, r2]
 8002c98:	e7b3      	b.n	8002c02 <_malloc_r+0x22>
 8002c9a:	6862      	ldr	r2, [r4, #4]
 8002c9c:	42a3      	cmp	r3, r4
 8002c9e:	bf0c      	ite	eq
 8002ca0:	6032      	streq	r2, [r6, #0]
 8002ca2:	605a      	strne	r2, [r3, #4]
 8002ca4:	e7ec      	b.n	8002c80 <_malloc_r+0xa0>
 8002ca6:	4623      	mov	r3, r4
 8002ca8:	6864      	ldr	r4, [r4, #4]
 8002caa:	e7b2      	b.n	8002c12 <_malloc_r+0x32>
 8002cac:	4634      	mov	r4, r6
 8002cae:	6876      	ldr	r6, [r6, #4]
 8002cb0:	e7b9      	b.n	8002c26 <_malloc_r+0x46>
 8002cb2:	230c      	movs	r3, #12
 8002cb4:	603b      	str	r3, [r7, #0]
 8002cb6:	4638      	mov	r0, r7
 8002cb8:	f000 f84c 	bl	8002d54 <__malloc_unlock>
 8002cbc:	e7a1      	b.n	8002c02 <_malloc_r+0x22>
 8002cbe:	6025      	str	r5, [r4, #0]
 8002cc0:	e7de      	b.n	8002c80 <_malloc_r+0xa0>
 8002cc2:	bf00      	nop
 8002cc4:	20000130 	.word	0x20000130

08002cc8 <_realloc_r>:
 8002cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ccc:	4680      	mov	r8, r0
 8002cce:	4614      	mov	r4, r2
 8002cd0:	460e      	mov	r6, r1
 8002cd2:	b921      	cbnz	r1, 8002cde <_realloc_r+0x16>
 8002cd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd8:	4611      	mov	r1, r2
 8002cda:	f7ff bf81 	b.w	8002be0 <_malloc_r>
 8002cde:	b92a      	cbnz	r2, 8002cec <_realloc_r+0x24>
 8002ce0:	f7ff ff12 	bl	8002b08 <_free_r>
 8002ce4:	4625      	mov	r5, r4
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cec:	f000 f838 	bl	8002d60 <_malloc_usable_size_r>
 8002cf0:	4284      	cmp	r4, r0
 8002cf2:	4607      	mov	r7, r0
 8002cf4:	d802      	bhi.n	8002cfc <_realloc_r+0x34>
 8002cf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002cfa:	d812      	bhi.n	8002d22 <_realloc_r+0x5a>
 8002cfc:	4621      	mov	r1, r4
 8002cfe:	4640      	mov	r0, r8
 8002d00:	f7ff ff6e 	bl	8002be0 <_malloc_r>
 8002d04:	4605      	mov	r5, r0
 8002d06:	2800      	cmp	r0, #0
 8002d08:	d0ed      	beq.n	8002ce6 <_realloc_r+0x1e>
 8002d0a:	42bc      	cmp	r4, r7
 8002d0c:	4622      	mov	r2, r4
 8002d0e:	4631      	mov	r1, r6
 8002d10:	bf28      	it	cs
 8002d12:	463a      	movcs	r2, r7
 8002d14:	f7ff fed0 	bl	8002ab8 <memcpy>
 8002d18:	4631      	mov	r1, r6
 8002d1a:	4640      	mov	r0, r8
 8002d1c:	f7ff fef4 	bl	8002b08 <_free_r>
 8002d20:	e7e1      	b.n	8002ce6 <_realloc_r+0x1e>
 8002d22:	4635      	mov	r5, r6
 8002d24:	e7df      	b.n	8002ce6 <_realloc_r+0x1e>
	...

08002d28 <_sbrk_r>:
 8002d28:	b538      	push	{r3, r4, r5, lr}
 8002d2a:	4d06      	ldr	r5, [pc, #24]	; (8002d44 <_sbrk_r+0x1c>)
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	4604      	mov	r4, r0
 8002d30:	4608      	mov	r0, r1
 8002d32:	602b      	str	r3, [r5, #0]
 8002d34:	f7fd fe54 	bl	80009e0 <_sbrk>
 8002d38:	1c43      	adds	r3, r0, #1
 8002d3a:	d102      	bne.n	8002d42 <_sbrk_r+0x1a>
 8002d3c:	682b      	ldr	r3, [r5, #0]
 8002d3e:	b103      	cbz	r3, 8002d42 <_sbrk_r+0x1a>
 8002d40:	6023      	str	r3, [r4, #0]
 8002d42:	bd38      	pop	{r3, r4, r5, pc}
 8002d44:	20000138 	.word	0x20000138

08002d48 <__malloc_lock>:
 8002d48:	4801      	ldr	r0, [pc, #4]	; (8002d50 <__malloc_lock+0x8>)
 8002d4a:	f000 b811 	b.w	8002d70 <__retarget_lock_acquire_recursive>
 8002d4e:	bf00      	nop
 8002d50:	2000013c 	.word	0x2000013c

08002d54 <__malloc_unlock>:
 8002d54:	4801      	ldr	r0, [pc, #4]	; (8002d5c <__malloc_unlock+0x8>)
 8002d56:	f000 b80c 	b.w	8002d72 <__retarget_lock_release_recursive>
 8002d5a:	bf00      	nop
 8002d5c:	2000013c 	.word	0x2000013c

08002d60 <_malloc_usable_size_r>:
 8002d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d64:	1f18      	subs	r0, r3, #4
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	bfbc      	itt	lt
 8002d6a:	580b      	ldrlt	r3, [r1, r0]
 8002d6c:	18c0      	addlt	r0, r0, r3
 8002d6e:	4770      	bx	lr

08002d70 <__retarget_lock_acquire_recursive>:
 8002d70:	4770      	bx	lr

08002d72 <__retarget_lock_release_recursive>:
 8002d72:	4770      	bx	lr

08002d74 <_init>:
 8002d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d76:	bf00      	nop
 8002d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d7a:	bc08      	pop	{r3}
 8002d7c:	469e      	mov	lr, r3
 8002d7e:	4770      	bx	lr

08002d80 <_fini>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	bf00      	nop
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr
