title syllabus title 
syllabus 
course
syllabus
compsci154
computer
design
lab
prof
veidenbaum
prerequisites
compsci151
equivalent
compsci152
also
recommended
concurrent
registration
152
ok
optional
textbook
andrew
rushton
vhdl
logic
synthesis
mcgraw
hill
publishing
co
course
overview
course
introduction
computer
system
design
examines
detailed
design
major
processor
units
register
file
alu
pc
unit
memory
interface
control
unit
work
together
execute
programs
introduces
students
syntesizeable
subset
hardware
description
language
vhld
teaches
students
design
verify
processor
using
language
use
cad
tools
design
synthesis
verification
also
introduced
student
designs
verifies
complete
processor
can
execute
subset
mips
isa
course
assumes
knowledge
basic
elements
used
designing
computer
system
combinational
sequential
logic
uses
design
alu
register
file
memory
basic
control
subsystems
concepts
will
reviewed
addition
teaching
students
design
skills
course
helps
students
better
understand
processor
works
course
deals
design
logic
level
circuit
transistor
level
design
using
cad
tools
students
produce
working
hardware
using
fpga
technology
taking
course
able
better
understand
processor
worksdescribe
computer
components
using
hardware
description
languagedesign
major
blocks
simple
processordesign
control
unit
make
complete
processor
simulate
program
execution
designlearn
verify
design
correctness
learn
synthesize
hardware
vhdl
design
course
composed
two
components
lectures
labs
objective
lectures
introduce
help
learn
vhdl
cad
tools
processor
design
verification
concepts
lab
three
objectives
learn
program
vhdl
use
cad
tools
review
logic
design
introduce
design
verification
main
processor
components
complete
processor
bulk
work
will
lab
administivia
instructor
professor
veidenbaumoffice
3056
bren
hall
mail
alexv
ics
office
hours
immediately
class
appointment
ta
dali
zhao
office
hours
lab
now
appointment
lab
assignments
will
posted
web
must
submitted
electronically
eee
lab
assignments
must
done
individually
unless
specified
otherwise
late
assignments
will
accepted
exceptions
illness
cases
may
made
writing
submitted
ta
instructor
grading
grade
cs154
will
depend
performance
class
lab
assignments
following
approximate
weights
going
used
class
attendance
participation
10
class
lab
attendance
mandatory
lab
90
individual
lab
assignments
carry
different
weights
depending
degree
difficulty
approximately
3
5
10
10
15
25
try
grade
material
quickly
possible
grading
instantaneous
lab
assignment
results
will
posted
online
wish
something
re
graded
must
write
cover
sheet
hand
ta
instructor
explain
believe
problem
problems
mis
graded
re
grades
will
considered
period
1
week
following
date
result
posting
lab
assignments
tentative
lab
1
learn
use
vhdl
make
simple
design
test
lab
2
design
verify
register
file
lab
3
design
verify
simple
data
path
lab
4
add
instruction
fetch
data
path
lab
5
add
ld
st
branches
data
path
lab
6
design
control
unit
data
path
implemented
lab
5
put
together
verify
complete
processor
