
---------- Begin Simulation Statistics ----------
final_tick                                  852202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24523                       # Simulator instruction rate (inst/s)
host_mem_usage                                5158316                       # Number of bytes of host memory used
host_op_rate                                    24604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.65                       # Real time elapsed on the host
host_tick_rate                              183126809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      114113                       # Number of instructions simulated
sim_ops                                        114495                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000852                       # Number of seconds simulated
sim_ticks                                   852202500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22339                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002531                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997469                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1704405                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1700092.000005                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15917                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4312.999995                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120831                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20292                       # Number of load instructions
system.cpu00.num_mem_refs                       36561                       # number of memory refs
system.cpu00.num_store_insts                    16269                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62909     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::MemRead                  20577     20.50%     84.07% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15972     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2156500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2156500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2156500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     850046000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2156500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             175                       # Number of branches fetched
system.cpu01.committedInsts                       900                       # Number of instructions committed
system.cpu01.committedOps                         906                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980909                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019091                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1704167                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             32533.458415                       # Number of busy cycles
system.cpu01.num_conditional_control_insts           92                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                        83                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1671633.541585                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                 887                       # Number of integer alu accesses
system.cpu01.num_int_insts                        887                       # number of integer instructions
system.cpu01.num_int_register_reads              1037                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              610                       # number of times the integer registers were written
system.cpu01.num_load_insts                       198                       # Number of load instructions
system.cpu01.num_mem_refs                         357                       # number of memory refs
system.cpu01.num_store_insts                      159                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      1.10%      1.10% # Class of executed instruction
system.cpu01.op_class::IntAlu                     538     59.25%     60.35% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.11%     60.46% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.22%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     60.68% # Class of executed instruction
system.cpu01.op_class::MemRead                    202     22.25%     82.93% # Class of executed instruction
system.cpu01.op_class::MemWrite                   143     15.75%     98.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.68% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.32%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                      908                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      186988000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    186988000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    186988000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     665214500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    186988000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             215                       # Number of branches fetched
system.cpu02.committedInsts                      1100                       # Number of instructions committed
system.cpu02.committedOps                        1106                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.983343                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.016657                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1704132                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             28385.454649                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          113                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       102                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1675746.545351                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1082                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1082                       # number of integer instructions
system.cpu02.num_int_register_reads              1264                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              756                       # number of times the integer registers were written
system.cpu02.num_load_insts                       247                       # Number of load instructions
system.cpu02.num_mem_refs                         426                       # number of memory refs
system.cpu02.num_store_insts                      179                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.90%      0.90% # Class of executed instruction
system.cpu02.op_class::IntAlu                     669     60.38%     61.28% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.09%     61.37% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.18%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.55% # Class of executed instruction
system.cpu02.op_class::MemRead                    251     22.65%     84.21% # Class of executed instruction
system.cpu02.op_class::MemWrite                   163     14.71%     98.92% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     98.92% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      1.08%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1108                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      175667000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    175667000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    175667000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     676535500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    175667000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             193                       # Number of branches fetched
system.cpu03.committedInsts                       981                       # Number of instructions committed
system.cpu03.committedOps                         987                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982992                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017008                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1704405                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             28989.001966                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          100                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                        93                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1675415.998034                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                 963                       # Number of integer alu accesses
system.cpu03.num_int_insts                        963                       # number of integer instructions
system.cpu03.num_int_register_reads              1129                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              667                       # number of times the integer registers were written
system.cpu03.num_load_insts                       218                       # Number of load instructions
system.cpu03.num_mem_refs                         385                       # number of memory refs
system.cpu03.num_store_insts                      167                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      1.01%      1.01% # Class of executed instruction
system.cpu03.op_class::IntAlu                     591     59.76%     60.77% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.10%     60.87% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.20%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.07% # Class of executed instruction
system.cpu03.op_class::MemRead                    222     22.45%     83.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                   151     15.27%     98.79% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     98.79% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      1.21%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                      989                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      161531000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    161531000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    161531000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     690671500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    161531000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             169                       # Number of branches fetched
system.cpu04.committedInsts                       848                       # Number of instructions committed
system.cpu04.committedOps                         854                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982970                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017030                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1704392                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             29025.780576                       # Number of busy cycles
system.cpu04.num_conditional_control_insts           87                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                        82                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1675366.219424                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                 832                       # Number of integer alu accesses
system.cpu04.num_int_insts                        832                       # number of integer instructions
system.cpu04.num_int_register_reads               979                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              569                       # number of times the integer registers were written
system.cpu04.num_load_insts                       186                       # Number of load instructions
system.cpu04.num_mem_refs                         338                       # number of memory refs
system.cpu04.num_store_insts                      152                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      1.17%      1.17% # Class of executed instruction
system.cpu04.op_class::IntAlu                     505     59.00%     60.16% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.12%     60.28% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.23%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     60.51% # Class of executed instruction
system.cpu04.op_class::MemRead                    190     22.20%     82.71% # Class of executed instruction
system.cpu04.op_class::MemWrite                   136     15.89%     98.60% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.60% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.40%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                      856                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      147824000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    147824000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    147824000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     704378500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    147824000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             217                       # Number of branches fetched
system.cpu05.committedInsts                      1107                       # Number of instructions committed
system.cpu05.committedOps                        1113                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.983392                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.016608                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1704367                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             28305.370880                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          113                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       104                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1676061.629120                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1088                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1088                       # number of integer instructions
system.cpu05.num_int_register_reads              1270                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              761                       # number of times the integer registers were written
system.cpu05.num_load_insts                       248                       # Number of load instructions
system.cpu05.num_mem_refs                         427                       # number of memory refs
system.cpu05.num_store_insts                      179                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.90%      0.90% # Class of executed instruction
system.cpu05.op_class::IntAlu                     675     60.54%     61.43% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.09%     61.52% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.18%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.70% # Class of executed instruction
system.cpu05.op_class::MemRead                    252     22.60%     84.30% # Class of executed instruction
system.cpu05.op_class::MemWrite                   163     14.62%     98.92% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     98.92% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      1.08%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1115                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      134788500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    134788500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    134788500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     717414000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    134788500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             208                       # Number of branches fetched
system.cpu06.committedInsts                      1042                       # Number of instructions committed
system.cpu06.committedOps                        1048                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.983560                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.016440                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1704404                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             28020.985527                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          108                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       100                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1676383.014473                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1021                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1021                       # number of integer instructions
system.cpu06.num_int_register_reads              1199                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              709                       # number of times the integer registers were written
system.cpu06.num_load_insts                       233                       # Number of load instructions
system.cpu06.num_mem_refs                         405                       # number of memory refs
system.cpu06.num_store_insts                      172                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.95%      0.95% # Class of executed instruction
system.cpu06.op_class::IntAlu                     632     60.19%     61.14% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.10%     61.24% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.19%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.43% # Class of executed instruction
system.cpu06.op_class::MemRead                    237     22.57%     84.00% # Class of executed instruction
system.cpu06.op_class::MemWrite                   156     14.86%     98.86% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     98.86% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      1.14%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1050                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      121247000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    121247000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    121247000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     730955500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    121247000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             177                       # Number of branches fetched
system.cpu07.committedInsts                       892                       # Number of instructions committed
system.cpu07.committedOps                         898                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.982807                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.017193                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1704297                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             29301.145174                       # Number of busy cycles
system.cpu07.num_conditional_control_insts           92                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                        85                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1674995.854826                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                 876                       # Number of integer alu accesses
system.cpu07.num_int_insts                        876                       # number of integer instructions
system.cpu07.num_int_register_reads              1028                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              601                       # number of times the integer registers were written
system.cpu07.num_load_insts                       195                       # Number of load instructions
system.cpu07.num_mem_refs                         352                       # number of memory refs
system.cpu07.num_store_insts                      157                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      1.11%      1.11% # Class of executed instruction
system.cpu07.op_class::IntAlu                     535     59.44%     60.56% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.11%     60.67% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.22%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     60.89% # Class of executed instruction
system.cpu07.op_class::MemRead                    199     22.11%     83.00% # Class of executed instruction
system.cpu07.op_class::MemWrite                   141     15.67%     98.67% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.67% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.33%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                      900                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      107018000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    107018000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    107018000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     745184500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    107018000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             184                       # Number of branches fetched
system.cpu08.committedInsts                       932                       # Number of instructions committed
system.cpu08.committedOps                         938                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983237                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016763                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1704332                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             28569.778265                       # Number of busy cycles
system.cpu08.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                        88                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1675762.221735                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                 916                       # Number of integer alu accesses
system.cpu08.num_int_insts                        916                       # number of integer instructions
system.cpu08.num_int_register_reads              1075                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              632                       # number of times the integer registers were written
system.cpu08.num_load_insts                       207                       # Number of load instructions
system.cpu08.num_mem_refs                         368                       # number of memory refs
system.cpu08.num_store_insts                      161                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      1.06%      1.06% # Class of executed instruction
system.cpu08.op_class::IntAlu                     559     59.47%     60.53% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.11%     60.64% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.21%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     60.85% # Class of executed instruction
system.cpu08.op_class::MemRead                    211     22.45%     83.30% # Class of executed instruction
system.cpu08.op_class::MemWrite                   145     15.43%     98.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     98.72% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      1.28%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                      940                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       94307000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     94307000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     94307000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     757895500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     94307000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             193                       # Number of branches fetched
system.cpu09.committedInsts                       972                       # Number of instructions committed
system.cpu09.committedOps                         978                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983760                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016240                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1704229                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             27676.143783                       # Number of busy cycles
system.cpu09.num_conditional_control_insts           98                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                        95                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1676552.856217                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                 952                       # Number of integer alu accesses
system.cpu09.num_int_insts                        952                       # number of integer instructions
system.cpu09.num_int_register_reads              1116                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              659                       # number of times the integer registers were written
system.cpu09.num_load_insts                       215                       # Number of load instructions
system.cpu09.num_mem_refs                         380                       # number of memory refs
system.cpu09.num_store_insts                      165                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      1.02%      1.02% # Class of executed instruction
system.cpu09.op_class::IntAlu                     587     59.90%     60.92% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.10%     61.02% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.20%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     61.22% # Class of executed instruction
system.cpu09.op_class::MemRead                    219     22.35%     83.57% # Class of executed instruction
system.cpu09.op_class::MemWrite                   149     15.20%     98.78% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     98.78% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      1.22%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                      980                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       79309500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     79309500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     79309500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     772893000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     79309500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             172                       # Number of branches fetched
system.cpu10.committedInsts                       864                       # Number of instructions committed
system.cpu10.committedOps                         870                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.983486                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.016514                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1704351                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             28146.110196                       # Number of busy cycles
system.cpu10.num_conditional_control_insts           89                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                        83                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1676204.889804                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                 848                       # Number of integer alu accesses
system.cpu10.num_int_insts                        848                       # number of integer instructions
system.cpu10.num_int_register_reads               996                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              580                       # number of times the integer registers were written
system.cpu10.num_load_insts                       188                       # Number of load instructions
system.cpu10.num_mem_refs                         342                       # number of memory refs
system.cpu10.num_store_insts                      154                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      1.15%      1.15% # Class of executed instruction
system.cpu10.op_class::IntAlu                     517     59.29%     60.44% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.11%     60.55% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.23%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     60.78% # Class of executed instruction
system.cpu10.op_class::MemRead                    192     22.02%     82.80% # Class of executed instruction
system.cpu10.op_class::MemWrite                   138     15.83%     98.62% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.62% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.38%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                      872                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       65044000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     65044000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     65044000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     787158500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     65044000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             150                       # Number of branches fetched
system.cpu11.committedInsts                       748                       # Number of instructions committed
system.cpu11.committedOps                         754                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983570                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016430                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1704035                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             27996.922948                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           78                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        72                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1676038.077052                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 734                       # Number of integer alu accesses
system.cpu11.num_int_insts                        734                       # number of integer instructions
system.cpu11.num_int_register_reads               867                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              494                       # number of times the integer registers were written
system.cpu11.num_load_insts                       161                       # Number of load instructions
system.cpu11.num_mem_refs                         303                       # number of memory refs
system.cpu11.num_store_insts                      142                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.32%      1.32% # Class of executed instruction
system.cpu11.op_class::IntAlu                     440     58.20%     59.52% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.13%     59.66% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.26%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::MemRead                    165     21.83%     81.75% # Class of executed instruction
system.cpu11.op_class::MemWrite                   126     16.67%     98.41% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.41% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.59%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      756                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       51197500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     51197500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     51197500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     801005000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     51197500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             190                       # Number of branches fetched
system.cpu12.committedInsts                       960                       # Number of instructions committed
system.cpu12.committedOps                         966                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983398                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016602                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1704318                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             28295.557569                       # Number of busy cycles
system.cpu12.num_conditional_control_insts           98                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                        92                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1676022.442431                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                 942                       # Number of integer alu accesses
system.cpu12.num_int_insts                        942                       # number of integer instructions
system.cpu12.num_int_register_reads              1104                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              651                       # number of times the integer registers were written
system.cpu12.num_load_insts                       212                       # Number of load instructions
system.cpu12.num_mem_refs                         376                       # number of memory refs
system.cpu12.num_store_insts                      164                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      1.03%      1.03% # Class of executed instruction
system.cpu12.op_class::IntAlu                     579     59.81%     60.85% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.10%     60.95% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.21%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.16% # Class of executed instruction
system.cpu12.op_class::MemRead                    216     22.31%     83.47% # Class of executed instruction
system.cpu12.op_class::MemWrite                   148     15.29%     98.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                      968                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       37784000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     37784000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     37784000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     814418500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     37784000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             139                       # Number of branches fetched
system.cpu13.committedInsts                       680                       # Number of instructions committed
system.cpu13.committedOps                         686                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983831                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016169                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1704260                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             27555.657507                       # Number of busy cycles
system.cpu13.num_conditional_control_insts           75                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                        64                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1676704.342493                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                 669                       # Number of integer alu accesses
system.cpu13.num_int_insts                        669                       # number of integer instructions
system.cpu13.num_int_register_reads               791                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              446                       # number of times the integer registers were written
system.cpu13.num_load_insts                       141                       # Number of load instructions
system.cpu13.num_mem_refs                         274                       # number of memory refs
system.cpu13.num_store_insts                      133                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  11      1.60%      1.60% # Class of executed instruction
system.cpu13.op_class::IntAlu                     401     58.20%     59.80% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.15%     59.94% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.29%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     60.23% # Class of executed instruction
system.cpu13.op_class::MemRead                    145     21.04%     81.28% # Class of executed instruction
system.cpu13.op_class::MemWrite                   117     16.98%     98.26% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     98.26% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      1.74%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                      689                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24877500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24877500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24877500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     827325000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24877500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             201                       # Number of branches fetched
system.cpu14.committedInsts                      1020                       # Number of instructions committed
system.cpu14.committedOps                        1026                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983585                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016415                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1704194                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             27974.538378                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          104                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                        97                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1676219.461622                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1002                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1002                       # number of integer instructions
system.cpu14.num_int_register_reads              1173                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              696                       # number of times the integer registers were written
system.cpu14.num_load_insts                       227                       # Number of load instructions
system.cpu14.num_mem_refs                         397                       # number of memory refs
system.cpu14.num_store_insts                      170                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.97%      0.97% # Class of executed instruction
system.cpu14.op_class::IntAlu                     618     60.12%     61.09% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.10%     61.19% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.19%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.38% # Class of executed instruction
system.cpu14.op_class::MemRead                    231     22.47%     83.85% # Class of executed instruction
system.cpu14.op_class::MemWrite                   154     14.98%     98.83% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.83% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.17%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1028                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       11771000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     11771000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     11771000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     840431500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     11771000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             257                       # Number of branches fetched
system.cpu15.committedInsts                      1067                       # Number of instructions committed
system.cpu15.committedOps                        1072                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.987006                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.012994                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1704362                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             22146.443233                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          168                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                        89                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1682215.556767                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1058                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1058                       # number of integer instructions
system.cpu15.num_int_register_reads              1201                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              731                       # number of times the integer registers were written
system.cpu15.num_load_insts                       176                       # Number of load instructions
system.cpu15.num_mem_refs                         320                       # number of memory refs
system.cpu15.num_store_insts                      144                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      2.11%      2.11% # Class of executed instruction
system.cpu15.op_class::IntAlu                     743     68.23%     70.34% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.09%     70.43% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.18%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     70.62% # Class of executed instruction
system.cpu15.op_class::MemRead                    179     16.44%     87.05% # Class of executed instruction
system.cpu15.op_class::MemWrite                   129     11.85%     98.90% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     98.90% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      1.10%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1089                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        2353500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      2353500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      2353500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     849849000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2353500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    672795.81                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               51838.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    33088.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       55.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    68.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       14.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    26.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.42                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     68941361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             68941361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     95075994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            95075994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     26134633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            26134633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          489                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.419223                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    96.247789                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.272780                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          299     61.15%     61.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          140     28.63%     89.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           32      6.54%     96.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            7      1.43%     97.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.41%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      0.41%     98.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.41%     98.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.20%     99.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          489                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 47680                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  58752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  11072                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12672                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               22272                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        58752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             58752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        22272                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          22272                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          918                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     42069.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        47680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 55949143.542761258781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     38620000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          348                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  50971718.39                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12672                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 14869705.263713730499                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  17738158000                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  130                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2037                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               187                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          918                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                918                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          348                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               348                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               39                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               67                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              80                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             113                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              82                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              21                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              85                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               9                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000558927500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.636364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.077213                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.223138                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            4     36.36%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    731                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  918                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        918                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                39.06                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     291                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3725000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    851759500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               38620000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    24651250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     348                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 348                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       348                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               74.77                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    163                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            19080750                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1349460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      228319770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           500.048210                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3718500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     75959750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    227346750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     18709000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    500728500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       87302400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2191980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        23752500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             426142335                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           801670750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            26945610                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      247592040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           518.293469                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4133000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     27040000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     39223000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    204000500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     34847000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    542959000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1138500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       78330240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3127320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        14936100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             441690990                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           786012750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                892620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    622543.49                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               48409.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    29659.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       59.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    74.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       15.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    28.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.26                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.59                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     74198327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             74198327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    102736145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           102736145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     28537818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            28537818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          507                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.358974                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    98.480735                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   132.312084                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          301     59.37%     59.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          155     30.57%     89.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           28      5.52%     95.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           10      1.97%     97.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      0.59%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.39%     98.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.79%     99.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          507                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 50816                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  63232                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  12416                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13568                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               24320                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        63232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             63232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        24320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          24320                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          988                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     38903.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        50816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 59629020.097922734916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     38436750                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          380                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  47612210.53                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13568                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 15921098.565188437700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  18092640000                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2159                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               200                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          988                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                988                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          380                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               380                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   47.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               72                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              103                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              86                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000552462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.668692                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    48.053947                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            4     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    774                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  988                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        988                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                40.30                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     320                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3970000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    851639500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               38436750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    23549250                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.778499                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 380                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       380                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               72.61                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    175                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            18385920                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      231910200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           504.440423                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3318000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     57044000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    240180500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     16814000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    508586000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2332320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  766590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       92232000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2434740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        18109020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             429885390                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           800199750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            24711210                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      253933860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           519.716599                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3718000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     29870250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    204739000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     29695000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    556880250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2448480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1157475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       78618240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3234420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        11072280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             442903785                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           790154000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                934380                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    620181.95                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               49100.17                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    30350.17                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       65.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    76.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       17.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    26.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     21.98                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     76301114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             76301114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    103186743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           103186743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     26885629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            26885629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          533                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   130.521576                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   101.455018                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   130.978066                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          304     57.04%     57.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          167     31.33%     88.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           37      6.94%     95.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           10      1.88%     97.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            5      0.94%     98.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.38%     98.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            4      0.75%     99.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          533                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 55424                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  65024                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                   9600                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14720                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               22912                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        65024                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             65024                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        22912                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          22912                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1016                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     41851.13                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        55424                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 65036185.648364089429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     42520750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          358                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  49590963.69                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14720                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 17272889.952798776329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  17753565000                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2277                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               217                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1016                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1016                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          358                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               358                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   49.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               28                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               32                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              138                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              120                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               31                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               54                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              79                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             107                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              20                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              31                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              82                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              54                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000544915250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     66.307692                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.964693                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.970130                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            4     30.77%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            3     23.08%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-87            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    839                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1016                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1016                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                42.26                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     366                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4330000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    852130000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               42520750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    26283250                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.692308                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.676769                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.751068                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               2     15.38%     15.38% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     84.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    15                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 358                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       358                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               76.19                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    192                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            19547010                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1792140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      231630900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           492.422171                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2217000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    105247000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    191349000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     20720250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    507969250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1836000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       73476480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                3248700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        28572840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             419643405                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           804565250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            23978190                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      243516540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           518.388869                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      3342000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     29687750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    229747750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     28105750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    534019250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2365440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1077780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       88220640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2934540                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        12095760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             441772290                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           791910000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                997020                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    613421.53                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               48886.34                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    30136.34                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       60.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    75.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       17.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    29.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.93                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     75249721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             75249721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    104313235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           104313235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     29063515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            29063515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   124.631579                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    97.454425                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   131.405582                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          320     60.15%     60.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          158     29.70%     89.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           36      6.77%     96.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            5      0.94%     97.56% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            4      0.75%     98.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            4      0.75%     99.06% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.19%     99.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 51520                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  64128                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  12608                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  15040                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               24768                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        64128                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             64128                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        24768                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          24768                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1002                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39274.95                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        51520                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 60455114.834795720875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     39353500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          387                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  48611203.49                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        15040                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 17648387.560468316078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  18812535750                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2190                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               223                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1002                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1002                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          387                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               387                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   47.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               55                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               65                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               62                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              98                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             104                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              88                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              34                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              75                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000723111750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     60.538462                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    49.707913                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    45.639193                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            4     30.77%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::184-191            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    788                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1002                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1002                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                39.75                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     320                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4025000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    852042500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               39353500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    24259750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     18.076923                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.075018                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.277350                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 387                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       387                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               72.48                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    187                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            19069350                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1613640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      219949890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           487.610251                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4218500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    128526250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    192908750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     20296750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    482332250                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2540640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       74071200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2641800                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        38025720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             415542675                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           801207500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            25040100                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2191980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      241326030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           515.257694                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      3189500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     27040000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     37831000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    224274000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     30651250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    529216750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2293920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1165065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       86115840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3105900                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        12945480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             439103895                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           788932000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                997020                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         507     23.19%     23.19% |         537     24.57%     47.76% |         585     26.76%     74.52% |         557     25.48%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2186                      
system.ruby.Directory_Controller.Data    |         348     23.63%     23.63% |         380     25.80%     49.42% |         358     24.30%     73.73% |         387     26.27%    100.00%
system.ruby.Directory_Controller.Data::total         1473                      
system.ruby.Directory_Controller.Fetch   |         918     23.39%     23.39% |         988     25.18%     48.57% |        1016     25.89%     74.46% |        1002     25.54%    100.00%
system.ruby.Directory_Controller.Fetch::total         3924                      
system.ruby.Directory_Controller.I.Fetch |         918     23.39%     23.39% |         988     25.18%     48.57% |        1016     25.89%     74.46% |        1002     25.54%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         3924                      
system.ruby.Directory_Controller.IM.Memory_Data |         918     23.40%     23.40% |         988     25.18%     48.59% |        1016     25.90%     74.48% |        1001     25.52%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         3923                      
system.ruby.Directory_Controller.M.CleanReplacement |         507     23.19%     23.19% |         537     24.57%     47.76% |         585     26.76%     74.52% |         557     25.48%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2186                      
system.ruby.Directory_Controller.M.Data  |         348     23.63%     23.63% |         380     25.80%     49.42% |         358     24.30%     73.73% |         387     26.27%    100.00%
system.ruby.Directory_Controller.M.Data::total         1473                      
system.ruby.Directory_Controller.MI.Memory_Ack |         348     23.64%     23.64% |         379     25.75%     49.39% |         358     24.32%     73.71% |         387     26.29%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1472                      
system.ruby.Directory_Controller.Memory_Ack |         348     23.64%     23.64% |         379     25.75%     49.39% |         358     24.32%     73.71% |         387     26.29%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1472                      
system.ruby.Directory_Controller.Memory_Data |         918     23.40%     23.40% |         988     25.18%     48.59% |        1016     25.90%     74.48% |        1001     25.52%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         3923                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       136545                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      136545    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       136545                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       141709                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.776662                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.183008                      
system.ruby.IFETCH.latency_hist_seqr::stdev    35.687778                      
system.ruby.IFETCH.latency_hist_seqr     |      141252     99.68%     99.68% |         392      0.28%     99.95% |          19      0.01%     99.97% |           8      0.01%     99.97% |           9      0.01%     99.98% |          29      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       141709                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5164                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   132.079783                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   100.671858                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   135.638399                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4707     91.15%     91.15% |         392      7.59%     98.74% |          19      0.37%     99.11% |           8      0.15%     99.26% |           9      0.17%     99.44% |          29      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5164                      
system.ruby.L1Cache_Controller.Ack       |           3      5.56%      5.56% |           7     12.96%     18.52% |           9     16.67%     35.19% |           3      5.56%     40.74% |           2      3.70%     44.44% |           2      3.70%     48.15% |           2      3.70%     51.85% |           2      3.70%     55.56% |           1      1.85%     57.41% |           2      3.70%     61.11% |           3      5.56%     66.67% |           6     11.11%     77.78% |           3      5.56%     83.33% |           2      3.70%     87.04% |           2      3.70%     90.74% |           5      9.26%    100.00%
system.ruby.L1Cache_Controller.Ack::total           54                      
system.ruby.L1Cache_Controller.Ack_all   |           3      7.32%      7.32% |           2      4.88%     12.20% |           3      7.32%     19.51% |           3      7.32%     26.83% |           2      4.88%     31.71% |           2      4.88%     36.59% |           2      4.88%     41.46% |           2      4.88%     46.34% |           1      2.44%     48.78% |           2      4.88%     53.66% |           3      7.32%     60.98% |           4      9.76%     70.73% |           3      7.32%     78.05% |           2      4.88%     82.93% |           2      4.88%     87.80% |           5     12.20%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           41                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      3.92%      3.92% |           3      5.88%      9.80% |           3      5.88%     15.69% |           2      3.92%     19.61% |           2      3.92%     23.53% |           2      3.92%     27.45% |           3      5.88%     33.33% |           3      5.88%     39.22% |           1      1.96%     41.18% |           5      9.80%     50.98% |           3      5.88%     56.86% |           4      7.84%     64.71% |           5      9.80%     74.51% |           2      3.92%     78.43% |           4      7.84%     86.27% |           7     13.73%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           51                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3883     87.79%     87.79% |          35      0.79%     88.58% |          38      0.86%     89.44% |          38      0.86%     90.30% |          36      0.81%     91.11% |          39      0.88%     92.00% |          37      0.84%     92.83% |          35      0.79%     93.62% |          37      0.84%     94.46% |          37      0.84%     95.30% |          35      0.79%     96.09% |          40      0.90%     96.99% |          36      0.81%     97.81% |          32      0.72%     98.53% |          37      0.84%     99.37% |          28      0.63%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4423                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6120     81.76%     81.76% |          92      1.23%     82.99% |          92      1.23%     84.22% |          92      1.23%     85.45% |          92      1.23%     86.68% |          96      1.28%     87.96% |          94      1.26%     89.22% |          91      1.22%     90.43% |          93      1.24%     91.68% |          92      1.23%     92.91% |          91      1.22%     94.12% |          89      1.19%     95.31% |          92      1.23%     96.54% |          89      1.19%     97.73% |          90      1.20%     98.93% |          80      1.07%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7485                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.E.Inv     |           3      1.70%      1.70% |          10      5.68%      7.39% |          11      6.25%     13.64% |          13      7.39%     21.02% |          12      6.82%     27.84% |          12      6.82%     34.66% |           9      5.11%     39.77% |          12      6.82%     46.59% |          11      6.25%     52.84% |          10      5.68%     58.52% |          11      6.25%     64.77% |          22     12.50%     77.27% |          10      5.68%     82.95% |          13      7.39%     90.34% |           7      3.98%     94.32% |          10      5.68%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          176                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3187     97.11%     97.11% |           5      0.15%     97.26% |           5      0.15%     97.41% |           5      0.15%     97.56% |           6      0.18%     97.75% |           5      0.15%     97.90% |           7      0.21%     98.11% |           7      0.21%     98.32% |           6      0.18%     98.51% |           6      0.18%     98.69% |           7      0.21%     98.90% |           6      0.18%     99.09% |           7      0.21%     99.30% |           7      0.21%     99.51% |           8      0.24%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3282                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.11%     84.11% |           2      1.87%     85.98% |           1      0.93%     86.92% |           1      0.93%     87.85% |           1      0.93%     88.79% |           1      0.93%     89.72% |           1      0.93%     90.65% |           1      0.93%     91.59% |           2      1.87%     93.46% |           1      0.93%     94.39% |           1      0.93%     95.33% |           1      0.93%     96.26% |           1      0.93%     97.20% |           1      0.93%     98.13% |           1      0.93%     99.07% |           1      0.93%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          107                      
system.ruby.L1Cache_Controller.E.Load    |        7369     92.79%     92.79% |          37      0.47%     93.25% |          39      0.49%     93.74% |          44      0.55%     94.30% |          38      0.48%     94.77% |          45      0.57%     95.34% |          40      0.50%     95.84% |          35      0.44%     96.29% |          42      0.53%     96.81% |          42      0.53%     97.34% |          36      0.45%     97.80% |          31      0.39%     98.19% |          34      0.43%     98.61% |          34      0.43%     99.04% |          43      0.54%     99.58% |          33      0.42%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7942                      
system.ruby.L1Cache_Controller.E.Store   |         600     72.55%     72.55% |          16      1.93%     74.49% |          20      2.42%     76.90% |          18      2.18%     79.08% |          15      1.81%     80.89% |          19      2.30%     83.19% |          17      2.06%     85.25% |          15      1.81%     87.06% |          16      1.93%     89.00% |          18      2.18%     91.17% |          14      1.69%     92.87% |           9      1.09%     93.95% |          16      1.93%     95.89% |           8      0.97%     96.86% |          19      2.30%     99.15% |           7      0.85%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          827                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          20     37.04%     37.04% |           5      9.26%     46.30% |           3      5.56%     51.85% |           1      1.85%     53.70% |           1      1.85%     55.56% |           2      3.70%     59.26% |           4      7.41%     66.67% |           0      0.00%     66.67% |           2      3.70%     70.37% |           2      3.70%     74.07% |           2      3.70%     77.78% |           3      5.56%     83.33% |           1      1.85%     85.19% |           4      7.41%     92.59% |           3      5.56%     98.15% |           1      1.85%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           54                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.55%      4.55% |           2      3.03%      7.58% |           3      4.55%     12.12% |           6      9.09%     21.21% |           5      7.58%     28.79% |           5      7.58%     36.36% |           5      7.58%     43.94% |           4      6.06%     50.00% |           5      7.58%     57.58% |           5      7.58%     65.15% |           5      7.58%     72.73% |           4      6.06%     78.79% |           5      7.58%     86.36% |           2      3.03%     89.39% |           6      9.09%     98.48% |           1      1.52%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           66                      
system.ruby.L1Cache_Controller.I.Ifetch  |           4      6.15%      6.15% |           4      6.15%     12.31% |           4      6.15%     18.46% |           4      6.15%     24.62% |           5      7.69%     32.31% |           4      6.15%     38.46% |           5      7.69%     46.15% |           3      4.62%     50.77% |           4      6.15%     56.92% |           4      6.15%     63.08% |           4      6.15%     69.23% |           4      6.15%     75.38% |           4      6.15%     81.54% |           8     12.31%     93.85% |           1      1.54%     95.38% |           3      4.62%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           65                      
system.ruby.L1Cache_Controller.I.Inv     |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Inv::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          21     14.29%     14.29% |          11      7.48%     21.77% |          11      7.48%     29.25% |          12      8.16%     37.41% |           8      5.44%     42.86% |          11      7.48%     50.34% |          10      6.80%     57.14% |          10      6.80%     63.95% |           9      6.12%     70.07% |           9      6.12%     76.19% |           9      6.12%     82.31% |           8      5.44%     87.76% |           6      4.08%     91.84% |           5      3.40%     95.24% |           3      2.04%     97.28% |           4      2.72%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          147                      
system.ruby.L1Cache_Controller.I.LL      |           1      7.69%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           2     15.38%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           13                      
system.ruby.L1Cache_Controller.I.Load    |           4      1.03%      1.03% |          25      6.41%      7.44% |          30      7.69%     15.13% |          27      6.92%     22.05% |          23      5.90%     27.95% |          28      7.18%     35.13% |          25      6.41%     41.54% |          25      6.41%     47.95% |          25      6.41%     54.36% |          26      6.67%     61.03% |          25      6.41%     67.44% |          31      7.95%     75.38% |          29      7.44%     82.82% |          21      5.38%     88.21% |          27      6.92%     95.13% |          19      4.87%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          390                      
system.ruby.L1Cache_Controller.I.Store   |           3      1.04%      1.04% |          21      7.29%      8.33% |          21      7.29%     15.62% |          21      7.29%     22.92% |          19      6.60%     29.51% |          23      7.99%     37.50% |          19      6.60%     44.10% |          19      6.60%     50.69% |          21      7.29%     57.99% |          20      6.94%     64.93% |          18      6.25%     71.18% |          18      6.25%     77.43% |          20      6.94%     84.37% |          13      4.51%     88.89% |          22      7.64%     96.53% |          10      3.47%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          288                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            7                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     81.82%     81.82% |           0      0.00%     81.82% |           1      1.52%     83.33% |           0      0.00%     83.33% |           1      1.52%     84.85% |           1      1.52%     86.36% |           2      3.03%     89.39% |           1      1.52%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           1      1.52%     95.45% |           0      0.00%     95.45% |           1      1.52%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1621     74.32%     74.32% |          40      1.83%     76.16% |          38      1.74%     77.90% |          39      1.79%     79.69% |          37      1.70%     81.38% |          42      1.93%     83.31% |          38      1.74%     85.05% |          38      1.74%     86.80% |          39      1.79%     88.58% |          39      1.79%     90.37% |          37      1.70%     92.07% |          37      1.70%     93.76% |          38      1.74%     95.51% |          30      1.38%     96.88% |          40      1.83%     98.72% |          28      1.28%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2181                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      3.92%      3.92% |           3      5.88%      9.80% |           3      5.88%     15.69% |           2      3.92%     19.61% |           2      3.92%     23.53% |           2      3.92%     27.45% |           3      5.88%     33.33% |           3      5.88%     39.22% |           1      1.96%     41.18% |           5      9.80%     50.98% |           3      5.88%     56.86% |           4      7.84%     64.71% |           5      9.80%     74.51% |           2      3.92%     78.43% |           4      7.84%     86.27% |           7     13.73%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           51                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3883     87.79%     87.79% |          35      0.79%     88.58% |          38      0.86%     89.44% |          38      0.86%     90.30% |          36      0.81%     91.11% |          39      0.88%     92.00% |          37      0.84%     92.83% |          35      0.79%     93.62% |          37      0.84%     94.46% |          37      0.84%     95.30% |          35      0.79%     96.09% |          40      0.90%     96.99% |          36      0.81%     97.81% |          32      0.72%     98.53% |          37      0.84%     99.37% |          28      0.63%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4423                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4443     84.97%     84.97% |          52      0.99%     85.96% |          53      1.01%     86.98% |          53      1.01%     87.99% |          53      1.01%     89.00% |          53      1.01%     90.02% |          54      1.03%     91.05% |          52      0.99%     92.04% |          52      0.99%     93.04% |          52      0.99%     94.03% |          52      0.99%     95.03% |          52      0.99%     96.02% |          52      0.99%     97.02% |          55      1.05%     98.07% |          49      0.94%     99.01% |          52      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5229                      
system.ruby.L1Cache_Controller.IS.Inv    |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           3     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            9                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           3     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            9                      
system.ruby.L1Cache_Controller.Ifetch    |      124196     87.64%     87.64% |        1115      0.79%     88.43% |        1376      0.97%     89.40% |        1223      0.86%     90.26% |        1050      0.74%     91.00% |        1386      0.98%     91.98% |        1304      0.92%     92.90% |        1107      0.78%     93.68% |        1158      0.82%     94.50% |        1213      0.86%     95.36% |        1071      0.76%     96.11% |         920      0.65%     96.76% |        1196      0.84%     97.60% |         829      0.59%     98.19% |        1275      0.90%     99.09% |        1290      0.91%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       141709                      
system.ruby.L1Cache_Controller.Inv       |        1375     54.43%     54.43% |          86      3.40%     57.84% |          90      3.56%     61.40% |          84      3.33%     64.73% |          76      3.01%     67.74% |          87      3.44%     71.18% |          79      3.13%     74.31% |          79      3.13%     77.43% |          81      3.21%     80.64% |          78      3.09%     83.73% |          74      2.93%     86.66% |          83      3.29%     89.94% |          78      3.09%     93.03% |          65      2.57%     95.61% |          67      2.65%     98.26% |          44      1.74%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2526                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           7     33.33%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           21                      
system.ruby.L1Cache_Controller.L.Load    |         315     89.24%     89.24% |           1      0.28%     89.52% |           1      0.28%     89.80% |           1      0.28%     90.08% |           2      0.57%     90.65% |           2      0.57%     91.22% |           1      0.28%     91.50% |           1      0.28%     91.78% |           2      0.57%     92.35% |           1      0.28%     92.63% |           2      0.57%     93.20% |           2      0.57%     93.77% |           2      0.57%     94.33% |           2      0.57%     94.90% |           2      0.57%     95.47% |          16      4.53%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          353                      
system.ruby.L1Cache_Controller.L.Store   |         384     84.40%     84.40% |           3      0.66%     85.05% |           3      0.66%     85.71% |           3      0.66%     86.37% |           3      0.66%     87.03% |           3      0.66%     87.69% |           4      0.88%     88.57% |           4      0.88%     89.45% |           4      0.88%     90.33% |           4      0.88%     91.21% |           4      0.88%     92.09% |           4      0.88%     92.97% |           4      0.88%     93.85% |           5      1.10%     94.95% |           4      0.88%     95.82% |          19      4.18%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          455                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           5      1.54%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           5      1.54%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |        9961     93.05%     93.05% |          49      0.46%     93.51% |          47      0.44%     93.95% |          48      0.45%     94.40% |          51      0.48%     94.87% |          50      0.47%     95.34% |          51      0.48%     95.82% |          50      0.47%     96.28% |          49      0.46%     96.74% |          52      0.49%     97.23% |          50      0.47%     97.69% |          49      0.46%     98.15% |          48      0.45%     98.60% |          49      0.46%     99.06% |          49      0.46%     99.51% |          52      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10705                      
system.ruby.L1Cache_Controller.LL        |         255     73.91%     73.91% |           4      1.16%     75.07% |           5      1.45%     76.52% |           5      1.45%     77.97% |           5      1.45%     79.42% |           5      1.45%     80.87% |           6      1.74%     82.61% |           5      1.45%     84.06% |           5      1.45%     85.51% |           5      1.45%     86.96% |           5      1.45%     88.41% |           5      1.45%     89.86% |           5      1.45%     91.30% |           6      1.74%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20083     87.11%     87.11% |         195      0.85%     87.95% |         243      1.05%     89.01% |         213      0.92%     89.93% |         181      0.79%     90.72% |         244      1.06%     91.78% |         228      0.99%     92.77% |         191      0.83%     93.59% |         202      0.88%     94.47% |         211      0.92%     95.38% |         184      0.80%     96.18% |         157      0.68%     96.86% |         208      0.90%     97.77% |         135      0.59%     98.35% |         223      0.97%     99.32% |         157      0.68%    100.00%
system.ruby.L1Cache_Controller.Load::total        23055                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          20     45.45%     45.45% |           3      6.82%     52.27% |           2      4.55%     56.82% |           1      2.27%     59.09% |           1      2.27%     61.36% |           1      2.27%     63.64% |           2      4.55%     68.18% |           0      0.00%     68.18% |           1      2.27%     70.45% |           2      4.55%     75.00% |           2      4.55%     79.55% |           2      4.55%     84.09% |           1      2.27%     86.36% |           3      6.82%     93.18% |           2      4.55%     97.73% |           1      2.27%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           44                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.88%      4.88% |           1      2.44%      7.32% |           2      4.88%     12.20% |           4      9.76%     21.95% |           3      7.32%     29.27% |           3      7.32%     36.59% |           3      7.32%     43.90% |           3      7.32%     51.22% |           3      7.32%     58.54% |           3      7.32%     65.85% |           3      7.32%     73.17% |           2      4.88%     78.05% |           3      7.32%     85.37% |           1      2.44%     87.80% |           4      9.76%     97.56% |           1      2.44%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           41                      
system.ruby.L1Cache_Controller.M.Inv     |           6      0.98%      0.98% |          45      7.38%      8.36% |          49      8.03%     16.39% |          44      7.21%     23.61% |          38      6.23%     29.84% |          48      7.87%     37.70% |          41      6.72%     44.43% |          42      6.89%     51.31% |          44      7.21%     58.52% |          42      6.89%     65.41% |          39      6.39%     71.80% |          36      5.90%     77.70% |          44      7.21%     84.92% |          27      4.43%     89.34% |          44      7.21%     96.56% |          21      3.44%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          610                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2333     93.73%     93.73% |          10      0.40%     94.13% |           9      0.36%     94.50% |           9      0.36%     94.86% |          13      0.52%     95.38% |          11      0.44%     95.82% |          10      0.40%     96.22% |          10      0.40%     96.63% |          10      0.40%     97.03% |          12      0.48%     97.51% |          10      0.40%     97.91% |          11      0.44%     98.35% |           8      0.32%     98.67% |           9      0.36%     99.04% |          11      0.44%     99.48% |          13      0.52%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2489                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.95%     81.95% |           1      0.75%     82.71% |           1      0.75%     83.46% |           1      0.75%     84.21% |           1      0.75%     84.96% |           1      0.75%     85.71% |           1      0.75%     86.47% |           1      0.75%     87.22% |           1      0.75%     87.97% |           1      0.75%     88.72% |           1      0.75%     89.47% |           1      0.75%     90.23% |           1      0.75%     90.98% |           2      1.50%     92.48% |           1      0.75%     93.23% |           9      6.77%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          133                      
system.ruby.L1Cache_Controller.M.Load    |        8427     84.10%     84.10% |         109      1.09%     85.19% |         146      1.46%     86.65% |         117      1.17%     87.81% |          93      0.93%     88.74% |         143      1.43%     90.17% |         135      1.35%     91.52% |         103      1.03%     92.54% |         110      1.10%     93.64% |         110      1.10%     94.74% |          95      0.95%     95.69% |          69      0.69%     96.38% |         113      1.13%     97.50% |          59      0.59%     98.09% |         125      1.25%     99.34% |          66      0.66%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10020                      
system.ruby.L1Cache_Controller.M.Store   |       13661     89.99%     89.99% |          99      0.65%     90.65% |         116      0.76%     91.41% |         106      0.70%     92.11% |          96      0.63%     92.74% |         114      0.75%     93.49% |         112      0.74%     94.23% |          99      0.65%     94.88% |         101      0.67%     95.55% |         103      0.68%     96.23% |          97      0.64%     96.86% |          90      0.59%     97.46% |         104      0.69%     98.14% |          89      0.59%     98.73% |         106      0.70%     99.43% |          87      0.57%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15180                      
system.ruby.L1Cache_Controller.M_I.Load  |          46    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           46                      
system.ruby.L1Cache_Controller.M_I.Store |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5520     95.65%     95.65% |          15      0.26%     95.91% |          14      0.24%     96.15% |          14      0.24%     96.40% |          19      0.33%     96.73% |          16      0.28%     97.00% |          17      0.29%     97.30% |          17      0.29%     97.59% |          16      0.28%     97.87% |          18      0.31%     98.18% |          17      0.29%     98.48% |          17      0.29%     98.77% |          15      0.26%     99.03% |          16      0.28%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5771                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4435     86.98%     86.98% |          44      0.86%     87.84% |          44      0.86%     88.70% |          44      0.86%     89.57% |          44      0.86%     90.43% |          44      0.86%     91.29% |          44      0.86%     92.16% |          44      0.86%     93.02% |          44      0.86%     93.88% |          44      0.86%     94.74% |          44      0.86%     95.61% |          44      0.86%     96.47% |          44      0.86%     97.33% |          46      0.90%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |        1338     89.68%     89.68% |          13      0.87%     90.55% |          12      0.80%     91.35% |          11      0.74%     92.09% |          11      0.74%     92.83% |          11      0.74%     93.57% |          11      0.74%     94.30% |          11      0.74%     95.04% |          11      0.74%     95.78% |          11      0.74%     96.51% |          10      0.67%     97.18% |          10      0.67%     97.86% |          12      0.80%     98.66% |           9      0.60%     99.26% |           8      0.54%     99.80% |           3      0.20%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1492                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     93.28%     93.28% |          18      0.43%     93.71% |          17      0.41%     94.12% |          18      0.43%     94.55% |          20      0.48%     95.03% |          19      0.46%     95.49% |          20      0.48%     95.97% |          19      0.46%     96.42% |          18      0.43%     96.86% |          21      0.50%     97.36% |          19      0.46%     97.82% |          18      0.43%     98.25% |          18      0.43%     98.68% |          17      0.41%     99.09% |          19      0.46%     99.54% |          19      0.46%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4167                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119757     87.71%     87.71% |        1067      0.78%     88.49% |        1328      0.97%     89.46% |        1175      0.86%     90.32% |        1001      0.73%     91.05% |        1338      0.98%     92.03% |        1255      0.92%     92.95% |        1060      0.78%     93.73% |        1110      0.81%     94.54% |        1165      0.85%     95.39% |        1023      0.75%     96.14% |         872      0.64%     96.78% |        1148      0.84%     97.62% |         775      0.57%     98.19% |        1230      0.90%     99.09% |        1241      0.91%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       136545                      
system.ruby.L1Cache_Controller.S.Inv     |          25     10.59%     10.59% |          18      7.63%     18.22% |          18      7.63%     25.85% |          16      6.78%     32.63% |          14      5.93%     38.56% |          16      6.78%     45.34% |          18      7.63%     52.97% |          14      5.93%     58.90% |          14      5.93%     64.83% |          14      5.93%     70.76% |          13      5.51%     76.27% |          14      5.93%     82.20% |          11      4.66%     86.86% |          13      5.51%     92.37% |           8      3.39%     95.76% |          10      4.24%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          236                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4420     92.33%     92.33% |          23      0.48%     92.81% |          22      0.46%     93.27% |          22      0.46%     93.73% |          24      0.50%     94.23% |          23      0.48%     94.71% |          24      0.50%     95.22% |          23      0.48%     95.70% |          24      0.50%     96.20% |          25      0.52%     96.72% |          24      0.50%     97.22% |          24      0.50%     97.72% |          27      0.56%     98.29% |          28      0.58%     98.87% |          27      0.56%     99.44% |          27      0.56%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4787                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           2     11.11%     55.56% |           1      5.56%     61.11% |           2     11.11%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           1      5.56%     88.89% |           2     11.11%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           18                      
system.ruby.L1Cache_Controller.S.Load    |          35     25.55%     25.55% |           5      3.65%     29.20% |          10      7.30%     36.50% |           6      4.38%     40.88% |           5      3.65%     44.53% |           7      5.11%     49.64% |           7      5.11%     54.74% |           8      5.84%     60.58% |           5      3.65%     64.23% |          11      8.03%     72.26% |           7      5.11%     77.37% |           6      4.38%     81.75% |          12      8.76%     90.51% |           2      1.46%     91.97% |           7      5.11%     97.08% |           4      2.92%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          137                      
system.ruby.L1Cache_Controller.S.Store   |           2      9.09%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           2      9.09%     68.18% |           2      9.09%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           3     13.64%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           22                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.17%      4.17% |           6     25.00%     29.17% |           1      4.17%     33.33% |           2      8.33%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           0      0.00%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           3     12.50%     79.17% |           1      4.17%     83.33% |           1      4.17%     87.50% |           1      4.17%     91.67% |           2      8.33%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           24                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           2     11.11%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           0      0.00%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           2     11.11%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           1      5.56%     88.89% |           2     11.11%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      8.70%      8.70% |           1      4.35%     13.04% |           2      8.70%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           23                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      8.70%      8.70% |           1      4.35%     13.04% |           2      8.70%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           23                      
system.ruby.L1Cache_Controller.Store     |       16270     87.14%     87.14% |         159      0.85%     87.99% |         179      0.96%     88.95% |         167      0.89%     89.84% |         153      0.82%     90.66% |         179      0.96%     91.62% |         172      0.92%     92.54% |         157      0.84%     93.38% |         162      0.87%     94.25% |         165      0.88%     95.13% |         154      0.82%     95.96% |         142      0.76%     96.72% |         164      0.88%     97.60% |         134      0.72%     98.31% |         170      0.91%     99.22% |         145      0.78%    100.00%
system.ruby.L1Cache_Controller.Store::total        18672                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           5      1.54%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           5      1.54%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5520     95.65%     95.65% |          15      0.26%     95.91% |          14      0.24%     96.15% |          14      0.24%     96.40% |          19      0.33%     96.73% |          16      0.28%     97.00% |          17      0.29%     97.30% |          17      0.29%     97.59% |          16      0.28%     97.87% |          18      0.31%     98.18% |          17      0.29%     98.48% |          17      0.29%     98.77% |          15      0.26%     99.03% |          16      0.28%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5771                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     13.97%     13.97% |           1      0.56%     14.53% |           0      0.00%     14.53% |          11      6.15%     20.67% |           6      3.35%     24.02% |           5      2.79%     26.82% |          13      7.26%     34.08% |           0      0.00%     34.08% |          23     12.85%     46.93% |          57     31.84%     78.77% |           6      3.35%     82.12% |          18     10.06%     92.18% |           5      2.79%     94.97% |           9      5.03%    100.00%
system.ruby.L2Cache_Controller.Ack::total          179                      
system.ruby.L2Cache_Controller.Ack_all   |         119      7.08%      7.08% |         118      7.02%     14.11% |          86      5.12%     19.23% |          63      3.75%     22.98% |          59      3.51%     26.49% |          76      4.52%     31.01% |         136      8.10%     39.11% |         154      9.17%     48.27% |          75      4.46%     52.74% |          72      4.29%     57.02% |         123      7.32%     64.35% |         140      8.33%     72.68% |         161      9.58%     82.26% |          86      5.12%     87.38% |         130      7.74%     95.12% |          82      4.88%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1680                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         368      5.48%      5.48% |         569      8.48%     13.96% |         349      5.20%     19.17% |         407      6.07%     25.23% |         584      8.70%     33.93% |         483      7.20%     41.13% |         241      3.59%     44.72% |         296      4.41%     49.14% |         218      3.25%     52.38% |         206      3.07%     55.45% |         330      4.92%     60.37% |         557      8.30%     68.67% |         904     13.47%     82.15% |         570      8.49%     90.64% |         369      5.50%     96.14% |         259      3.86%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6710                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     58.82%     58.82% |           7     41.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total           17                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          84      6.94%      6.94% |          79      6.53%     13.47% |          75      6.20%     19.67% |          32      2.64%     22.31% |          33      2.73%     25.04% |          31      2.56%     27.60% |          45      3.72%     31.32% |          43      3.55%     34.88% |          34      2.81%     37.69% |          33      2.73%     40.41% |          80      6.61%     47.02% |         276     22.81%     69.83% |         114      9.42%     79.26% |          70      5.79%     85.04% |         102      8.43%     93.47% |          79      6.53%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1210                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      4.76%      4.76% |           2      9.52%     14.29% |           3     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           4     19.05%     47.62% |           1      4.76%     52.38% |           2      9.52%     61.90% |           0      0.00%     61.90% |           0      0.00%     61.90% |           3     14.29%     76.19% |           5     23.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           21                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         124      7.76%      7.76% |         120      7.51%     15.27% |          92      5.76%     21.03% |          70      4.38%     25.41% |          64      4.01%     29.41% |          83      5.19%     34.61% |         145      9.07%     43.68% |         162     10.14%     53.82% |          82      5.13%     58.95% |          79      4.94%     63.89% |         106      6.63%     70.53% |         102      6.38%     76.91% |          84      5.26%     82.17% |          80      5.01%     87.17% |         123      7.70%     94.87% |          82      5.13%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1598                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           16                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          93      8.36%      8.36% |          88      7.91%     16.26% |          49      4.40%     20.66% |          37      3.32%     23.99% |          37      3.32%     27.31% |          28      2.52%     29.83% |          21      1.89%     31.72% |          50      4.49%     36.21% |          30      2.70%     38.90% |          35      3.14%     42.05% |          69      6.20%     48.25% |          82      7.37%     55.62% |         325     29.20%     84.82% |          54      4.85%     89.67% |          81      7.28%     96.95% |          34      3.05%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1113                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     14.53%     14.53% |           0      0.00%     14.53% |           0      0.00%     14.53% |          10      5.81%     20.35% |           6      3.49%     23.84% |           5      2.91%     26.74% |          12      6.98%     33.72% |           0      0.00%     33.72% |          22     12.79%     46.51% |          57     33.14%     79.65% |           6      3.49%     83.14% |          16      9.30%     92.44% |           5      2.91%     95.35% |           8      4.65%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          172                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         117      7.82%      7.82% |         116      7.75%     15.56% |          85      5.68%     21.24% |          62      4.14%     25.38% |          59      3.94%     29.33% |          75      5.01%     34.34% |         136      9.08%     43.42% |         154     10.29%     53.71% |          74      4.94%     58.65% |          71      4.74%     63.39% |          99      6.61%     70.01% |          98      6.55%     76.55% |          82      5.48%     82.03% |          76      5.08%     87.11% |         117      7.82%     94.92% |          76      5.08%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1497                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            3                      
system.ruby.L2Cache_Controller.L1_GETS   |         232      4.93%      4.93% |         421      8.94%     13.87% |         223      4.74%     18.61% |         318      6.76%     25.37% |         505     10.73%     36.10% |         356      7.56%     43.66% |         149      3.17%     46.82% |         197      4.19%     51.01% |         123      2.61%     53.62% |         145      3.08%     56.70% |         247      5.25%     61.95% |         284      6.03%     67.98% |         755     16.04%     84.02% |         428      9.09%     93.12% |         152      3.23%     96.35% |         172      3.65%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4707                      
system.ruby.L2Cache_Controller.L1_GETX   |         145      5.99%      5.99% |         164      6.77%     12.76% |         126      5.20%     17.97% |          90      3.72%     21.69% |          79      3.26%     24.95% |         128      5.29%     30.24% |          92      3.80%     34.04% |         115      4.75%     38.79% |          96      3.97%     42.75% |          61      2.52%     45.27% |         100      4.13%     49.40% |         366     15.12%     64.52% |         260     10.74%     75.26% |         144      5.95%     81.21% |         218      9.00%     90.21% |         237      9.79%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2421                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.53%      5.53% |         270      5.22%     10.75% |         486      9.40%     20.15% |         209      4.04%     24.19% |         159      3.07%     27.26% |         448      8.66%     35.92% |         283      5.47%     41.40% |         316      6.11%     47.51% |         289      5.59%     53.09% |         317      6.13%     59.22% |         302      5.84%     65.06% |         280      5.41%     70.48% |         195      3.77%     74.25% |         470      9.09%     83.33% |         572     11.06%     94.39% |         290      5.61%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5172                      
system.ruby.L2Cache_Controller.L1_PUTX   |         323      5.60%      5.60% |         539      9.34%     14.94% |         289      5.01%     19.94% |         403      6.98%     26.93% |         572      9.91%     36.84% |         476      8.25%     45.09% |         234      4.05%     49.14% |         285      4.94%     54.08% |         214      3.71%     57.79% |         201      3.48%     61.27% |         290      5.03%     66.30% |         287      4.97%     71.27% |         568      9.84%     81.11% |         531      9.20%     90.31% |         342      5.93%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5771                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           6     15.00%     15.00% |           0      0.00%     15.00% |          15     37.50%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           0      0.00%     52.50% |           1      2.50%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |          18     45.00%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           40                      
system.ruby.L2Cache_Controller.L2_Replacement |          92      9.80%      9.80% |          74      7.88%     17.68% |          66      7.03%     24.71% |          36      3.83%     28.54% |          31      3.30%     31.84% |          28      2.98%     34.82% |          45      4.79%     39.62% |          39      4.15%     43.77% |          31      3.30%     47.07% |          36      3.83%     50.91% |          73      7.77%     58.68% |          58      6.18%     64.86% |          72      7.67%     72.52% |          70      7.45%     79.98% |         106     11.29%     91.27% |          82      8.73%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          939                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         193      6.59%      6.59% |         197      6.72%     13.31% |         134      4.57%     17.88% |          87      2.97%     20.85% |          87      2.97%     23.82% |          98      3.34%     27.17% |         150      5.12%     32.29% |         200      6.83%     39.11% |          99      3.38%     42.49% |          95      3.24%     45.73% |         166      5.67%     51.40% |         450     15.36%     66.76% |         575     19.62%     86.38% |         118      4.03%     90.41% |         184      6.28%     96.69% |          97      3.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         2930                      
system.ruby.L2Cache_Controller.M.L1_GETS |         131      3.95%      3.95% |         317      9.57%     13.52% |         159      4.80%     18.32% |         280      8.45%     26.77% |         468     14.12%     40.89% |         327      9.87%     50.75% |         128      3.86%     54.62% |         131      3.95%     58.57% |          92      2.78%     61.35% |         110      3.32%     64.67% |         161      4.86%     69.52% |         169      5.10%     74.62% |         329      9.93%     84.55% |         372     11.23%     95.78% |          70      2.11%     97.89% |          70      2.11%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3314                      
system.ruby.L2Cache_Controller.M.L1_GETX |          39      3.97%      3.97% |          72      7.32%     11.29% |          51      5.19%     16.48% |          55      5.60%     22.08% |          39      3.97%     26.04% |          94      9.56%     35.61% |          46      4.68%     40.28% |          72      7.32%     47.61% |          61      6.21%     53.81% |          28      2.85%     56.66% |          20      2.03%     58.70% |          30      3.05%     61.75% |         141     14.34%     76.09% |          74      7.53%     83.62% |         116     11.80%     95.42% |          45      4.58%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          983                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.36%     10.36% |          73      8.50%     18.86% |          52      6.05%     24.91% |          35      4.07%     28.99% |          31      3.61%     32.60% |          27      3.14%     35.74% |          44      5.12%     40.86% |          39      4.54%     45.40% |          30      3.49%     48.89% |          34      3.96%     52.85% |          71      8.27%     61.12% |          57      6.64%     67.75% |          55      6.40%     74.16% |          52      6.05%     80.21% |          95     11.06%     91.27% |          75      8.73%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          859                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          58     11.13%     11.13% |          69     13.24%     24.38% |          23      4.41%     28.79% |          25      4.80%     33.59% |          28      5.37%     38.96% |          23      4.41%     43.38% |          11      2.11%     45.49% |          38      7.29%     52.78% |          25      4.80%     57.58% |          24      4.61%     62.19% |          29      5.57%     67.75% |          27      5.18%     72.94% |          38      7.29%     80.23% |          28      5.37%     85.60% |          55     10.56%     96.16% |          20      3.84%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          521                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.60%      0.60% |           1      0.60%      1.19% |           1      0.60%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |           0      0.00%      1.79% |          23     13.69%     15.48% |          42     25.00%     40.48% |          79     47.02%     87.50% |           8      4.76%     92.26% |          12      7.14%     99.40% |           1      0.60%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          168                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     46.67%     46.67% |           8     53.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          17      3.14%      3.14% |          11      2.03%      5.18% |          25      4.62%      9.80% |           0      0.00%      9.80% |           0      0.00%      9.80% |           0      0.00%      9.80% |           3      0.55%     10.35% |           8      1.48%     11.83% |           0      0.00%     11.83% |           0      0.00%     11.83% |          15      2.77%     14.60% |         219     40.48%     55.08% |         237     43.81%     98.89% |           6      1.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          541                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           8     15.69%     15.69% |           0      0.00%     15.69% |          15     29.41%     45.10% |           1      1.96%     47.06% |           0      0.00%     47.06% |           1      1.96%     49.02% |           0      0.00%     49.02% |           0      0.00%     49.02% |           1      1.96%     50.98% |           0      0.00%     50.98% |           1      1.96%     52.94% |           1      1.96%     54.90% |           0      0.00%     54.90% |           2      3.92%     58.82% |           1      1.96%     60.78% |          20     39.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           51                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     25.93%     25.93% |          13     24.07%     50.00% |           0      0.00%     50.00% |           3      5.56%     55.56% |           7     12.96%     68.52% |           3      5.56%     74.07% |           1      1.85%     75.93% |           0      0.00%     75.93% |           1      1.85%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |          12     22.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           54                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         323      5.60%      5.60% |         539      9.34%     14.94% |         289      5.01%     19.94% |         403      6.98%     26.93% |         572      9.91%     36.84% |         476      8.25%     45.09% |         234      4.05%     49.14% |         285      4.94%     54.08% |         214      3.71%     57.79% |         201      3.48%     61.27% |         290      5.03%     66.30% |         287      4.97%     71.27% |         568      9.84%     81.11% |         531      9.20%     90.31% |         342      5.93%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5771                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      4.11%      4.11% |           1      1.37%      5.48% |          14     19.18%     24.66% |           0      0.00%     24.66% |           0      0.00%     24.66% |           0      0.00%     24.66% |           1      1.37%     26.03% |           0      0.00%     26.03% |           0      0.00%     26.03% |           2      2.74%     28.77% |           1      1.37%     30.14% |           1      1.37%     31.51% |          17     23.29%     54.79% |          16     21.92%     76.71% |          11     15.07%     91.78% |           6      8.22%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           73                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          18      2.52%      2.52% |          12      1.68%      4.21% |          26      3.65%      7.85% |           0      0.00%      7.85% |           0      0.00%      7.85% |           0      0.00%      7.85% |           3      0.42%      8.27% |           8      1.12%      9.40% |           0      0.00%      9.40% |           0      0.00%      9.40% |          38      5.33%     14.73% |         263     36.89%     51.61% |         318     44.60%     96.21% |          14      1.96%     98.18% |          12      1.68%     99.86% |           1      0.14%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          713                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           4     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      3.08%      3.08% |           0      0.00%      3.08% |          14     21.54%     24.62% |           0      0.00%     24.62% |           0      0.00%     24.62% |           0      0.00%     24.62% |           1      1.54%     26.15% |           0      0.00%     26.15% |           0      0.00%     26.15% |           1      1.54%     27.69% |           1      1.54%     29.23% |           1      1.54%     30.77% |          17     26.15%     56.92% |          16     24.62%     81.54% |          10     15.38%     96.92% |           2      3.08%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           65                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      5.00%      5.00% |           0      0.00%      5.00% |           2     10.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          15     75.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           20                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          20    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           20                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      4.76%      4.76% |           0      0.00%      4.76% |           2      9.52%     14.29% |           1      4.76%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |          15     71.43%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           21                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           6     25.00%     25.00% |           0      0.00%     25.00% |          13     54.17%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           0      0.00%     79.17% |           5     20.83%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           24                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         361      5.41%      5.41% |         569      8.53%     13.95% |         334      5.01%     18.96% |         407      6.10%     25.06% |         584      8.76%     33.82% |         483      7.24%     41.06% |         241      3.61%     44.68% |         296      4.44%     49.12% |         218      3.27%     52.38% |         206      3.09%     55.47% |         330      4.95%     60.42% |         556      8.34%     68.76% |         904     13.56%     82.32% |         570      8.55%     90.87% |         369      5.53%     96.40% |         240      3.60%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6668                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           6      9.52%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |          57     90.48%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           63                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          45     29.22%     29.22% |         109     70.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          154                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           7     23.33%     23.33% |           0      0.00%     23.33% |          13     43.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      3.33%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           2      6.67%     80.00% |           1      3.33%     83.33% |           5     16.67%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           30                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     10.00%     10.00% |          90     90.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          100                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          55     93.22%     93.22% |           4      6.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           59                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            5                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         285      7.79%      7.79% |         271      7.41%     15.20% |         200      5.47%     20.67% |         123      3.36%     24.03% |         118      3.23%     27.26% |         126      3.44%     30.70% |         195      5.33%     36.03% |         239      6.53%     42.56% |         130      3.55%     46.12% |         131      3.58%     49.70% |         239      6.53%     56.23% |         441     12.06%     68.29% |         503     13.75%     82.04% |         188      5.14%     87.18% |         290      7.93%     95.11% |         179      4.89%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3658                      
system.ruby.L2Cache_Controller.Mem_Ack   |         285      7.79%      7.79% |         271      7.41%     15.20% |         200      5.47%     20.67% |         123      3.36%     24.03% |         118      3.23%     27.26% |         126      3.44%     30.70% |         195      5.33%     36.03% |         239      6.53%     42.56% |         130      3.55%     46.12% |         131      3.58%     49.70% |         239      6.53%     56.23% |         441     12.06%     68.29% |         503     13.75%     82.04% |         188      5.14%     87.18% |         290      7.93%     95.11% |         179      4.89%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3658                      
system.ruby.L2Cache_Controller.Mem_Data  |         301      7.68%      7.68% |         287      7.32%     15.00% |         216      5.51%     20.50% |         139      3.55%     24.05% |         134      3.42%     27.47% |         142      3.62%     31.09% |         211      5.38%     36.47% |         255      6.50%     42.97% |         146      3.72%     46.70% |         147      3.75%     50.45% |         255      6.50%     56.95% |         460     11.73%     68.68% |         523     13.34%     82.02% |         204      5.20%     87.22% |         306      7.80%     95.03% |         195      4.97%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         3921                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          93      8.30%      8.30% |          89      7.95%     16.25% |          49      4.38%     20.62% |          37      3.30%     23.93% |          37      3.30%     27.23% |          28      2.50%     29.73% |          21      1.88%     31.61% |          51      4.55%     36.16% |          30      2.68%     38.84% |          35      3.12%     41.96% |          70      6.25%     48.21% |          83      7.41%     55.62% |         328     29.29%     84.91% |          54      4.82%     89.73% |          81      7.23%     96.96% |          34      3.04%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1120                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          84      6.93%      6.93% |          79      6.52%     13.45% |          75      6.19%     19.64% |          32      2.64%     22.28% |          33      2.72%     25.00% |          31      2.56%     27.56% |          45      3.71%     31.27% |          43      3.55%     34.82% |          34      2.81%     37.62% |          33      2.72%     40.35% |          80      6.60%     46.95% |         278     22.94%     69.88% |         114      9.41%     79.29% |          70      5.78%     85.07% |         102      8.42%     93.48% |          79      6.52%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1212                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         124      7.78%      7.78% |         119      7.47%     15.24% |          92      5.77%     21.02% |          70      4.39%     25.41% |          64      4.02%     29.42% |          83      5.21%     34.63% |         145      9.10%     43.73% |         161     10.10%     53.83% |          82      5.14%     58.97% |          79      4.96%     63.93% |         105      6.59%     70.51% |         101      6.34%     76.85% |          84      5.27%     82.12% |          80      5.02%     87.14% |         123      7.72%     94.86% |          82      5.14%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1594                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          10     16.39%     16.39% |           0      0.00%     16.39% |           0      0.00%     16.39% |           0      0.00%     16.39% |           0      0.00%     16.39% |           0      0.00%     16.39% |          13     21.31%     37.70% |           0      0.00%     37.70% |           0      0.00%     37.70% |          14     22.95%     60.66% |          13     21.31%     81.97% |           0      0.00%     81.97% |           0      0.00%     81.97% |           0      0.00%     81.97% |          11     18.03%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           61                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         161      4.54%      4.54% |         149      4.20%      8.73% |         391     11.02%     19.75% |         139      3.92%     23.67% |          95      2.68%     26.35% |         361     10.17%     36.52% |         135      3.80%     40.32% |         153      4.31%     44.63% |         207      5.83%     50.46% |         238      6.71%     57.17% |         193      5.44%     62.61% |         170      4.79%     67.40% |         111      3.13%     70.53% |         389     10.96%     81.49% |         449     12.65%     94.14% |         208      5.86%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3549                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           6     15.79%     15.79% |           0      0.00%     15.79% |          15     39.47%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           1      2.63%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |          16     42.11%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           38                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         117      7.82%      7.82% |         116      7.75%     15.56% |          85      5.68%     21.24% |          62      4.14%     25.38% |          59      3.94%     29.33% |          75      5.01%     34.34% |         136      9.08%     43.42% |         154     10.29%     53.71% |          74      4.94%     58.65% |          71      4.74%     63.39% |          99      6.61%     70.01% |          98      6.55%     76.55% |          82      5.48%     82.03% |          76      5.08%     87.11% |         117      7.82%     94.92% |          76      5.08%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1497                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           7     16.67%     16.67% |           0      0.00%     16.67% |          15     35.71%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           1      2.38%     54.76% |           0      0.00%     54.76% |           0      0.00%     54.76% |           0      0.00%     54.76% |          19     45.24%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           42                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           21                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            7                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           8     15.69%     15.69% |           0      0.00%     15.69% |          15     29.41%     45.10% |           1      1.96%     47.06% |           0      0.00%     47.06% |           1      1.96%     49.02% |           0      0.00%     49.02% |           0      0.00%     49.02% |           1      1.96%     50.98% |           0      0.00%     50.98% |           1      1.96%     52.94% |           1      1.96%     54.90% |           0      0.00%     54.90% |           2      3.92%     58.82% |           1      1.96%     60.78% |          20     39.22%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           51                      
system.ruby.L2Cache_Controller.WB_Data   |          26      4.00%      4.00% |          11      1.69%      5.69% |          54      8.31%     14.00% |           0      0.00%     14.00% |           0      0.00%     14.00% |           0      0.00%     14.00% |           4      0.62%     14.62% |           8      1.23%     15.85% |           0      0.00%     15.85% |           1      0.15%     16.00% |          17      2.62%     18.62% |         221     34.00%     52.62% |         254     39.08%     91.69% |          22      3.38%     95.08% |          10      1.54%     96.62% |          22      3.38%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          650                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            7                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        18452                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       18452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        18452                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        23000                      
system.ruby.LD.latency_hist_seqr::mean      28.068913                      
system.ruby.LD.latency_hist_seqr::gmean      2.536649                      
system.ruby.LD.latency_hist_seqr::stdev     77.397547                      
system.ruby.LD.latency_hist_seqr         |       22322     97.05%     97.05% |         627      2.73%     99.78% |          25      0.11%     99.89% |           8      0.03%     99.92% |           5      0.02%     99.94% |          13      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         23000                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4548                      
system.ruby.LD.miss_latency_hist_seqr::mean   137.892040                      
system.ruby.LD.miss_latency_hist_seqr::gmean   110.767487                      
system.ruby.LD.miss_latency_hist_seqr::stdev   123.541434                      
system.ruby.LD.miss_latency_hist_seqr    |        3870     85.09%     85.09% |         627     13.79%     98.88% |          25      0.55%     99.43% |           8      0.18%     99.60% |           5      0.11%     99.71% |          13      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4548                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          261                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          261                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    74.321739                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.485378                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   244.655176                      
system.ruby.Load_Linked.latency_hist_seqr |         325     94.20%     94.20% |           6      1.74%     95.94% |           1      0.29%     96.23% |           3      0.87%     97.10% |           4      1.16%     98.26% |           3      0.87%     99.13% |           3      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           84                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   302.142857                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   168.693230                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   422.664444                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          64     76.19%     76.19% |           6      7.14%     83.33% |           1      1.19%     84.52% |           3      3.57%     88.10% |           4      4.76%     92.86% |           3      3.57%     96.43% |           3      3.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           84                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16132                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16132    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16132                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18336                      
system.ruby.ST.latency_hist_seqr::mean      24.396597                      
system.ruby.ST.latency_hist_seqr::gmean      1.836895                      
system.ruby.ST.latency_hist_seqr::stdev     81.924597                      
system.ruby.ST.latency_hist_seqr         |       17620     96.10%     96.10% |         667      3.64%     99.73% |          25      0.14%     99.87% |           8      0.04%     99.91% |           0      0.00%     99.91% |          16      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18336                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2204                      
system.ruby.ST.miss_latency_hist_seqr::mean   195.646098                      
system.ruby.ST.miss_latency_hist_seqr::gmean   157.408728                      
system.ruby.ST.miss_latency_hist_seqr::stdev   150.036878                      
system.ruby.ST.miss_latency_hist_seqr    |        1488     67.51%     67.51% |         667     30.26%     97.78% |          25      1.13%     98.91% |           8      0.36%     99.27% |           0      0.00%     99.27% |          16      0.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2204                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  55096                       # delay histogram for all message
system.ruby.delayHist::mean                 33.438290                       # delay histogram for all message
system.ruby.delayHist::gmean                29.582883                       # delay histogram for all message
system.ruby.delayHist::stdev                17.835969                       # delay histogram for all message
system.ruby.delayHist                    |       27406     49.74%     49.74% |       24030     43.61%     93.36% |        3288      5.97%     99.32% |         205      0.37%     99.70% |          93      0.17%     99.87% |          47      0.09%     99.95% |          18      0.03%     99.98% |           8      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    55096                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24542                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.298509                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       29.661158                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       18.665414                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3637     14.82%     14.82% |        8570     34.92%     49.74% |        7421     30.24%     79.98% |        2154      8.78%     88.75% |        2235      9.11%     97.86% |         521      2.12%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24542                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         27923                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        33.079827                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.918030                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       17.009117                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       13644     48.86%     48.86% |       13474     48.25%     97.12% |         486      1.74%     98.86% |         170      0.61%     99.47% |          77      0.28%     99.74% |          45      0.16%     99.90% |          18      0.06%     99.97% |           8      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           27923                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2631                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        29.218548                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       25.610102                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       17.766775                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        1555     59.10%     59.10% |         981     37.29%     96.39% |          46      1.75%     98.14% |          31      1.18%     99.32% |          16      0.61%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2631                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11430.454620                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   604.467835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.716323                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000502                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 13348.344225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000580                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17070.843210                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002265                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   573.679671                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.641517                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 17612.490577                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 17424.672540                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002804                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   585.489364                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000938                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.949543                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 18195.362673                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11186.209554                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   688.690481                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000929                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.877083                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 11738.525843                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       171720                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      171720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       171720                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36560                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5569                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124196                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119757                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4439                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.094373                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.452469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           48                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.096621                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7216.353207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13766.659050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001917                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   996.047594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009112                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17561.434039                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.019075                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62744.786599                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003264                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.769128                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          358                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          273                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           85                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1115                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1067                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000864                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   119.253640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000464                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   257.555277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3663.643927                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   239.507923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3958.538053                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14932.676270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   119.208757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          343                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          258                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           85                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1071                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1023                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000830                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    46.419132                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000477                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   113.705370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1807.256212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    87.657277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1859.350353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5672.004082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    46.377769                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          304                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          214                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses          920                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits          872                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000718                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    38.252939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000504                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   100.955760                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1843.177555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    72.083807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1870.144519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4634.091145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    38.211576                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          377                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          288                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1196                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1148                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000923                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.469285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000427                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    76.604447                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  1451.752094                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    53.300713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1181.482166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3636.619302                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.413840                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          275                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          203                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           72                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses          829                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits          775                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000648                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.680056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000441                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    64.788300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   520.430022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    40.821285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   996.326380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2649.886689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.628132                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          398                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          309                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1275                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1230                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000982                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.113486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000516                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    58.072760                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   344.276755                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    23.019765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   763.362317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1657.934660                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.065082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          321                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          249                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           72                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1290                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1241                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.000945                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.877530                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    39.890755                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   188.317934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    12.307815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   418.771165                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000901                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   760.645578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.829126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          427                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          338                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1376                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1328                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001058                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   111.394593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000441                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   241.913748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3871.515878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   215.054815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4408.145681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13999.865114                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   111.353229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          385                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          298                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1223                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1175                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000943                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   103.276510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   227.372603                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  4313.968533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   197.773711                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4662.128439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12955.080572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   103.235147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          339                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          255                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           84                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1050                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1001                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000815                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    95.245262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   216.049297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3729.266233                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   183.901128                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2207.025710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11919.120223                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    95.196858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          428                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          336                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1386                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1338                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001064                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    87.385921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000500                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   195.599345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  2987.944486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   172.249554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2517.307825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10921.197782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    87.341037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          406                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          319                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1304                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1255                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001003                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    79.357313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   179.346752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  2778.823998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   160.964678                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2705.301068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9899.093295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    79.315949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          353                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          268                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           85                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1107                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1060                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000857                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    71.385029                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000476                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   160.909820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2987.117521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   136.797593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2925.823981                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8848.150592                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    71.343666                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          369                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          284                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           85                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1158                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1110                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    63.712557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000471                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   148.946994                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  2101.535440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   120.119632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1939.070612                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7878.014974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    63.664153                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          381                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          292                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1213                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1165                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    54.651624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   132.002665                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  2386.141508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   102.680995                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1924.618606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6740.219675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    54.606740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.536621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   481.304620                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000814                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 11975.550698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          662                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          338                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          324                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001155                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   732.951382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000429                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14661.333445                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5516.025240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.227185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   467.162734                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000818                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 16800.897085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          548                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          307                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001540                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   740.985564                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000403                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14133.514043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8222.007100                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.548174                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   637.787967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 23660.283492                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          388                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          260                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001781                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   749.076364                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17230.691068                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16439.998116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1005.357588                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.001063                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   642.518357                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.007636                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28053.946662                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          141                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          852                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          383                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          469                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           22                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.012021                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   901.580028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000774                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16768.435037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19773.641818                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001052                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1009.244575                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000776                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   583.423247                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.012424                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 22980.673304                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          240                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1107                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          581                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          526                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           53                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.020925                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   932.482388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22672.252203                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13985.724047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.919858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000164                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   616.013213                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001014                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 21759.026745                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses         1041                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          835                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          206                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001647                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   822.722005                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22610.325614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16659.298986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000359                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.764965                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   517.305159                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000753                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 27409.123400                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          942                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          635                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          307                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001510                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   757.204420                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000435                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14659.655436                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19504.587515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.131313                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   532.464995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011796                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 30171.601812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          137                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          580                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          353                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          227                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001085                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   844.779556                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15371.328131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000164                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21634.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.997946                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   529.910145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000668                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 17629.380928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          850                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          616                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          234                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001501                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   765.315756                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000341                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23289.334112                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11184.121738                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.832786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   512.669231                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000598                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 21276.295239                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          617                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          474                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001021                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   749.423112                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23029.954740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13935.621522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.405546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   459.536026                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000772                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 16081.797462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          602                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001277                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   746.006964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17780.236822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000343                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8199.353450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.056562                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   570.363265                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 16516.202723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          782                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          150                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001507                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   762.664977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17266.524105                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11067.107297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.216735                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   505.247286                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000540                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 22129.471566                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses          522                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          309                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          213                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000926                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   735.138069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20390.148760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13931.814911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   992.149753                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   518.564836                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23359.880997                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          628                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          369                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          259                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001119                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   701.076915                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 17953.159049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16434.734399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.507746                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time  1463.379301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000424                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 16494.937524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          508                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          360                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000828                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   700.799692                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20268.041950                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10770.839677                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.365174                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   480.167272                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000425                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 20833.053166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          376                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000801                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   703.169434                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19870.148819                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13712.654853                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         183720                      
system.ruby.latency_hist_seqr::mean         10.545923                      
system.ruby.latency_hist_seqr::gmean         1.362330                      
system.ruby.latency_hist_seqr::stdev        50.961901                      
system.ruby.latency_hist_seqr            |      181849     98.98%     98.98% |        1692      0.92%     99.90% |          70      0.04%     99.94% |          27      0.01%     99.96% |          18      0.01%     99.97% |          61      0.03%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           183720                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12000                      
system.ruby.miss_latency_hist_seqr::mean   147.148083                      
system.ruby.miss_latency_hist_seqr::gmean   113.726328                      
system.ruby.miss_latency_hist_seqr::stdev   140.709369                      
system.ruby.miss_latency_hist_seqr       |       10129     84.41%     84.41% |        1692     14.10%     98.51% |          70      0.58%     99.09% |          27      0.22%     99.32% |          18      0.15%     99.47% |          61      0.51%     99.97% |           3      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12000                      
system.ruby.network.average_flit_latency    33.233970                      
system.ruby.network.average_flit_network_latency    28.616335                      
system.ruby.network.average_flit_queueing_latency     4.617634                      
system.ruby.network.average_flit_vnet_latency |   31.364578                       |   28.226104                       |   23.657049                      
system.ruby.network.average_flit_vqueue_latency |    6.513706                       |    4.261198                       |    2.158433                      
system.ruby.network.average_hops             2.875088                      
system.ruby.network.average_packet_latency    33.769216                      
system.ruby.network.average_packet_network_latency    28.706200                      
system.ruby.network.average_packet_queueing_latency     5.063016                      
system.ruby.network.average_packet_vnet_latency |   28.283121                       |   30.498543                       |   23.657049                      
system.ruby.network.average_packet_vqueue_latency |    8.583840                       |    3.506744                       |    2.158433                      
system.ruby.network.avg_link_utilization     0.413932                      
system.ruby.network.avg_vc_load          |    0.090470     21.86%     21.86% |    0.297228     71.81%     93.66% |    0.026234      6.34%    100.00%
system.ruby.network.avg_vc_load::total       0.413932                      
system.ruby.network.ext_in_link_utilization       144731                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       144695                      
system.ruby.network.flit_network_latency |      993128                       |     2925297                       |      222187                      
system.ruby.network.flit_queueing_latency |      206250                       |      441622                       |       20272                      
system.ruby.network.flits_injected       |       31666     21.88%     21.88% |      103684     71.63%     93.51% |        9393      6.49%    100.00%
system.ruby.network.flits_injected::total       144743                      
system.ruby.network.flits_received       |       31664     21.88%     21.88% |      103638     71.63%     93.51% |        9392      6.49%    100.00%
system.ruby.network.flits_received::total       144694                      
system.ruby.network.int_link_utilization       416082                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      613970                       |      963205                       |      222187                      
system.ruby.network.packet_queueing_latency |      186338                       |      110750                       |       20272                      
system.ruby.network.packets_injected     |       21710     34.63%     34.63% |       31592     50.39%     85.02% |        9393     14.98%    100.00%
system.ruby.network.packets_injected::total        62695                      
system.ruby.network.packets_received     |       21708     34.63%     34.63% |       31582     50.38%     85.02% |        9392     14.98%    100.00%
system.ruby.network.packets_received::total        62682                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       103421                      
system.ruby.network.routers00.buffer_writes       103421                      
system.ruby.network.routers00.crossbar_activity       103419                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       103510                      
system.ruby.network.routers00.sw_output_arbiter_activity       103419                      
system.ruby.network.routers01.buffer_reads        48658                      
system.ruby.network.routers01.buffer_writes        48658                      
system.ruby.network.routers01.crossbar_activity        48658                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        48682                      
system.ruby.network.routers01.sw_output_arbiter_activity        48658                      
system.ruby.network.routers02.buffer_reads        34443                      
system.ruby.network.routers02.buffer_writes        34443                      
system.ruby.network.routers02.crossbar_activity        34443                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34495                      
system.ruby.network.routers02.sw_output_arbiter_activity        34443                      
system.ruby.network.routers03.buffer_reads        23929                      
system.ruby.network.routers03.buffer_writes        23929                      
system.ruby.network.routers03.crossbar_activity        23929                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        23960                      
system.ruby.network.routers03.sw_output_arbiter_activity        23929                      
system.ruby.network.routers04.buffer_reads        59552                      
system.ruby.network.routers04.buffer_writes        59552                      
system.ruby.network.routers04.crossbar_activity        59551                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        59652                      
system.ruby.network.routers04.sw_output_arbiter_activity        59551                      
system.ruby.network.routers05.buffer_reads        25105                      
system.ruby.network.routers05.buffer_writes        25105                      
system.ruby.network.routers05.crossbar_activity        25104                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25117                      
system.ruby.network.routers05.sw_output_arbiter_activity        25104                      
system.ruby.network.routers06.buffer_reads        19671                      
system.ruby.network.routers06.buffer_writes        19671                      
system.ruby.network.routers06.crossbar_activity        19671                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        19701                      
system.ruby.network.routers06.sw_output_arbiter_activity        19671                      
system.ruby.network.routers07.buffer_reads        18982                      
system.ruby.network.routers07.buffer_writes        18982                      
system.ruby.network.routers07.crossbar_activity        18982                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        19074                      
system.ruby.network.routers07.sw_output_arbiter_activity        18982                      
system.ruby.network.routers08.buffer_reads        43905                      
system.ruby.network.routers08.buffer_writes        43905                      
system.ruby.network.routers08.crossbar_activity        43899                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        44183                      
system.ruby.network.routers08.sw_output_arbiter_activity        43899                      
system.ruby.network.routers09.buffer_reads        21528                      
system.ruby.network.routers09.buffer_writes        21528                      
system.ruby.network.routers09.crossbar_activity        21528                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        21561                      
system.ruby.network.routers09.sw_output_arbiter_activity        21528                      
system.ruby.network.routers10.buffer_reads        22208                      
system.ruby.network.routers10.buffer_writes        22208                      
system.ruby.network.routers10.crossbar_activity        22206                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        22269                      
system.ruby.network.routers10.sw_output_arbiter_activity        22206                      
system.ruby.network.routers11.buffer_reads        23130                      
system.ruby.network.routers11.buffer_writes        23130                      
system.ruby.network.routers11.crossbar_activity        23127                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        23317                      
system.ruby.network.routers11.sw_output_arbiter_activity        23127                      
system.ruby.network.routers12.buffer_reads        39895                      
system.ruby.network.routers12.buffer_writes        39895                      
system.ruby.network.routers12.crossbar_activity        39888                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        40106                      
system.ruby.network.routers12.sw_output_arbiter_activity        39888                      
system.ruby.network.routers13.buffer_reads        30092                      
system.ruby.network.routers13.buffer_writes        30092                      
system.ruby.network.routers13.crossbar_activity        30091                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        30154                      
system.ruby.network.routers13.sw_output_arbiter_activity        30091                      
system.ruby.network.routers14.buffer_reads        25644                      
system.ruby.network.routers14.buffer_writes        25644                      
system.ruby.network.routers14.crossbar_activity        25640                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        25695                      
system.ruby.network.routers14.sw_output_arbiter_activity        25640                      
system.ruby.network.routers15.buffer_reads        20646                      
system.ruby.network.routers15.buffer_writes        20646                      
system.ruby.network.routers15.crossbar_activity        20644                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        20765                      
system.ruby.network.routers15.sw_output_arbiter_activity        20644                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       183735                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      183735    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       183735                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    852202500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
