/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [32:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~celloutsig_1_0z;
  assign celloutsig_1_13z = ~in_data[171];
  assign celloutsig_0_12z = ~((celloutsig_0_11z[4] | celloutsig_0_11z[2]) & in_data[92]);
  assign celloutsig_1_1z = in_data[135] | in_data[104];
  assign celloutsig_0_3z = celloutsig_0_1z[13] | in_data[35];
  reg [7:0] _05_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 8'h00;
    else _05_ <= celloutsig_0_11z;
  assign out_data[7:0] = _05_;
  assign celloutsig_1_3z = { in_data[160:156], celloutsig_1_1z } & { in_data[114:110], celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[169:143], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } & in_data[171:139];
  assign celloutsig_0_1z = in_data[84:67] / { 1'h1, in_data[65:49] };
  assign celloutsig_0_11z = { celloutsig_0_7z[10:5], celloutsig_0_10z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[5:0], celloutsig_0_9z };
  assign celloutsig_1_9z = celloutsig_1_3z[4:1] / { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_4z[8:0] && { in_data[67:60], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[133:131], celloutsig_1_0z } && { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[139:137], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } && { in_data[126:109], celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[154:152] && celloutsig_1_5z[15:13];
  assign celloutsig_0_4z = { celloutsig_0_1z[11:9], celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[7:5], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_4z % { 1'h1, celloutsig_0_6z[11:8], 6'h3f };
  assign celloutsig_0_2z = celloutsig_0_1z[12:6] % { 1'h1, celloutsig_0_1z[11:7], in_data[0] };
  assign celloutsig_0_14z = ~ { in_data[70:64], celloutsig_0_12z };
  assign celloutsig_0_10z = & in_data[62:47];
  assign celloutsig_0_0z = ^ in_data[19:0];
  assign celloutsig_1_18z = ^ { celloutsig_1_9z[1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_9z = ^ { celloutsig_0_4z[9:6], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = ^ in_data[166:158];
  assign celloutsig_1_14z = ^ celloutsig_1_3z;
  assign celloutsig_1_19z = { celloutsig_1_5z[23:21], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_1z } ~^ { in_data[160:155], celloutsig_1_14z };
  assign { celloutsig_0_6z[0], celloutsig_0_6z[8], celloutsig_0_6z[14:9] } = { celloutsig_0_5z, celloutsig_0_3z, in_data[42:37] } ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z[5:0] };
  assign celloutsig_0_6z[7:1] = 7'h7f;
  assign { out_data[128], out_data[102:96], out_data[39:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
