$date
	Thu Sep 22 14:25:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! clk $end
$var reg 4 " addr [3:0] $end
$var reg 1 # rst_n $end
$var integer 32 $ i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
bx "
0!
$end
#10000000
1!
#15000000
0!
#20000000
b100 "
1!
#25000000
0!
#30000000
b11 "
1!
#35000000
0!
#40000000
b100 "
b1 $
1#
1!
#45000000
0!
#50000000
b10 $
b11 "
1!
#55000000
0!
#60000000
b100 "
1!
#65000000
0!
#70000000
b11 $
b10 "
1!
#75000000
0!
#80000000
b100 "
1!
#85000000
0!
#90000000
b100 $
b1 "
1!
#95000000
0!
#100000000
b100 "
1!
#105000000
0!
#110000000
b101 $
b0 "
1!
#115000000
0!
#120000000
1!
#125000000
0!
#130000000
b100 "
1!
#135000000
0!
#140000000
b1100 "
1!
#145000000
0!
#150000000
b100 "
1!
#155000000
0!
#160000000
b1101 "
1!
#165000000
0!
#170000000
b0z11 "
1!
#175000000
0!
#180000000
b0 "
1!
#185000000
0!
#190000000
bx1x "
1!
#195000000
0!
#200000000
b0 "
1!
#205000000
0!
#210000000
1!
#215000000
0!
#220000000
1!
