#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 23 20:43:53 2025
# Process ID: 28908
# Current directory: C:/working_verilog/harman_FPGA/250321_UART_stopwatch_watch_clear_run/250319_mem.runs/synth_1
# Command line: vivado.exe -log top_uart_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_uart_fifo.tcl
# Log file: C:/working_verilog/harman_FPGA/250321_UART_stopwatch_watch_clear_run/250319_mem.runs/synth_1/top_uart_fifo.vds
# Journal file: C:/working_verilog/harman_FPGA/250321_UART_stopwatch_watch_clear_run/250319_mem.runs/synth_1\vivado.jou
# Running On: BOOK-CTJOQLMG70, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 16739 MB
#-----------------------------------------------------------
source top_uart_fifo.tcl -notrace
