Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:34:55 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   179 |
|    Minimum number of control sets                        |   179 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   716 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   179 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             201 |           95 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           13 |
| Yes          | No                    | No                     |             648 |          195 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             141 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|    Clock Signal    |            Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------------+--------------------------+------------------+----------------+--------------+
|  DIV/Q[0]          |                                    |                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][1][3]_i_1_n_0   |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][6][3]_i_1_n_0   |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/E[0]                        | soft_reset               |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | ENGINE/FSM_onehot_state[3]_i_1_n_0 | soft_reset               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/current_y[3]_i_1_n_0        | soft_reset               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/current_x[3]_i_1_n_0        | soft_reset               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][2][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][8][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][2][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][5][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][6][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][4][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][6][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][2][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[0][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][8][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[1][5][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][0][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][2][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][6][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][4][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][5][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][6][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][3][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][6][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][5][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][8][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][7][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][5][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[4][8][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][2][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[3][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[2][8][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][5][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][8][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][2][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][6][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][1][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][8][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][1][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][2][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][3][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][6][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][2][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][5][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][6][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][4][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[7][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][1][3]_i_1_n_0       |                          |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][5][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][3][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][8][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][4][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[5][2][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[6][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][0][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][5][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][7][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][6][3]_i_1_n_0       |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/grid[8][8][3]_i_1_n_0       |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[0][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][4][3]_i_1_n_0   |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][2][3]_i_1_n_0   |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][3][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[8][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][2][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[7][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[4][8][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][4][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[3][1][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[2][3][3]_i_1_n_0   |                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[5][6][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[1][5][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][0][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | ENGINE/solution[6][7][3]_i_1_n_0   |                          |                1 |              4 |         4.00 |
|  VGA/mode_reg_0[0] |                                    |                          |                5 |              8 |         1.60 |
|  DIV/Q[0]          | VGA/v_count_0                      | VGA/v_count[9]_i_1_n_0   |                5 |              9 |         1.80 |
|  VGA/E[0]          |                                    |                          |                8 |              9 |         1.12 |
|  clk_IBUF_BUFG     | ENGINE/load_counter[6]_i_1_n_0     | soft_reset               |                5 |             11 |         2.20 |
|  DIV/Q[0]          |                                    | VGA/v_count_0            |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG     |                                    | soft_reset               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG     | cC/counter[0]_i_2_n_0              | cC/counter[0]_i_1_n_0    |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     | cD/counter[0]_i_2__1_n_0           | cD/counter[0]_i_1__1_n_0 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     | cL/counter[0]_i_2__2_n_0           | cL/counter[0]_i_1__2_n_0 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     | cR/counter[0]_i_2__3_n_0           | cR/counter[0]_i_1__3_n_0 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     | cU/counter[0]_i_2__0_n_0           | cU/counter[0]_i_1__0_n_0 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG     |                                    |                          |               80 |            182 |         2.28 |
+--------------------+------------------------------------+--------------------------+------------------+----------------+--------------+


