Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/write_tb_isim_beh.exe -prj C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/write_tb_beh.prj work.write_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/sixteen_bit_reg.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/shift_reg.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/Reg_addr.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/parity_check.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/edge_detector.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/control.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/write_circuit.vhd" into library work
Parsing VHDL file "C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/write_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105552 KB
Fuse CPU Usage: 1294 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity parity_check [parity_check_default]
Compiling architecture behavioral of entity edge_detector [edge_detector_default]
Compiling architecture behavioral of entity SHIFT_REGISTER [shift_register_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity Reg_addr [reg_addr_default]
Compiling architecture behavioral of entity sixteen_bit_reg [sixteen_bit_reg_default]
Compiling architecture behavioral of entity write_circuit [write_circuit_default]
Compiling architecture behavior of entity write_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/write_tb_isim_beh.exe
Fuse Memory Usage: 114496 KB
Fuse CPU Usage: 1684 ms
