<stg><name>VMRouter</name>


<trans_list>

<trans id="369" from="1" to="2">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="6">
<condition id="404">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="2" to="3">
<condition id="408">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="3" to="4">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="4" to="5">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="5" to="2">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32">
<![CDATA[
:0  %nPH4Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z2_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32">
<![CDATA[
:1  %nPH3Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z2_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32">
<![CDATA[
:2  %nPH2Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32">
<![CDATA[
:3  %nPH1Z2_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z2_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32">
<![CDATA[
:4  %nPH4Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH4Z1_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32">
<![CDATA[
:5  %nPH3Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH3Z1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32">
<![CDATA[
:6  %nPH2Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH2Z1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32">
<![CDATA[
:7  %nPH1Z1_V = alloca i6

]]></Node>
<StgValue><ssdm name="nPH1Z1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %nPH4Z2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %nPH3Z2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %nPH2Z2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %nPH1Z2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z2_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %nPH4Z1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH4Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %nPH3Z1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH3Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14  %nPH2Z1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH2Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH1Z1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nPH1Z1_V_read)

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

]]></Node>
<StgValue><ssdm name="nStubs_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %tmp_19_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_19_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %tmp_18_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_18)

]]></Node>
<StgValue><ssdm name="tmp_18_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %tmp_17_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_17_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %tmp_16_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:21  %tmp_15_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_15_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %tmp_14_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_14_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %tmp_13_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_13)

]]></Node>
<StgValue><ssdm name="tmp_13_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %tmp_12_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_12_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %tmp_11_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_11_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %tmp_1_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="10">
<![CDATA[
:27  %tmp = trunc i10 %tmp_1_read to i6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="10">
<![CDATA[
:28  %tmp_2 = trunc i10 %tmp_11_read to i6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="10">
<![CDATA[
:29  %tmp_3 = trunc i10 %tmp_16_read to i6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="10">
<![CDATA[
:30  %tmp_5 = trunc i10 %tmp_17_read to i6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="10">
<![CDATA[
:31  %tmp_6 = trunc i10 %tmp_18_read to i6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="10">
<![CDATA[
:32  %tmp_7 = trunc i10 %tmp_19_read to i6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="10">
<![CDATA[
:33  %tmp_8 = trunc i10 %tmp_12_read to i6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="10">
<![CDATA[
:34  %tmp_9 = trunc i10 %tmp_13_read to i6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="10">
<![CDATA[
:35  %tmp_10 = trunc i10 %tmp_14_read to i6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="10">
<![CDATA[
:36  %tmp_20 = trunc i10 %tmp_15_read to i6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="10">
<![CDATA[
:37  %tmp_24 = trunc i10 %tmp_1_read to i9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="10">
<![CDATA[
:38  %tmp_39 = trunc i10 %tmp_11_read to i9

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="10">
<![CDATA[
:39  %tmp_40 = trunc i10 %tmp_16_read to i9

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="10">
<![CDATA[
:40  %tmp_41 = trunc i10 %tmp_17_read to i9

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="10">
<![CDATA[
:41  %tmp_42 = trunc i10 %tmp_18_read to i9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="10">
<![CDATA[
:42  %tmp_43 = trunc i10 %tmp_19_read to i9

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="10">
<![CDATA[
:43  %tmp_44 = trunc i10 %tmp_12_read to i9

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="10">
<![CDATA[
:44  %tmp_45 = trunc i10 %tmp_13_read to i9

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="10">
<![CDATA[
:45  %tmp_46 = trunc i10 %tmp_14_read to i9

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="10">
<![CDATA[
:46  %tmp_47 = trunc i10 %tmp_15_read to i9

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:47  store i6 %nPH1Z1_V_read_1, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:48  store i6 %nPH2Z1_V_read_1, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:49  store i6 %nPH3Z1_V_read_1, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  store i6 %nPH4Z1_V_read_1, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:51  store i6 %nPH1Z2_V_read_1, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  store i6 %nPH2Z2_V_read_1, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:53  store i6 %nPH3Z2_V_read_1, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:54  store i6 %nPH4Z2_V_read_1, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i6 [ 0, %0 ], [ %index_V, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i = phi i7 [ 0, %0 ], [ %i_1, %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:2  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %index_V = add i6 %p_0, 1

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_48, label %.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="7">
<![CDATA[
:0  %i_cast4 = zext i7 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4 = icmp slt i32 %i_cast4, %nStubs_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_4, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_5_cast = zext i7 %i to i9

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_49 = trunc i7 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %sum = add i9 %tmp_24, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %newIndex = add i6 %tmp, %tmp_49

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %sum1 = add i9 %tmp_39, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %arrayNo1_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum1, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %newIndex2 = add i6 %tmp_2, %tmp_49

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  switch i3 %arrayNo1_cast_cast, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:1  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %newIndex1 = zext i6 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %stubsInLayer_0_data_1 = getelementptr [64 x i36]* %stubsInLayer_0_data, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_2 = load i36* %stubsInLayer_0_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %stubsInLayer_1_data_1 = getelementptr [64 x i36]* %stubsInLayer_1_data, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_2 = load i36* %stubsInLayer_1_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %stubsInLayer_2_data_1 = getelementptr [64 x i36]* %stubsInLayer_2_data, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_2 = load i36* %stubsInLayer_2_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %stubsInLayer_3_data_1 = getelementptr [64 x i36]* %stubsInLayer_3_data, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_2 = load i36* %stubsInLayer_3_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %stubsInLayer_4_data_1 = getelementptr [64 x i36]* %stubsInLayer_4_data, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_2 = load i36* %stubsInLayer_4_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %arrayNo_cast = zext i3 %arrayNo to i64

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %stubsInLayer_0_data_2 = load i36* %stubsInLayer_0_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_0_data_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %stubsInLayer_1_data_2 = load i36* %stubsInLayer_1_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_1_data_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %stubsInLayer_2_data_2 = load i36* %stubsInLayer_2_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_2_data_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %stubsInLayer_3_data_2 = load i36* %stubsInLayer_3_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_3_data_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %stubsInLayer_4_data_2 = load i36* %stubsInLayer_4_data_1, align 8

]]></Node>
<StgValue><ssdm name="stubsInLayer_4_data_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="36" op_6_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %HLSFullStubLayerPS_d = call i36 @_ssdm_op_Mux.ap_auto.5i36.i64(i36 %stubsInLayer_0_data_2, i36 %stubsInLayer_1_data_2, i36 %stubsInLayer_2_data_2, i36 %stubsInLayer_3_data_2, i36 %stubsInLayer_4_data_2, i64 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="HLSFullStubLayerPS_d"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="2" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54:2  %routePhi_V = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="routePhi_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54:3  %routeZ_V = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %HLSFullStubLayerPS_d, i32 9)

]]></Node>
<StgValue><ssdm name="routeZ_V"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54:4  br i1 %routeZ_V, label %12, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load_2 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_43_cast = zext i6 %nPH4Z1_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum9 = add i9 %tmp_43_cast, %tmp_47

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo9_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum9, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo9_cast_cast"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex18 = add i6 %tmp_20, %nPH4Z1_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo9_cast_cast, label %branch24 [
    i3 0, label %branch20
    i3 1, label %branch21
    i3 2, label %branch22
    i3 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_load = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_35 = add i6 %nPH4Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_35, i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load_2 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_41_cast = zext i6 %nPH3Z1_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum8 = add i9 %tmp_41_cast, %tmp_46

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo8_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum8, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo8_cast_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex16 = add i6 %tmp_10, %nPH3Z1_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo8_cast_cast, label %branch19 [
    i3 0, label %branch15
    i3 1, label %branch16
    i3 2, label %branch17
    i3 3, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_load = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_34 = add i6 %nPH3Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_34, i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load_2 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_24_cast = zext i6 %nPH2Z1_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum7 = add i9 %tmp_24_cast, %tmp_45

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo7_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum7, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo7_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex14 = add i6 %tmp_9, %nPH2Z1_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo7_cast_cast, label %branch14 [
    i3 0, label %branch10
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_load = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_33 = add i6 %nPH2Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_33, i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load_2 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_10_cast = zext i6 %nPH1Z1_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum6 = add i9 %tmp_10_cast, %tmp_44

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo6_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum6, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo6_cast_cast"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex12 = add i6 %tmp_8, %nPH1Z1_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo6_cast_cast, label %branch9 [
    i3 0, label %branch5
    i3 1, label %branch6
    i3 2, label %branch7
    i3 3, label %branch8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_load = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_32 = add i6 %nPH1Z1_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_32, i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load_2 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_22_cast = zext i6 %nPH4Z2_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum5 = add i9 %tmp_22_cast, %tmp_43

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo5_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum5, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo5_cast_cast"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex10 = add i6 %tmp_7, %nPH4Z2_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo5_cast_cast, label %branch44 [
    i3 0, label %branch40
    i3 1, label %branch41
    i3 2, label %branch42
    i3 3, label %branch43
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_load = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_25 = add i6 %nPH4Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_25, i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load_2 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_20_cast = zext i6 %nPH3Z2_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum4 = add i9 %tmp_20_cast, %tmp_42

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo4_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum4, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo4_cast_cast"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex8 = add i6 %tmp_6, %nPH3Z2_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo4_cast_cast, label %branch39 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_load = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_23 = add i6 %nPH3Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_23, i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load_2 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_3_cast = zext i6 %nPH2Z2_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum3 = add i9 %tmp_3_cast, %tmp_41

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo3_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum3, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex6 = add i6 %tmp_5, %nPH2Z2_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo3_cast_cast, label %branch34 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_load = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_21 = add i6 %nPH2Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_21, i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load_2 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_2_cast = zext i6 %nPH1Z2_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum2 = add i9 %tmp_2_cast, %tmp_40

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo2_cast_cast = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sum2, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="arrayNo2_cast_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %newIndex4 = add i6 %tmp_3, %nPH1Z2_V_load_2

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:13  switch i3 %arrayNo2_cast_cast, label %branch29 [
    i3 0, label %branch25
    i3 1, label %branch26
    i3 2, label %branch27
    i3 3, label %branch28
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_load = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_31 = add i6 %nPH1Z2_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_31, i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %newIndex3 = zext i6 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %allStubs_0_data_V_s = getelementptr [64 x i36]* %allStubs_0_data_V, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="allStubs_0_data_V_s"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %allStubs_1_data_V_s = getelementptr [64 x i36]* %allStubs_1_data_V, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="allStubs_1_data_V_s"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %allStubs_2_data_V_s = getelementptr [64 x i36]* %allStubs_2_data_V, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="allStubs_2_data_V_s"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %allStubs_3_data_V_s = getelementptr [64 x i36]* %allStubs_3_data_V, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="allStubs_3_data_V_s"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %allStubs_4_data_V_s = getelementptr [64 x i36]* %allStubs_4_data_V, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="allStubs_4_data_V_s"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch3:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_3_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch2:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_2_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch1:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_1_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch0:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_0_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="!0"/>
<literal name="arrayNo1_cast_cast" val="!1"/>
<literal name="arrayNo1_cast_cast" val="!2"/>
<literal name="arrayNo1_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
branch4:0  store i36 %HLSFullStubLayerPS_d, i36* %allStubs_4_data_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="arrayNo1_cast_cast" val="!0"/>
<literal name="arrayNo1_cast_cast" val="!1"/>
<literal name="arrayNo1_cast_cast" val="!2"/>
<literal name="arrayNo1_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54:0  %redZ_V = call i4 @_ssdm_op_PartSelect.i4.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="redZ_V"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit54:1  %redPhi_V = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="redPhi_V"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %4
    i2 1, label %6
    i2 -2, label %8
    i2 -1, label %10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex19 = zext i6 %newIndex18 to i64

]]></Node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z1_0_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z1_0_data, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_0_data_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z1_1_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z1_1_data, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_1_data_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z1_2_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z1_2_data, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_2_data_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z1_3_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z1_3_data, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_3_data_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z1_4_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z1_4_data, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z1_4_data_1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_3 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_37, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_3"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch23:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z1_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch22:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z1_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch21:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z1_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch20:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z1_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="!0"/>
<literal name="arrayNo9_cast_cast" val="!1"/>
<literal name="arrayNo9_cast_cast" val="!2"/>
<literal name="arrayNo9_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch24:0  store i18 %HLSReducedStubLayer_3, i18* %vmStubsPH4Z1_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo9_cast_cast" val="!0"/>
<literal name="arrayNo9_cast_cast" val="!1"/>
<literal name="arrayNo9_cast_cast" val="!2"/>
<literal name="arrayNo9_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex17 = zext i6 %newIndex16 to i64

]]></Node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z1_0_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z1_0_data, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_0_data_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z1_1_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z1_1_data, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_1_data_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z1_2_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z1_2_data, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_2_data_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z1_3_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z1_3_data, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_3_data_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z1_4_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z1_4_data, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z1_4_data_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_36 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_2 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_36, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch18:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z1_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch17:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z1_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch16:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z1_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch15:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z1_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="!0"/>
<literal name="arrayNo8_cast_cast" val="!1"/>
<literal name="arrayNo8_cast_cast" val="!2"/>
<literal name="arrayNo8_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch19:0  store i18 %HLSReducedStubLayer_2, i18* %vmStubsPH3Z1_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo8_cast_cast" val="!0"/>
<literal name="arrayNo8_cast_cast" val="!1"/>
<literal name="arrayNo8_cast_cast" val="!2"/>
<literal name="arrayNo8_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex15 = zext i6 %newIndex14 to i64

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z1_0_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z1_0_data, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_0_data_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z1_1_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z1_1_data, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_1_data_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z1_2_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z1_2_data, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_2_data_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z1_3_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z1_3_data, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_3_data_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z1_4_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z1_4_data, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z1_4_data_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_30 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_1 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_30, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch13:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z1_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch12:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z1_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch11:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z1_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch10:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z1_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="!0"/>
<literal name="arrayNo7_cast_cast" val="!1"/>
<literal name="arrayNo7_cast_cast" val="!2"/>
<literal name="arrayNo7_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch14:0  store i18 %HLSReducedStubLayer_1, i18* %vmStubsPH2Z1_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo7_cast_cast" val="!0"/>
<literal name="arrayNo7_cast_cast" val="!1"/>
<literal name="arrayNo7_cast_cast" val="!2"/>
<literal name="arrayNo7_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex13 = zext i6 %newIndex12 to i64

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z1_0_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z1_0_data, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_0_data_1"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z1_1_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z1_1_data, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_1_data_1"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z1_2_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z1_2_data, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_2_data_1"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z1_3_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z1_3_data, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_3_data_1"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z1_4_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z1_4_data, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z1_4_data_1"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_29 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_s = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_29, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_s"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch8:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch7:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch6:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch5:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="!0"/>
<literal name="arrayNo6_cast_cast" val="!1"/>
<literal name="arrayNo6_cast_cast" val="!2"/>
<literal name="arrayNo6_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch9:0  store i18 %HLSReducedStubLayer_s, i18* %vmStubsPH1Z1_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="0"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo6_cast_cast" val="!0"/>
<literal name="arrayNo6_cast_cast" val="!1"/>
<literal name="arrayNo6_cast_cast" val="!2"/>
<literal name="arrayNo6_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %routePhi_V, label %_ZrsILi12ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge [
    i2 0, label %13
    i2 1, label %15
    i2 -2, label %17
    i2 -1, label %19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex11 = zext i6 %newIndex10 to i64

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z2_0_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z2_0_data, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_0_data_1"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z2_1_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z2_1_data, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_1_data_1"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z2_2_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z2_2_data, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_2_data_1"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH4Z2_3_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z2_3_data, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_3_data_1"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH4Z2_4_data_1 = getelementptr [64 x i18]* %vmStubsPH4Z2_4_data, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="vmStubsPH4Z2_4_data_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_28 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_7 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_28, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_7"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch43:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch42:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch41:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch40:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="!0"/>
<literal name="arrayNo5_cast_cast" val="!1"/>
<literal name="arrayNo5_cast_cast" val="!2"/>
<literal name="arrayNo5_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch44:0  store i18 %HLSReducedStubLayer_7, i18* %vmStubsPH4Z2_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="3"/>
<literal name="arrayNo5_cast_cast" val="!0"/>
<literal name="arrayNo5_cast_cast" val="!1"/>
<literal name="arrayNo5_cast_cast" val="!2"/>
<literal name="arrayNo5_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex9 = zext i6 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z2_0_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z2_0_data, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_0_data_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z2_1_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z2_1_data, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_1_data_1"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z2_2_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z2_2_data, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_2_data_1"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH3Z2_3_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z2_3_data, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_3_data_1"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH3Z2_4_data_1 = getelementptr [64 x i18]* %vmStubsPH3Z2_4_data, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="vmStubsPH3Z2_4_data_1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_27 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_6 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_27, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_6"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch38:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch37:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch36:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch35:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="!0"/>
<literal name="arrayNo4_cast_cast" val="!1"/>
<literal name="arrayNo4_cast_cast" val="!2"/>
<literal name="arrayNo4_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch39:0  store i18 %HLSReducedStubLayer_6, i18* %vmStubsPH3Z2_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="2"/>
<literal name="arrayNo4_cast_cast" val="!0"/>
<literal name="arrayNo4_cast_cast" val="!1"/>
<literal name="arrayNo4_cast_cast" val="!2"/>
<literal name="arrayNo4_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex7 = zext i6 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z2_0_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z2_0_data, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_0_data_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z2_1_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z2_1_data, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_1_data_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z2_2_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z2_2_data, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_2_data_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH2Z2_3_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z2_3_data, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_3_data_1"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH2Z2_4_data_1 = getelementptr [64 x i18]* %vmStubsPH2Z2_4_data, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="vmStubsPH2Z2_4_data_1"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_26 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_5 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_26, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_5"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch33:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch32:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch31:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch30:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="!0"/>
<literal name="arrayNo3_cast_cast" val="!1"/>
<literal name="arrayNo3_cast_cast" val="!2"/>
<literal name="arrayNo3_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch34:0  store i18 %HLSReducedStubLayer_5, i18* %vmStubsPH2Z2_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="1"/>
<literal name="arrayNo3_cast_cast" val="!0"/>
<literal name="arrayNo3_cast_cast" val="!1"/>
<literal name="arrayNo3_cast_cast" val="!2"/>
<literal name="arrayNo3_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="6">
<![CDATA[
:5  %newIndex5 = zext i6 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z2_0_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z2_0_data, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_0_data_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z2_1_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z2_1_data, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_1_data_1"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z2_2_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z2_2_data, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_2_data_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %vmStubsPH1Z2_3_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z2_3_data, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_3_data_1"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %vmStubsPH1Z2_4_data_1 = getelementptr [64 x i18]* %vmStubsPH1Z2_4_data, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="vmStubsPH1Z2_4_data_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i36.i32.i32(i36 %HLSFullStubLayerPS_d, i32 31, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="5" op_3_bw="3" op_4_bw="4">
<![CDATA[
:12  %HLSReducedStubLayer_4 = call i18 @_ssdm_op_BitConcatenate.i18.i6.i5.i3.i4(i6 %p_0, i5 %tmp_22, i3 %redPhi_V, i4 %redZ_V)

]]></Node>
<StgValue><ssdm name="HLSReducedStubLayer_4"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch28:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH1Z2_3_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch27:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH1Z2_2_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch26:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH1Z2_1_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch25:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH1Z2_0_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="!0"/>
<literal name="arrayNo2_cast_cast" val="!1"/>
<literal name="arrayNo2_cast_cast" val="!2"/>
<literal name="arrayNo2_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
branch29:0  store i18 %HLSReducedStubLayer_4, i18* %vmStubsPH1Z2_4_data_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="routeZ_V" val="1"/>
<literal name="routePhi_V" val="0"/>
<literal name="arrayNo2_cast_cast" val="!0"/>
<literal name="arrayNo2_cast_cast" val="!1"/>
<literal name="arrayNo2_cast_cast" val="!2"/>
<literal name="arrayNo2_cast_cast" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:0  %nPH4Z2_V_load_1 = load i6* %nPH4Z2_V

]]></Node>
<StgValue><ssdm name="nPH4Z2_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:1  %nPH3Z2_V_load_1 = load i6* %nPH3Z2_V

]]></Node>
<StgValue><ssdm name="nPH3Z2_V_load_1"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:2  %nPH2Z2_V_load_1 = load i6* %nPH2Z2_V

]]></Node>
<StgValue><ssdm name="nPH2Z2_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:3  %nPH1Z2_V_load_1 = load i6* %nPH1Z2_V

]]></Node>
<StgValue><ssdm name="nPH1Z2_V_load_1"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:4  %nPH4Z1_V_load_1 = load i6* %nPH4Z1_V

]]></Node>
<StgValue><ssdm name="nPH4Z1_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:5  %nPH3Z1_V_load_1 = load i6* %nPH3Z1_V

]]></Node>
<StgValue><ssdm name="nPH3Z1_V_load_1"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:6  %nPH2Z1_V_load_1 = load i6* %nPH2Z1_V

]]></Node>
<StgValue><ssdm name="nPH2Z1_V_load_1"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6">
<![CDATA[
.loopexit:7  %nPH1Z1_V_load_1 = load i6* %nPH1Z1_V

]]></Node>
<StgValue><ssdm name="nPH1Z1_V_load_1"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:8  %mrv = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } undef, i6 %nPH1Z1_V_load_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:9  %mrv_1 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv, i6 %nPH2Z1_V_load_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:10  %mrv_2 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_1, i6 %nPH3Z1_V_load_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:11  %mrv_3 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_2, i6 %nPH4Z1_V_load_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:12  %mrv_4 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_3, i6 %nPH1Z2_V_load_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:13  %mrv_5 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_4, i6 %nPH2Z2_V_load_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:14  %mrv_6 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_5, i6 %nPH3Z2_V_load_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="48" op_0_bw="48" op_1_bw="6">
<![CDATA[
.loopexit:15  %mrv_7 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_6, i6 %nPH4Z2_V_load_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="48">
<![CDATA[
.loopexit:16  ret { i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
