<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/pcie.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.0-rc3</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('drivers_2pcie_2pcie_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">pcie.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dt-bindings_2pcie_2pcie_8h_source.html">dt-bindings/pcie/pcie.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="include_2zephyr_2types_8h_source.html">zephyr/types.h</a>&gt;</code><br />
</div>
<p><a href="drivers_2pcie_2pcie_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie__mbar.html">pcie_mbar</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aad23a180cf411bd8fa10027b9f16eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aad23a180cf411bd8fa10027b9f16eb91">PCIE_CONF_CAPPTR</a>&#160;&#160;&#160;13U	/* capabilities pointer */</td></tr>
<tr class="separator:aad23a180cf411bd8fa10027b9f16eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5832ddf2b8399e8f672564ce85ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#abe5832ddf2b8399e8f672564ce85ad7e">PCIE_CONF_CAPPTR_FIRST</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 2) &amp; 0x3FU)</td></tr>
<tr class="separator:abe5832ddf2b8399e8f672564ce85ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa888f548db209011f1cf5c87b1f351b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aa888f548db209011f1cf5c87b1f351b8">PCIE_CONF_CAP_ID</a>(w)&#160;&#160;&#160;((w) &amp; 0xFFU)</td></tr>
<tr class="separator:aa888f548db209011f1cf5c87b1f351b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98476f56fe7d46b6bee505e0db1c1906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a98476f56fe7d46b6bee505e0db1c1906">PCIE_CONF_CAP_NEXT</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 10) &amp; 0x3FU)</td></tr>
<tr class="separator:a98476f56fe7d46b6bee505e0db1c1906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb1434679b73c98f2ada475c8502e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#abeb1434679b73c98f2ada475c8502e32">PCIE_CONF_EXT_CAPPTR</a>&#160;&#160;&#160;64U</td></tr>
<tr class="separator:abeb1434679b73c98f2ada475c8502e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491d796e2477816c8f8aac4c7b753e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a491d796e2477816c8f8aac4c7b753e3d">PCIE_CONF_EXT_CAP_ID</a>(w)&#160;&#160;&#160;((w) &amp; 0xFFFFU)</td></tr>
<tr class="separator:a491d796e2477816c8f8aac4c7b753e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22a73f116325d3509cde1f83b3d7900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#af22a73f116325d3509cde1f83b3d7900">PCIE_CONF_EXT_CAP_VER</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xFU)</td></tr>
<tr class="separator:af22a73f116325d3509cde1f83b3d7900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fa4f22781b85d06321192338088073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ad0fa4f22781b85d06321192338088073">PCIE_CONF_EXT_CAP_NEXT</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 20) &amp; 0xFFFU)</td></tr>
<tr class="separator:ad0fa4f22781b85d06321192338088073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b694e339f9be5982605ed53e022ae06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a2b694e339f9be5982605ed53e022ae06">PCIE_CONF_ID</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a2b694e339f9be5982605ed53e022ae06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc046f15e216337194e41480518c982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a2fc046f15e216337194e41480518c982">PCIE_CONF_CMDSTAT</a>&#160;&#160;&#160;1U	/* command/status register */</td></tr>
<tr class="separator:a2fc046f15e216337194e41480518c982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9008421671f66ea9a6f11f87edd514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6a9008421671f66ea9a6f11f87edd514">PCIE_CONF_CMDSTAT_IO</a>&#160;&#160;&#160;0x00000001U  /* I/O access enable */</td></tr>
<tr class="separator:a6a9008421671f66ea9a6f11f87edd514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24661608e9f66f79bbdcde9304b24820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a24661608e9f66f79bbdcde9304b24820">PCIE_CONF_CMDSTAT_MEM</a>&#160;&#160;&#160;0x00000002U  /* mem access enable */</td></tr>
<tr class="separator:a24661608e9f66f79bbdcde9304b24820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a770450f03bfb020f223e0fea96189d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a8a770450f03bfb020f223e0fea96189d">PCIE_CONF_CMDSTAT_MASTER</a>&#160;&#160;&#160;0x00000004U  /* bus master enable */</td></tr>
<tr class="separator:a8a770450f03bfb020f223e0fea96189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7127f82d9c9b093b1056125ca1bb9d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a7127f82d9c9b093b1056125ca1bb9d65">PCIE_CONF_CMDSTAT_CAPS</a>&#160;&#160;&#160;0x00100000U  /* capabilities list */</td></tr>
<tr class="separator:a7127f82d9c9b093b1056125ca1bb9d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6946589a87e364c4710fba1dded553dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6946589a87e364c4710fba1dded553dc">PCIE_CONF_CLASSREV</a>&#160;&#160;&#160;2U	/* class/revision register */</td></tr>
<tr class="separator:a6946589a87e364c4710fba1dded553dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace40af940c01af2876e6fe8d599677bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ace40af940c01af2876e6fe8d599677bc">PCIE_CONF_CLASSREV_CLASS</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 24) &amp; 0xFFU)</td></tr>
<tr class="separator:ace40af940c01af2876e6fe8d599677bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769e486c00a8ceda4ddb3f3eebc09c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a769e486c00a8ceda4ddb3f3eebc09c59">PCIE_CONF_CLASSREV_SUBCLASS</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xFFU)</td></tr>
<tr class="separator:a769e486c00a8ceda4ddb3f3eebc09c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f77d220a11a9a30c4656e7f616ec05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a36f77d220a11a9a30c4656e7f616ec05">PCIE_CONF_CLASSREV_PROGIF</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xFFU)</td></tr>
<tr class="separator:a36f77d220a11a9a30c4656e7f616ec05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae102d89e2fb359c3c9dda6b35d9ecd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ae102d89e2fb359c3c9dda6b35d9ecd4f">PCIE_CONF_CLASSREV_REV</a>(w)&#160;&#160;&#160;((w) &amp; 0xFFU)</td></tr>
<tr class="separator:ae102d89e2fb359c3c9dda6b35d9ecd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ad620ae5a3041f0d7553de03c6da84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a43ad620ae5a3041f0d7553de03c6da84">PCIE_CONF_TYPE</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:a43ad620ae5a3041f0d7553de03c6da84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9462e002a9d4b49ef7e7c97942765215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a9462e002a9d4b49ef7e7c97942765215">PCIE_CONF_MULTIFUNCTION</a>(w)&#160;&#160;&#160;(((w) &amp; 0x00800000U) != 0U)</td></tr>
<tr class="separator:a9462e002a9d4b49ef7e7c97942765215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c494d71f6490e483b642a02ef90930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ab7c494d71f6490e483b642a02ef90930">PCIE_CONF_TYPE_BRIDGE</a>(w)&#160;&#160;&#160;(((w) &amp; 0x007F0000U) != 0U)</td></tr>
<tr class="separator:ab7c494d71f6490e483b642a02ef90930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd21197ccd78d7bfb549fbb6f7070ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#adfd21197ccd78d7bfb549fbb6f7070ff">PCIE_CONF_BAR0</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:adfd21197ccd78d7bfb549fbb6f7070ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e43c6060febf8a5b8439c7fc940a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a77e43c6060febf8a5b8439c7fc940a1f">PCIE_CONF_BAR1</a>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:a77e43c6060febf8a5b8439c7fc940a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90040a3b78c5f5563f2f123e9fb05dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a90040a3b78c5f5563f2f123e9fb05dd8">PCIE_CONF_BAR2</a>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:a90040a3b78c5f5563f2f123e9fb05dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b9be5537cf1a4f3994c1a2c82282a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a05b9be5537cf1a4f3994c1a2c82282a1">PCIE_CONF_BAR3</a>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:a05b9be5537cf1a4f3994c1a2c82282a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dbf953128b6a464bf50cfa459626e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a51dbf953128b6a464bf50cfa459626e7">PCIE_CONF_BAR4</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:a51dbf953128b6a464bf50cfa459626e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fb2d49dd14438a9ff12a8eeb5bca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84fb2d49dd14438a9ff12a8eeb5bca60">PCIE_CONF_BAR5</a>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:a84fb2d49dd14438a9ff12a8eeb5bca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4020ce7fec0e3b5c9b121951468b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a2f4020ce7fec0e3b5c9b121951468b70">PCIE_CONF_BAR_IO</a>(w)&#160;&#160;&#160;(((w) &amp; 0x00000001U) == 0x00000001U)</td></tr>
<tr class="separator:a2f4020ce7fec0e3b5c9b121951468b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6018ef2d851fd6a64a1ad4dde956f4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6018ef2d851fd6a64a1ad4dde956f4c9">PCIE_CONF_BAR_MEM</a>(w)&#160;&#160;&#160;(((w) &amp; 0x00000001U) != 0x00000001U)</td></tr>
<tr class="separator:a6018ef2d851fd6a64a1ad4dde956f4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2644d85b7bfbf9a526e6d54096982d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6d2644d85b7bfbf9a526e6d54096982d">PCIE_CONF_BAR_64</a>(w)&#160;&#160;&#160;(((w) &amp; 0x00000006U) == 0x00000004U)</td></tr>
<tr class="separator:a6d2644d85b7bfbf9a526e6d54096982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af163a00f52cc96bc7694e4e7e7a8d1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#af163a00f52cc96bc7694e4e7e7a8d1fe">PCIE_CONF_BAR_ADDR</a>(w)&#160;&#160;&#160;((w) &amp; ~0xfUL)</td></tr>
<tr class="separator:af163a00f52cc96bc7694e4e7e7a8d1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe49cc62101a531ca9e26b0290218797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#abe49cc62101a531ca9e26b0290218797">PCIE_CONF_BAR_IO_ADDR</a>(w)&#160;&#160;&#160;((w) &amp; ~0x3UL)</td></tr>
<tr class="separator:abe49cc62101a531ca9e26b0290218797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c45457ec77c6fd2e1977710f6edf28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a23c45457ec77c6fd2e1977710f6edf28">PCIE_CONF_BAR_FLAGS</a>(w)&#160;&#160;&#160;((w) &amp; 0xfUL)</td></tr>
<tr class="separator:a23c45457ec77c6fd2e1977710f6edf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296141fc89700213899b6463e1166477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a296141fc89700213899b6463e1166477">PCIE_CONF_BAR_NONE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a296141fc89700213899b6463e1166477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e8ddebc6d25b51940ae647f81deca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a65e8ddebc6d25b51940ae647f81deca1">PCIE_CONF_BAR_INVAL</a>&#160;&#160;&#160;0xFFFFFFF0U</td></tr>
<tr class="separator:a65e8ddebc6d25b51940ae647f81deca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1968a28791ed0529d622f32e6fad6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a8e1968a28791ed0529d622f32e6fad6c">PCIE_CONF_BAR_INVAL64</a>&#160;&#160;&#160;0xFFFFFFFFFFFFFFF0UL</td></tr>
<tr class="separator:a8e1968a28791ed0529d622f32e6fad6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd74fe08ef11c685775433236d0fd734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#afd74fe08ef11c685775433236d0fd734">PCIE_CONF_BAR_INVAL_FLAGS</a>(w)</td></tr>
<tr class="separator:afd74fe08ef11c685775433236d0fd734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6d5d5eb2ff10b6d85b3bb3efb0ce6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aac6d5d5eb2ff10b6d85b3bb3efb0ce6e">PCIE_BUS_NUMBER</a>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:aac6d5d5eb2ff10b6d85b3bb3efb0ce6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0dbee39acf51c94b5ececba150f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a4c0dbee39acf51c94b5ececba150f8d0">PCIE_BUS_PRIMARY_NUMBER</a>(w)&#160;&#160;&#160;((w) &amp; 0xffUL)</td></tr>
<tr class="separator:a4c0dbee39acf51c94b5ececba150f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cd874c47de3545ca2ffa1eecd7eb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a61cd874c47de3545ca2ffa1eecd7eb42">PCIE_BUS_SECONDARY_NUMBER</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xffUL)</td></tr>
<tr class="separator:a61cd874c47de3545ca2ffa1eecd7eb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be93727f18869b7a486e42eac47fa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a0be93727f18869b7a486e42eac47fa2d">PCIE_BUS_SUBORDINATE_NUMBER</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffUL)</td></tr>
<tr class="separator:a0be93727f18869b7a486e42eac47fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05e49d0cafbe51b7742354470d07bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aa05e49d0cafbe51b7742354470d07bd0">PCIE_SECONDARY_LATENCY_TIMER</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 24) &amp; 0xffUL)</td></tr>
<tr class="separator:aa05e49d0cafbe51b7742354470d07bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784bc42d77fec195d794c29067bd988c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a784bc42d77fec195d794c29067bd988c">PCIE_BUS_NUMBER_VAL</a>(prim,  sec,  sub,  lat)</td></tr>
<tr class="separator:a784bc42d77fec195d794c29067bd988c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111eab92400e240ec5b7f08caf1b8a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a111eab92400e240ec5b7f08caf1b8a87">PCIE_IO_SEC_STATUS</a>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:a111eab92400e240ec5b7f08caf1b8a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f56e87ececf58b285e91341cd27d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a34f56e87ececf58b285e91341cd27d23">PCIE_IO_BASE</a>(w)&#160;&#160;&#160;((w) &amp; 0xffUL)</td></tr>
<tr class="separator:a34f56e87ececf58b285e91341cd27d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4629a222d00917b2e3cad6aadbfd2ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a4629a222d00917b2e3cad6aadbfd2ec1">PCIE_IO_LIMIT</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xffUL)</td></tr>
<tr class="separator:a4629a222d00917b2e3cad6aadbfd2ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804b34fd47ba065287e0257fac84ac35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a804b34fd47ba065287e0257fac84ac35">PCIE_SEC_STATUS</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td></tr>
<tr class="separator:a804b34fd47ba065287e0257fac84ac35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f05b2c4cd5c672af43960b320e33bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a61f05b2c4cd5c672af43960b320e33bc">PCIE_IO_SEC_STATUS_VAL</a>(iob,  iol,  sec_status)</td></tr>
<tr class="separator:a61f05b2c4cd5c672af43960b320e33bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbcd3f523deb069aa31bcd31973d00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6fbcd3f523deb069aa31bcd31973d00b">PCIE_MEM_BASE_LIMIT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:a6fbcd3f523deb069aa31bcd31973d00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6be1e38666a6a137b1654007cf293a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#acd6be1e38666a6a137b1654007cf293a">PCIE_MEM_BASE</a>(w)&#160;&#160;&#160;((w) &amp; 0xffffUL)</td></tr>
<tr class="separator:acd6be1e38666a6a137b1654007cf293a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5d23ad0674aed0bf5c1869621de303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a9f5d23ad0674aed0bf5c1869621de303">PCIE_MEM_LIMIT</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td></tr>
<tr class="separator:a9f5d23ad0674aed0bf5c1869621de303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a6dbe27d3d11be29397ae80c58a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a93a6dbe27d3d11be29397ae80c58a589">PCIE_MEM_BASE_LIMIT_VAL</a>(memb,  meml)</td></tr>
<tr class="separator:a93a6dbe27d3d11be29397ae80c58a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd5906e8d735210d9f8ca25d39684b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a8dd5906e8d735210d9f8ca25d39684b4">PCIE_PREFETCH_BASE_LIMIT</a>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:a8dd5906e8d735210d9f8ca25d39684b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7aa0fc063ec072bf7e89fca603c825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a5f7aa0fc063ec072bf7e89fca603c825">PCIE_PREFETCH_BASE</a>(w)&#160;&#160;&#160;((w) &amp; 0xffffUL)</td></tr>
<tr class="separator:a5f7aa0fc063ec072bf7e89fca603c825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a18504a4eb2061d1afc90fc7b8ee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#af0a18504a4eb2061d1afc90fc7b8ee21">PCIE_PREFETCH_LIMIT</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td></tr>
<tr class="separator:af0a18504a4eb2061d1afc90fc7b8ee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b269663488e7c7469415622390ce55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a02b269663488e7c7469415622390ce55">PCIE_PREFETCH_BASE_LIMIT_VAL</a>(pmemb,  pmeml)</td></tr>
<tr class="separator:a02b269663488e7c7469415622390ce55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebdd02e0599f33becb6cf413be0a8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6ebdd02e0599f33becb6cf413be0a8cd">PCIE_PREFETCH_BASE_UPPER</a>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:a6ebdd02e0599f33becb6cf413be0a8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0eda55fd8c2c4025dc4350ef946a61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ab0eda55fd8c2c4025dc4350ef946a61b">PCIE_PREFETCH_LIMIT_UPPER</a>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:ab0eda55fd8c2c4025dc4350ef946a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1acf0ac9b46629497c7a552f5650ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#afc1acf0ac9b46629497c7a552f5650ce">PCIE_IO_BASE_LIMIT_UPPER</a>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:afc1acf0ac9b46629497c7a552f5650ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf9a619d6d83cbb009a7f18b501db92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a8bf9a619d6d83cbb009a7f18b501db92">PCIE_IO_BASE_UPPER</a>(w)&#160;&#160;&#160;((w) &amp; 0xffffUL)</td></tr>
<tr class="separator:a8bf9a619d6d83cbb009a7f18b501db92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a59c926f2760a04c4d8439cb227fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a76a59c926f2760a04c4d8439cb227fe2">PCIE_IO_LIMIT_UPPER</a>(w)&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td></tr>
<tr class="separator:a76a59c926f2760a04c4d8439cb227fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88669a9ca40294cee41bb163a908737f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a88669a9ca40294cee41bb163a908737f">PCIE_IO_BASE_LIMIT_UPPER_VAL</a>(iobu,  iolu)</td></tr>
<tr class="separator:a88669a9ca40294cee41bb163a908737f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a2c8849e4cac05ee584827aedbfb93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aa5a2c8849e4cac05ee584827aedbfb93">PCIE_CONF_INTR</a>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:aa5a2c8849e4cac05ee584827aedbfb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2f2d310dc6a73530b6909ce2c2536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a5c2f2d310dc6a73530b6909ce2c2536e">PCIE_CONF_INTR_IRQ</a>(w)&#160;&#160;&#160;((w) &amp; 0xFFU)</td></tr>
<tr class="separator:a5c2f2d310dc6a73530b6909ce2c2536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995ca5b5146669c9234d3cdd596b715c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a995ca5b5146669c9234d3cdd596b715c">PCIE_CONF_INTR_IRQ_NONE</a>&#160;&#160;&#160;0xFFU  /* no interrupt routed */</td></tr>
<tr class="separator:a995ca5b5146669c9234d3cdd596b715c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce9e061b5a773f3ee74f78893174f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a1ce9e061b5a773f3ee74f78893174f9e">PCIE_MAX_BUS</a>&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#a193dd359d7a96bdd904662717c7fbf6d">PCIE_BDF_BUS_MASK</a>)</td></tr>
<tr class="separator:a1ce9e061b5a773f3ee74f78893174f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8809359a58c787a939d01f25e12ac51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a8809359a58c787a939d01f25e12ac51a">PCIE_MAX_DEV</a>&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#a85cc69963a93046bda0f1594803af9eb">PCIE_BDF_DEV_MASK</a>)</td></tr>
<tr class="separator:a8809359a58c787a939d01f25e12ac51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8ddb7b7b1354fd5c835b67321f286b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aee8ddb7b7b1354fd5c835b67321f286b">PCIE_MAX_FUNC</a>&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#ab481360fa29cf086cc5369e6f1860a5f">PCIE_BDF_FUNC_MASK</a>)</td></tr>
<tr class="separator:aee8ddb7b7b1354fd5c835b67321f286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6616499a7be31d40af31bb8134aa4a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a6616499a7be31d40af31bb8134aa4a51">PCIE_IRQ_CONNECT</a>(bdf_p,  irq_p,  priority_p,  isr_p,  isr_param_p,  flags_p)</td></tr>
<tr class="memdesc:a6616499a7be31d40af31bb8134aa4a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an interrupt handler for a PCIe endpoint IRQ.  <a href="drivers_2pcie_2pcie_8h.html#a6616499a7be31d40af31bb8134aa4a51">More...</a><br /></td></tr>
<tr class="separator:a6616499a7be31d40af31bb8134aa4a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a84bb3c734945ebaee0e9801495eebe90"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a></td></tr>
<tr class="memdesc:a84bb3c734945ebaee0e9801495eebe90"><td class="mdescLeft">&#160;</td><td class="mdescRight">A unique PCI(e) endpoint (bus, device, function).  <a href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">More...</a><br /></td></tr>
<tr class="separator:a84bb3c734945ebaee0e9801495eebe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b769a3f200d09c32cc717371278b901"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a></td></tr>
<tr class="memdesc:a3b769a3f200d09c32cc717371278b901"><td class="mdescLeft">&#160;</td><td class="mdescRight">A unique PCI(e) identifier (vendor ID, device ID).  <a href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">More...</a><br /></td></tr>
<tr class="separator:a3b769a3f200d09c32cc717371278b901"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aad76dbfd3d53d812db092e2029c65fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aad76dbfd3d53d812db092e2029c65fea">pcie_bdf_lookup</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a> id)</td></tr>
<tr class="memdesc:aad76dbfd3d53d812db092e2029c65fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look up the BDF based on PCI(e) vendor &amp; device ID.  <a href="drivers_2pcie_2pcie_8h.html#aad76dbfd3d53d812db092e2029c65fea">More...</a><br /></td></tr>
<tr class="separator:aad76dbfd3d53d812db092e2029c65fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ecc667c564548e4ddf3ca4374242b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a10ecc667c564548e4ddf3ca4374242b5">pcie_conf_read</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int <a class="el" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>)</td></tr>
<tr class="memdesc:a10ecc667c564548e4ddf3ca4374242b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a 32-bit word from an endpoint's configuration space.  <a href="drivers_2pcie_2pcie_8h.html#a10ecc667c564548e4ddf3ca4374242b5">More...</a><br /></td></tr>
<tr class="separator:a10ecc667c564548e4ddf3ca4374242b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a2e88935e04330d449db5463d9f21a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a47a2e88935e04330d449db5463d9f21a">pcie_conf_write</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int <a class="el" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="el" href="test__stack__fail_8c.html#a4bb6fa6c719fd9021449009ab8befc04">data</a>)</td></tr>
<tr class="memdesc:a47a2e88935e04330d449db5463d9f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a 32-bit word to an endpoint's configuration space.  <a href="drivers_2pcie_2pcie_8h.html#a47a2e88935e04330d449db5463d9f21a">More...</a><br /></td></tr>
<tr class="separator:a47a2e88935e04330d449db5463d9f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38df5e6054de59f1bc21e89a2701e998"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a38df5e6054de59f1bc21e89a2701e998">pcie_probe</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a> id)</td></tr>
<tr class="memdesc:a38df5e6054de59f1bc21e89a2701e998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Probe for the presence of a PCI(e) endpoint.  <a href="drivers_2pcie_2pcie_8h.html#a38df5e6054de59f1bc21e89a2701e998">More...</a><br /></td></tr>
<tr class="separator:a38df5e6054de59f1bc21e89a2701e998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c47cb57baa9605f6fc177a6b01d4aae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3c47cb57baa9605f6fc177a6b01d4aae">pcie_get_mbar</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int bar_index, struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> *mbar)</td></tr>
<tr class="memdesc:a3c47cb57baa9605f6fc177a6b01d4aae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MBAR at a specific BAR index.  <a href="drivers_2pcie_2pcie_8h.html#a3c47cb57baa9605f6fc177a6b01d4aae">More...</a><br /></td></tr>
<tr class="separator:a3c47cb57baa9605f6fc177a6b01d4aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a0176778513b2283726fd28f11ec20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ad6a0176778513b2283726fd28f11ec20">pcie_probe_mbar</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int <a class="el" href="thread__competition_8c.html#aafd95f8c7a99b9189ede7cdf0871ebe8">index</a>, struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> *mbar)</td></tr>
<tr class="memdesc:ad6a0176778513b2283726fd28f11ec20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Probe the nth MMIO address assigned to an endpoint.  <a href="drivers_2pcie_2pcie_8h.html#ad6a0176778513b2283726fd28f11ec20">More...</a><br /></td></tr>
<tr class="separator:ad6a0176778513b2283726fd28f11ec20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3516fec89df75eb3d77f54193059fc5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3516fec89df75eb3d77f54193059fc5c">pcie_set_cmd</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> bits, <a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> on)</td></tr>
<tr class="memdesc:a3516fec89df75eb3d77f54193059fc5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or reset bits in the endpoint command/status register.  <a href="drivers_2pcie_2pcie_8h.html#a3516fec89df75eb3d77f54193059fc5c">More...</a><br /></td></tr>
<tr class="separator:a3516fec89df75eb3d77f54193059fc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69ae431e5f91992f071dee9d7fa9110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110">pcie_alloc_irq</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf)</td></tr>
<tr class="memdesc:ad69ae431e5f91992f071dee9d7fa9110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate an IRQ for an endpoint.  <a href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110">More...</a><br /></td></tr>
<tr class="separator:ad69ae431e5f91992f071dee9d7fa9110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7fef462ba02a22b5875b1a2c0d965a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#aed7fef462ba02a22b5875b1a2c0d965a">pcie_get_irq</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf)</td></tr>
<tr class="memdesc:aed7fef462ba02a22b5875b1a2c0d965a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the IRQ assigned by the firmware/board to an endpoint.  <a href="drivers_2pcie_2pcie_8h.html#aed7fef462ba02a22b5875b1a2c0d965a">More...</a><br /></td></tr>
<tr class="separator:aed7fef462ba02a22b5875b1a2c0d965a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb69216f9224a9040b1f0b58eb286196"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#afb69216f9224a9040b1f0b58eb286196">pcie_irq_enable</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int irq)</td></tr>
<tr class="memdesc:afb69216f9224a9040b1f0b58eb286196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PCI(e) endpoint to generate the specified IRQ.  <a href="drivers_2pcie_2pcie_8h.html#afb69216f9224a9040b1f0b58eb286196">More...</a><br /></td></tr>
<tr class="separator:afb69216f9224a9040b1f0b58eb286196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e724c9bfd7f44c550ccff1b46978a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a56e724c9bfd7f44c550ccff1b46978a8">pcie_get_cap</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> cap_id)</td></tr>
<tr class="memdesc:a56e724c9bfd7f44c550ccff1b46978a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a PCI(e) capability in an endpoint's configuration space.  <a href="drivers_2pcie_2pcie_8h.html#a56e724c9bfd7f44c550ccff1b46978a8">More...</a><br /></td></tr>
<tr class="separator:a56e724c9bfd7f44c550ccff1b46978a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db0d2a5946d20406070b47a1a7acf21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a5db0d2a5946d20406070b47a1a7acf21">pcie_get_ext_cap</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> cap_id)</td></tr>
<tr class="memdesc:a5db0d2a5946d20406070b47a1a7acf21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find an Extended PCI(e) capability in an endpoint's configuration space.  <a href="drivers_2pcie_2pcie_8h.html#a5db0d2a5946d20406070b47a1a7acf21">More...</a><br /></td></tr>
<tr class="separator:a5db0d2a5946d20406070b47a1a7acf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14970194de1024a1a4669b69f932a4f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5">pcie_connect_dynamic_irq</a> (<a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int irq, <a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int priority, void(*routine)(const void *parameter), const void *parameter, <a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="el" href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a>)</td></tr>
<tr class="memdesc:a14970194de1024a1a4669b69f932a4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamically connect a PCIe endpoint IRQ to an ISR handler.  <a href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5">More...</a><br /></td></tr>
<tr class="separator:a14970194de1024a1a4669b69f932a4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aac6d5d5eb2ff10b6d85b3bb3efb0ce6e" name="aac6d5d5eb2ff10b6d85b3bb3efb0ce6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6d5d5eb2ff10b6d85b3bb3efb0ce6e">&#9670;&nbsp;</a></span>PCIE_BUS_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BUS_NUMBER&#160;&#160;&#160;6U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a784bc42d77fec195d794c29067bd988c" name="a784bc42d77fec195d794c29067bd988c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784bc42d77fec195d794c29067bd988c">&#9670;&nbsp;</a></span>PCIE_BUS_NUMBER_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BUS_NUMBER_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prim, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">sec, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">sub, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">lat&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (((prim) &amp; 0xffUL) |                     \</div>
<div class="line">         (((sec) &amp; 0xffUL) &lt;&lt; 8) |               \</div>
<div class="line">         (((sub) &amp; 0xffUL) &lt;&lt; 16) |              \</div>
<div class="line">         (((lat) &amp; 0xffUL) &lt;&lt; 24))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4c0dbee39acf51c94b5ececba150f8d0" name="a4c0dbee39acf51c94b5ececba150f8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0dbee39acf51c94b5ececba150f8d0">&#9670;&nbsp;</a></span>PCIE_BUS_PRIMARY_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BUS_PRIMARY_NUMBER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61cd874c47de3545ca2ffa1eecd7eb42" name="a61cd874c47de3545ca2ffa1eecd7eb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cd874c47de3545ca2ffa1eecd7eb42">&#9670;&nbsp;</a></span>PCIE_BUS_SECONDARY_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BUS_SECONDARY_NUMBER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0be93727f18869b7a486e42eac47fa2d" name="a0be93727f18869b7a486e42eac47fa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be93727f18869b7a486e42eac47fa2d">&#9670;&nbsp;</a></span>PCIE_BUS_SUBORDINATE_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_BUS_SUBORDINATE_NUMBER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd21197ccd78d7bfb549fbb6f7070ff" name="adfd21197ccd78d7bfb549fbb6f7070ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd21197ccd78d7bfb549fbb6f7070ff">&#9670;&nbsp;</a></span>PCIE_CONF_BAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR0&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77e43c6060febf8a5b8439c7fc940a1f" name="a77e43c6060febf8a5b8439c7fc940a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e43c6060febf8a5b8439c7fc940a1f">&#9670;&nbsp;</a></span>PCIE_CONF_BAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR1&#160;&#160;&#160;5U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90040a3b78c5f5563f2f123e9fb05dd8" name="a90040a3b78c5f5563f2f123e9fb05dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90040a3b78c5f5563f2f123e9fb05dd8">&#9670;&nbsp;</a></span>PCIE_CONF_BAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR2&#160;&#160;&#160;6U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b9be5537cf1a4f3994c1a2c82282a1" name="a05b9be5537cf1a4f3994c1a2c82282a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b9be5537cf1a4f3994c1a2c82282a1">&#9670;&nbsp;</a></span>PCIE_CONF_BAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR3&#160;&#160;&#160;7U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51dbf953128b6a464bf50cfa459626e7" name="a51dbf953128b6a464bf50cfa459626e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dbf953128b6a464bf50cfa459626e7">&#9670;&nbsp;</a></span>PCIE_CONF_BAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR4&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84fb2d49dd14438a9ff12a8eeb5bca60" name="a84fb2d49dd14438a9ff12a8eeb5bca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fb2d49dd14438a9ff12a8eeb5bca60">&#9670;&nbsp;</a></span>PCIE_CONF_BAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR5&#160;&#160;&#160;9U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d2644d85b7bfbf9a526e6d54096982d" name="a6d2644d85b7bfbf9a526e6d54096982d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d2644d85b7bfbf9a526e6d54096982d">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &amp; 0x00000006U) == 0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af163a00f52cc96bc7694e4e7e7a8d1fe" name="af163a00f52cc96bc7694e4e7e7a8d1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af163a00f52cc96bc7694e4e7e7a8d1fe">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; ~0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c45457ec77c6fd2e1977710f6edf28" name="a23c45457ec77c6fd2e1977710f6edf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c45457ec77c6fd2e1977710f6edf28">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_FLAGS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e8ddebc6d25b51940ae647f81deca1" name="a65e8ddebc6d25b51940ae647f81deca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e8ddebc6d25b51940ae647f81deca1">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_INVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_INVAL&#160;&#160;&#160;0xFFFFFFF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e1968a28791ed0529d622f32e6fad6c" name="a8e1968a28791ed0529d622f32e6fad6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1968a28791ed0529d622f32e6fad6c">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_INVAL64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_INVAL64&#160;&#160;&#160;0xFFFFFFFFFFFFFFF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd74fe08ef11c685775433236d0fd734" name="afd74fe08ef11c685775433236d0fd734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd74fe08ef11c685775433236d0fd734">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_INVAL_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_INVAL_FLAGS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ((((w) &amp; 0x00000006U) == 0x00000006U) ||        \</div>
<div class="line">         (((w) &amp; 0x00000006U) == 0x00000002U))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2f4020ce7fec0e3b5c9b121951468b70" name="a2f4020ce7fec0e3b5c9b121951468b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4020ce7fec0e3b5c9b121951468b70">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_IO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &amp; 0x00000001U) == 0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe49cc62101a531ca9e26b0290218797" name="abe49cc62101a531ca9e26b0290218797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe49cc62101a531ca9e26b0290218797">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_IO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_IO_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; ~0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6018ef2d851fd6a64a1ad4dde956f4c9" name="a6018ef2d851fd6a64a1ad4dde956f4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6018ef2d851fd6a64a1ad4dde956f4c9">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_MEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &amp; 0x00000001U) != 0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a296141fc89700213899b6463e1166477" name="a296141fc89700213899b6463e1166477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296141fc89700213899b6463e1166477">&#9670;&nbsp;</a></span>PCIE_CONF_BAR_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_BAR_NONE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa888f548db209011f1cf5c87b1f351b8" name="aa888f548db209011f1cf5c87b1f351b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa888f548db209011f1cf5c87b1f351b8">&#9670;&nbsp;</a></span>PCIE_CONF_CAP_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CAP_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98476f56fe7d46b6bee505e0db1c1906" name="a98476f56fe7d46b6bee505e0db1c1906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98476f56fe7d46b6bee505e0db1c1906">&#9670;&nbsp;</a></span>PCIE_CONF_CAP_NEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CAP_NEXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 10) &amp; 0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad23a180cf411bd8fa10027b9f16eb91" name="aad23a180cf411bd8fa10027b9f16eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad23a180cf411bd8fa10027b9f16eb91">&#9670;&nbsp;</a></span>PCIE_CONF_CAPPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CAPPTR&#160;&#160;&#160;13U	/* capabilities pointer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe5832ddf2b8399e8f672564ce85ad7e" name="abe5832ddf2b8399e8f672564ce85ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5832ddf2b8399e8f672564ce85ad7e">&#9670;&nbsp;</a></span>PCIE_CONF_CAPPTR_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CAPPTR_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 2) &amp; 0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6946589a87e364c4710fba1dded553dc" name="a6946589a87e364c4710fba1dded553dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6946589a87e364c4710fba1dded553dc">&#9670;&nbsp;</a></span>PCIE_CONF_CLASSREV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CLASSREV&#160;&#160;&#160;2U	/* class/revision register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace40af940c01af2876e6fe8d599677bc" name="ace40af940c01af2876e6fe8d599677bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace40af940c01af2876e6fe8d599677bc">&#9670;&nbsp;</a></span>PCIE_CONF_CLASSREV_CLASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CLASSREV_CLASS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 24) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f77d220a11a9a30c4656e7f616ec05" name="a36f77d220a11a9a30c4656e7f616ec05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f77d220a11a9a30c4656e7f616ec05">&#9670;&nbsp;</a></span>PCIE_CONF_CLASSREV_PROGIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CLASSREV_PROGIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae102d89e2fb359c3c9dda6b35d9ecd4f" name="ae102d89e2fb359c3c9dda6b35d9ecd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae102d89e2fb359c3c9dda6b35d9ecd4f">&#9670;&nbsp;</a></span>PCIE_CONF_CLASSREV_REV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CLASSREV_REV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a769e486c00a8ceda4ddb3f3eebc09c59" name="a769e486c00a8ceda4ddb3f3eebc09c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769e486c00a8ceda4ddb3f3eebc09c59">&#9670;&nbsp;</a></span>PCIE_CONF_CLASSREV_SUBCLASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CLASSREV_SUBCLASS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc046f15e216337194e41480518c982" name="a2fc046f15e216337194e41480518c982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc046f15e216337194e41480518c982">&#9670;&nbsp;</a></span>PCIE_CONF_CMDSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CMDSTAT&#160;&#160;&#160;1U	/* command/status register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7127f82d9c9b093b1056125ca1bb9d65" name="a7127f82d9c9b093b1056125ca1bb9d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7127f82d9c9b093b1056125ca1bb9d65">&#9670;&nbsp;</a></span>PCIE_CONF_CMDSTAT_CAPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CMDSTAT_CAPS&#160;&#160;&#160;0x00100000U  /* capabilities list */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a9008421671f66ea9a6f11f87edd514" name="a6a9008421671f66ea9a6f11f87edd514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9008421671f66ea9a6f11f87edd514">&#9670;&nbsp;</a></span>PCIE_CONF_CMDSTAT_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CMDSTAT_IO&#160;&#160;&#160;0x00000001U  /* I/O access enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a770450f03bfb020f223e0fea96189d" name="a8a770450f03bfb020f223e0fea96189d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a770450f03bfb020f223e0fea96189d">&#9670;&nbsp;</a></span>PCIE_CONF_CMDSTAT_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CMDSTAT_MASTER&#160;&#160;&#160;0x00000004U  /* bus master enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24661608e9f66f79bbdcde9304b24820" name="a24661608e9f66f79bbdcde9304b24820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24661608e9f66f79bbdcde9304b24820">&#9670;&nbsp;</a></span>PCIE_CONF_CMDSTAT_MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_CMDSTAT_MEM&#160;&#160;&#160;0x00000002U  /* mem access enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a491d796e2477816c8f8aac4c7b753e3d" name="a491d796e2477816c8f8aac4c7b753e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491d796e2477816c8f8aac4c7b753e3d">&#9670;&nbsp;</a></span>PCIE_CONF_EXT_CAP_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_EXT_CAP_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0fa4f22781b85d06321192338088073" name="ad0fa4f22781b85d06321192338088073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fa4f22781b85d06321192338088073">&#9670;&nbsp;</a></span>PCIE_CONF_EXT_CAP_NEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_EXT_CAP_NEXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 20) &amp; 0xFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22a73f116325d3509cde1f83b3d7900" name="af22a73f116325d3509cde1f83b3d7900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22a73f116325d3509cde1f83b3d7900">&#9670;&nbsp;</a></span>PCIE_CONF_EXT_CAP_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_EXT_CAP_VER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeb1434679b73c98f2ada475c8502e32" name="abeb1434679b73c98f2ada475c8502e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb1434679b73c98f2ada475c8502e32">&#9670;&nbsp;</a></span>PCIE_CONF_EXT_CAPPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_EXT_CAPPTR&#160;&#160;&#160;64U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b694e339f9be5982605ed53e022ae06" name="a2b694e339f9be5982605ed53e022ae06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b694e339f9be5982605ed53e022ae06">&#9670;&nbsp;</a></span>PCIE_CONF_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_ID&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5a2c8849e4cac05ee584827aedbfb93" name="aa5a2c8849e4cac05ee584827aedbfb93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a2c8849e4cac05ee584827aedbfb93">&#9670;&nbsp;</a></span>PCIE_CONF_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_INTR&#160;&#160;&#160;15U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c2f2d310dc6a73530b6909ce2c2536e" name="a5c2f2d310dc6a73530b6909ce2c2536e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2f2d310dc6a73530b6909ce2c2536e">&#9670;&nbsp;</a></span>PCIE_CONF_INTR_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_INTR_IRQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995ca5b5146669c9234d3cdd596b715c" name="a995ca5b5146669c9234d3cdd596b715c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995ca5b5146669c9234d3cdd596b715c">&#9670;&nbsp;</a></span>PCIE_CONF_INTR_IRQ_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_INTR_IRQ_NONE&#160;&#160;&#160;0xFFU  /* no interrupt routed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9462e002a9d4b49ef7e7c97942765215" name="a9462e002a9d4b49ef7e7c97942765215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9462e002a9d4b49ef7e7c97942765215">&#9670;&nbsp;</a></span>PCIE_CONF_MULTIFUNCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_MULTIFUNCTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &amp; 0x00800000U) != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ad620ae5a3041f0d7553de03c6da84" name="a43ad620ae5a3041f0d7553de03c6da84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ad620ae5a3041f0d7553de03c6da84">&#9670;&nbsp;</a></span>PCIE_CONF_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_TYPE&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7c494d71f6490e483b642a02ef90930" name="ab7c494d71f6490e483b642a02ef90930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c494d71f6490e483b642a02ef90930">&#9670;&nbsp;</a></span>PCIE_CONF_TYPE_BRIDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_CONF_TYPE_BRIDGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &amp; 0x007F0000U) != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f56e87ececf58b285e91341cd27d23" name="a34f56e87ececf58b285e91341cd27d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f56e87ececf58b285e91341cd27d23">&#9670;&nbsp;</a></span>PCIE_IO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_BASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1acf0ac9b46629497c7a552f5650ce" name="afc1acf0ac9b46629497c7a552f5650ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1acf0ac9b46629497c7a552f5650ce">&#9670;&nbsp;</a></span>PCIE_IO_BASE_LIMIT_UPPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_BASE_LIMIT_UPPER&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88669a9ca40294cee41bb163a908737f" name="a88669a9ca40294cee41bb163a908737f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88669a9ca40294cee41bb163a908737f">&#9670;&nbsp;</a></span>PCIE_IO_BASE_LIMIT_UPPER_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_BASE_LIMIT_UPPER_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iobu, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iolu&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (((iobu) &amp; 0xffffUL) |                   \</div>
<div class="line">         (((iolu) &amp; 0xffffUL) &lt;&lt; 16))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8bf9a619d6d83cbb009a7f18b501db92" name="a8bf9a619d6d83cbb009a7f18b501db92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf9a619d6d83cbb009a7f18b501db92">&#9670;&nbsp;</a></span>PCIE_IO_BASE_UPPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_BASE_UPPER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4629a222d00917b2e3cad6aadbfd2ec1" name="a4629a222d00917b2e3cad6aadbfd2ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4629a222d00917b2e3cad6aadbfd2ec1">&#9670;&nbsp;</a></span>PCIE_IO_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_LIMIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 8) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a59c926f2760a04c4d8439cb227fe2" name="a76a59c926f2760a04c4d8439cb227fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a59c926f2760a04c4d8439cb227fe2">&#9670;&nbsp;</a></span>PCIE_IO_LIMIT_UPPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_LIMIT_UPPER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111eab92400e240ec5b7f08caf1b8a87" name="a111eab92400e240ec5b7f08caf1b8a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111eab92400e240ec5b7f08caf1b8a87">&#9670;&nbsp;</a></span>PCIE_IO_SEC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_SEC_STATUS&#160;&#160;&#160;7U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61f05b2c4cd5c672af43960b320e33bc" name="a61f05b2c4cd5c672af43960b320e33bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f05b2c4cd5c672af43960b320e33bc">&#9670;&nbsp;</a></span>PCIE_IO_SEC_STATUS_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IO_SEC_STATUS_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iob, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iol, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">sec_status&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (((iob) &amp; 0xffUL) |                          \</div>
<div class="line">         (((iol) &amp; 0xffUL) &lt;&lt; 8) |                   \</div>
<div class="line">         (((sec_status) &amp; 0xffffUL) &lt;&lt; 16))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6616499a7be31d40af31bb8134aa4a51" name="a6616499a7be31d40af31bb8134aa4a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6616499a7be31d40af31bb8134aa4a51">&#9670;&nbsp;</a></span>PCIE_IRQ_CONNECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_IRQ_CONNECT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bdf_p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq_p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">priority_p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">isr_p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">isr_param_p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">flags_p&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        ARCH_PCIE_IRQ_CONNECT(bdf_p, irq_p, priority_p,                 \</div>
<div class="line">                              isr_p, isr_param_p, flags_p)</div>
</div><!-- fragment -->
<p>Initialize an interrupt handler for a PCIe endpoint IRQ. </p>
<p >This routine is only meant to be used by drivers using PCIe bus and having fixed or MSI based IRQ (so no runtime detection of the IRQ). In case of runtime detection see <a class="el" href="drivers_2pcie_2pcie_8h.html#a14970194de1024a1a4669b69f932a4f5" title="Dynamically connect a PCIe endpoint IRQ to an ISR handler.">pcie_connect_dynamic_irq()</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf_p</td><td>PCIe endpoint BDF </td></tr>
    <tr><td class="paramname">irq_p</td><td>IRQ line number. </td></tr>
    <tr><td class="paramname">priority_p</td><td>Interrupt priority. </td></tr>
    <tr><td class="paramname">isr_p</td><td>Address of interrupt service routine. </td></tr>
    <tr><td class="paramname">isr_param_p</td><td>Parameter passed to interrupt service routine. </td></tr>
    <tr><td class="paramname">flags_p</td><td>Architecture-specific IRQ configuration flags.. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1ce9e061b5a773f3ee74f78893174f9e" name="a1ce9e061b5a773f3ee74f78893174f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce9e061b5a773f3ee74f78893174f9e">&#9670;&nbsp;</a></span>PCIE_MAX_BUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MAX_BUS&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#a193dd359d7a96bdd904662717c7fbf6d">PCIE_BDF_BUS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8809359a58c787a939d01f25e12ac51a" name="a8809359a58c787a939d01f25e12ac51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8809359a58c787a939d01f25e12ac51a">&#9670;&nbsp;</a></span>PCIE_MAX_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MAX_DEV&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#a85cc69963a93046bda0f1594803af9eb">PCIE_BDF_DEV_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee8ddb7b7b1354fd5c835b67321f286b" name="aee8ddb7b7b1354fd5c835b67321f286b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8ddb7b7b1354fd5c835b67321f286b">&#9670;&nbsp;</a></span>PCIE_MAX_FUNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MAX_FUNC&#160;&#160;&#160;(0xFFFFFFFF &amp; <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#ab481360fa29cf086cc5369e6f1860a5f">PCIE_BDF_FUNC_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd6be1e38666a6a137b1654007cf293a" name="acd6be1e38666a6a137b1654007cf293a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6be1e38666a6a137b1654007cf293a">&#9670;&nbsp;</a></span>PCIE_MEM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MEM_BASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fbcd3f523deb069aa31bcd31973d00b" name="a6fbcd3f523deb069aa31bcd31973d00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbcd3f523deb069aa31bcd31973d00b">&#9670;&nbsp;</a></span>PCIE_MEM_BASE_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MEM_BASE_LIMIT&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a6dbe27d3d11be29397ae80c58a589" name="a93a6dbe27d3d11be29397ae80c58a589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a6dbe27d3d11be29397ae80c58a589">&#9670;&nbsp;</a></span>PCIE_MEM_BASE_LIMIT_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MEM_BASE_LIMIT_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">memb, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">meml&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (((memb) &amp; 0xffffUL) |              \</div>
<div class="line">         (((meml) &amp; 0xffffUL) &lt;&lt; 16))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9f5d23ad0674aed0bf5c1869621de303" name="a9f5d23ad0674aed0bf5c1869621de303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5d23ad0674aed0bf5c1869621de303">&#9670;&nbsp;</a></span>PCIE_MEM_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_MEM_LIMIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f7aa0fc063ec072bf7e89fca603c825" name="a5f7aa0fc063ec072bf7e89fca603c825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7aa0fc063ec072bf7e89fca603c825">&#9670;&nbsp;</a></span>PCIE_PREFETCH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_BASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;((w) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dd5906e8d735210d9f8ca25d39684b4" name="a8dd5906e8d735210d9f8ca25d39684b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd5906e8d735210d9f8ca25d39684b4">&#9670;&nbsp;</a></span>PCIE_PREFETCH_BASE_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_BASE_LIMIT&#160;&#160;&#160;9U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b269663488e7c7469415622390ce55" name="a02b269663488e7c7469415622390ce55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b269663488e7c7469415622390ce55">&#9670;&nbsp;</a></span>PCIE_PREFETCH_BASE_LIMIT_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_BASE_LIMIT_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pmemb, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pmeml&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (((pmemb) &amp; 0xffffUL) |                    \</div>
<div class="line">         (((pmeml) &amp; 0xffffUL) &lt;&lt; 16))</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6ebdd02e0599f33becb6cf413be0a8cd" name="a6ebdd02e0599f33becb6cf413be0a8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebdd02e0599f33becb6cf413be0a8cd">&#9670;&nbsp;</a></span>PCIE_PREFETCH_BASE_UPPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_BASE_UPPER&#160;&#160;&#160;10U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0a18504a4eb2061d1afc90fc7b8ee21" name="af0a18504a4eb2061d1afc90fc7b8ee21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a18504a4eb2061d1afc90fc7b8ee21">&#9670;&nbsp;</a></span>PCIE_PREFETCH_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_LIMIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0eda55fd8c2c4025dc4350ef946a61b" name="ab0eda55fd8c2c4025dc4350ef946a61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0eda55fd8c2c4025dc4350ef946a61b">&#9670;&nbsp;</a></span>PCIE_PREFETCH_LIMIT_UPPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_PREFETCH_LIMIT_UPPER&#160;&#160;&#160;11U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a804b34fd47ba065287e0257fac84ac35" name="a804b34fd47ba065287e0257fac84ac35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804b34fd47ba065287e0257fac84ac35">&#9670;&nbsp;</a></span>PCIE_SEC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_SEC_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 16) &amp; 0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa05e49d0cafbe51b7742354470d07bd0" name="aa05e49d0cafbe51b7742354470d07bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05e49d0cafbe51b7742354470d07bd0">&#9670;&nbsp;</a></span>PCIE_SECONDARY_LATENCY_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCIE_SECONDARY_LATENCY_TIMER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">w</td><td>)</td>
          <td>&#160;&#160;&#160;(((w) &gt;&gt; 24) &amp; 0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a84bb3c734945ebaee0e9801495eebe90" name="a84bb3c734945ebaee0e9801495eebe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bb3c734945ebaee0e9801495eebe90">&#9670;&nbsp;</a></span>pcie_bdf_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A unique PCI(e) endpoint (bus, device, function). </p>
<p >A PCI(e) endpoint is uniquely identified topologically using a (bus, device, function) tuple. The internal structure is documented in <a class="el" href="dt-bindings_2pcie_2pcie_8h.html">include/dt-bindings/pcie/pcie.h</a>: see <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#a09a440a45623a282c23eaa2cfeef63d2">PCIE_BDF()</a> and friends, since these tuples are referenced from devicetree. </p>

</div>
</div>
<a id="a3b769a3f200d09c32cc717371278b901" name="a3b769a3f200d09c32cc717371278b901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b769a3f200d09c32cc717371278b901">&#9670;&nbsp;</a></span>pcie_id_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A unique PCI(e) identifier (vendor ID, device ID). </p>
<p >The PCIE_CONF_ID register for each endpoint is a (vendor ID, device ID) pair, which is meant to tell the system what the PCI(e) endpoint is. Again, look to PCIE_ID_* macros in <a class="el" href="dt-bindings_2pcie_2pcie_8h.html">include/dt-bindings/pcie/pcie.h</a> for more. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad69ae431e5f91992f071dee9d7fa9110" name="ad69ae431e5f91992f071dee9d7fa9110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69ae431e5f91992f071dee9d7fa9110">&#9670;&nbsp;</a></span>pcie_alloc_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int pcie_alloc_irq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allocate an IRQ for an endpoint. </p>
<p >This function first checks the IRQ register and if it contains a valid value this is returned. If the register does not contain a valid value allocation of a new one is attempted. Such function is only exposed if CONFIG_PCIE_CONTROLLER is unset. It is thus available where architecture tied dynamic IRQ allocation for PCIe device makes sense.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the IRQ number, or PCIE_CONF_INTR_IRQ_NONE if allocation failed. </dd></dl>

</div>
</div>
<a id="aad76dbfd3d53d812db092e2029c65fea" name="aad76dbfd3d53d812db092e2029c65fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad76dbfd3d53d812db092e2029c65fea">&#9670;&nbsp;</a></span>pcie_bdf_lookup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> pcie_bdf_lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Look up the BDF based on PCI(e) vendor &amp; device ID. </p>
<p >This function is used to look up the BDF for a device given its vendor and device ID.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">id</td><td>PCI(e) vendor &amp; device ID encoded using <a class="el" href="dt-bindings_2pcie_2pcie_8h.html#af3107df4821c35c5f217a2b8bc49bce6">PCIE_ID()</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The BDF for the device, or PCIE_BDF_NONE if it was not found </dd></dl>

</div>
</div>
<a id="a10ecc667c564548e4ddf3ca4374242b5" name="a10ecc667c564548e4ddf3ca4374242b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ecc667c564548e4ddf3ca4374242b5">&#9670;&nbsp;</a></span>pcie_conf_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> pcie_conf_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a 32-bit word from an endpoint's configuration space. </p>
<p >This function is exported by the arch/SoC/board code.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>PCI(e) endpoint </td></tr>
    <tr><td class="paramname">reg</td><td>the configuration word index (not address) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the word read (0xFFFFFFFFU if nonexistent endpoint or word) </dd></dl>

</div>
</div>
<a id="a47a2e88935e04330d449db5463d9f21a" name="a47a2e88935e04330d449db5463d9f21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a2e88935e04330d449db5463d9f21a">&#9670;&nbsp;</a></span>pcie_conf_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pcie_conf_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a 32-bit word to an endpoint's configuration space. </p>
<p >This function is exported by the arch/SoC/board code.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>PCI(e) endpoint </td></tr>
    <tr><td class="paramname">reg</td><td>the configuration word index (not address) </td></tr>
    <tr><td class="paramname">data</td><td>the value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a14970194de1024a1a4669b69f932a4f5" name="a14970194de1024a1a4669b69f932a4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14970194de1024a1a4669b69f932a4f5">&#9670;&nbsp;</a></span>pcie_connect_dynamic_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_connect_dynamic_irq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(const void *parameter)&#160;</td>
          <td class="paramname"><em>routine</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>parameter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamically connect a PCIe endpoint IRQ to an ISR handler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI endpoint to examine </td></tr>
    <tr><td class="paramname">irq</td><td>the IRQ to connect (see <a class="el" href="drivers_2pcie_2pcie_8h.html#ad69ae431e5f91992f071dee9d7fa9110" title="Allocate an IRQ for an endpoint.">pcie_alloc_irq()</a>) </td></tr>
    <tr><td class="paramname">priority</td><td>priority of the IRQ </td></tr>
    <tr><td class="paramname">routine</td><td>the ISR handler to connect to the IRQ </td></tr>
    <tr><td class="paramname">parameter</td><td>the parameter to provide to the handler </td></tr>
    <tr><td class="paramname">flags</td><td>IRQ connection flags </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if connected, false otherwise </dd></dl>

</div>
</div>
<a id="a56e724c9bfd7f44c550ccff1b46978a8" name="a56e724c9bfd7f44c550ccff1b46978a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e724c9bfd7f44c550ccff1b46978a8">&#9670;&nbsp;</a></span>pcie_get_cap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> pcie_get_cap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cap_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find a PCI(e) capability in an endpoint's configuration space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI endpoint to examine </td></tr>
    <tr><td class="paramname">cap_id</td><td>the capability ID of interest </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the index of the configuration word, or 0 if no capability. </dd></dl>

</div>
</div>
<a id="a5db0d2a5946d20406070b47a1a7acf21" name="a5db0d2a5946d20406070b47a1a7acf21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db0d2a5946d20406070b47a1a7acf21">&#9670;&nbsp;</a></span>pcie_get_ext_cap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> pcie_get_ext_cap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cap_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find an Extended PCI(e) capability in an endpoint's configuration space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI endpoint to examine </td></tr>
    <tr><td class="paramname">cap_id</td><td>the capability ID of interest </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the index of the configuration word, or 0 if no capability. </dd></dl>

</div>
</div>
<a id="aed7fef462ba02a22b5875b1a2c0d965a" name="aed7fef462ba02a22b5875b1a2c0d965a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7fef462ba02a22b5875b1a2c0d965a">&#9670;&nbsp;</a></span>pcie_get_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int pcie_get_irq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the IRQ assigned by the firmware/board to an endpoint. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the IRQ number, or PCIE_CONF_INTR_IRQ_NONE if unknown. </dd></dl>

</div>
</div>
<a id="a3c47cb57baa9605f6fc177a6b01d4aae" name="a3c47cb57baa9605f6fc177a6b01d4aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c47cb57baa9605f6fc177a6b01d4aae">&#9670;&nbsp;</a></span>pcie_get_mbar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_get_mbar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>bar_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> *&#160;</td>
          <td class="paramname"><em>mbar</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the MBAR at a specific BAR index. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
    <tr><td class="paramname">bar_index</td><td>0-based BAR index </td></tr>
    <tr><td class="paramname">mbar</td><td>Pointer to struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the mbar was found and is valid, false otherwise </dd></dl>

</div>
</div>
<a id="afb69216f9224a9040b1f0b58eb286196" name="afb69216f9224a9040b1f0b58eb286196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb69216f9224a9040b1f0b58eb286196">&#9670;&nbsp;</a></span>pcie_irq_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pcie_irq_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>irq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PCI(e) endpoint to generate the specified IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
    <tr><td class="paramname">irq</td><td>the IRQ to generate</td></tr>
  </table>
  </dd>
</dl>
<p>If MSI is enabled and the endpoint supports it, the endpoint will be configured to generate the specified IRQ via MSI. Otherwise, it is assumed that the IRQ has been routed by the boot firmware to the specified IRQ, and the IRQ is enabled (at the I/O APIC, or wherever appropriate). </p>

</div>
</div>
<a id="a38df5e6054de59f1bc21e89a2701e998" name="a38df5e6054de59f1bc21e89a2701e998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38df5e6054de59f1bc21e89a2701e998">&#9670;&nbsp;</a></span>pcie_probe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_probe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a3b769a3f200d09c32cc717371278b901">pcie_id_t</a>&#160;</td>
          <td class="paramname"><em>id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Probe for the presence of a PCI(e) endpoint. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the endpoint to probe </td></tr>
    <tr><td class="paramname">id</td><td>the endpoint ID to expect, or PCIE_ID_NONE for "any device" </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the device is present, false otherwise </dd></dl>

</div>
</div>
<a id="ad6a0176778513b2283726fd28f11ec20" name="ad6a0176778513b2283726fd28f11ec20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a0176778513b2283726fd28f11ec20">&#9670;&nbsp;</a></span>pcie_probe_mbar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> pcie_probe_mbar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2libc_2minimal_2include_2sys_2types_8h.html#a4089fb16419d359081465355db05f846">unsigned</a> int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> *&#160;</td>
          <td class="paramname"><em>mbar</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Probe the nth MMIO address assigned to an endpoint. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
    <tr><td class="paramname">index</td><td>(0-based) index </td></tr>
    <tr><td class="paramname">mbar</td><td>Pointer to struct <a class="el" href="structpcie__mbar.html">pcie_mbar</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the mbar was found and is valid, false otherwise</dd></dl>
<p>A PCI(e) endpoint has 0 or more memory-mapped regions. This function allows the caller to enumerate them by calling with index=0..n. Value of n has to be below 6, as there is a maximum of 6 BARs. The indices are order-preserving with respect to the endpoint BARs: e.g., index 0 will return the lowest-numbered memory BAR on the endpoint. </p>

</div>
</div>
<a id="a3516fec89df75eb3d77f54193059fc5c" name="a3516fec89df75eb3d77f54193059fc5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3516fec89df75eb3d77f54193059fc5c">&#9670;&nbsp;</a></span>pcie_set_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pcie_set_cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a>&#160;</td>
          <td class="paramname"><em>bdf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td>
          <td class="paramname"><em>on</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set or reset bits in the endpoint command/status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bdf</td><td>the PCI(e) endpoint </td></tr>
    <tr><td class="paramname">bits</td><td>the powerset of bits of interest </td></tr>
    <tr><td class="paramname">on</td><td>use true to set bits, false to reset them </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="drivers_2pcie_2pcie_8h.html">pcie.h</a></li>
    <li class="footer">Generated on Mon Feb 21 2022 04:59:40 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
