// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:32:04 MDT 2014
// Date        : Thu Aug 31 11:44:24 2017
// Host        : ubuntu running 64-bit Ubuntu 14.04 LTS
// Command     : write_verilog -force -mode funcsim
//               /media/frankqz/c35fb864-558a-4c20-ae81-7faa0c86f8e4/Xilinx/projects/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA_funcsim.v
// Design      : DMA
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2014.3.1" *) (* CHECK_LICENSE_TYPE = "DMA,axi_dma,{}" *) 
(* core_generation_info = "DMA,axi_dma,{x_ipProduct=Vivado 2014.3.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=0,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=64,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=256,C_M_AXIS_MM2S_TDATA_WIDTH=256,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_S2MM=0,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=16,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_INCLUDE_S2MM_DRE=0,C_FAMILY=virtex7}" *) 
(* NotValidForBitStream *)
module DMA
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK" *) input m_axi_sg_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  input [255:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) output mm2s_prmry_reset_out_n;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

(* C_DLYTMR_RESOLUTION = "125" *) 
   (* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_MM2S_DRE = "0" *) 
   (* C_INCLUDE_MM2S_SF = "1" *) 
   (* C_INCLUDE_S2MM = "0" *) 
   (* C_INCLUDE_S2MM_DRE = "0" *) 
   (* C_INCLUDE_S2MM_SF = "1" *) 
   (* C_INCLUDE_SG = "1" *) 
   (* C_INSTANCE = "axi_dma" *) 
   (* C_MICRO_DMA = "0" *) 
   (* C_MM2S_BURST_SIZE = "64" *) 
   (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
   (* C_M_AXIS_MM2S_TDATA_WIDTH = "256" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_DATA_WIDTH = "256" *) 
   (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
   (* C_NUM_MM2S_CHANNELS = "1" *) 
   (* C_NUM_S2MM_CHANNELS = "1" *) 
   (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
   (* C_S2MM_BURST_SIZE = "16" *) 
   (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
   (* C_SG_LENGTH_WIDTH = "14" *) 
   (* C_SG_USE_STSAPP_LENGTH = "0" *) 
   (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
   (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
   (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
   (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   DMA_axi_dma__parameterized0 U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[31:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[3:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module DMA_axi_datamover
   (mm2s_err,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_rst2all_stop_request,
    m_axi_mm2s_arvalid,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    mm2s_halt_cmplt,
    Q,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    dm_m_axi_sg_aresetn,
    I1,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axi_mm2s_arready,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axis_mm2s_tready,
    m_axi_mm2s_rdata,
    D,
    m_axi_mm2s_rresp);
  output mm2s_err;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_rst2all_stop_request;
  output m_axi_mm2s_arvalid;
  output s_axis_mm2s_cmd_tready;
  output m_axis_mm2s_sts_tvalid_int;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output mm2s_halt_cmplt;
  output [3:0]Q;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input dm_m_axi_sg_aresetn;
  input I1;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axi_mm2s_arready;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input m_axis_mm2s_tready;
  input [255:0]m_axi_mm2s_rdata;
  input [48:0]D;
  input [1:0]m_axi_mm2s_rresp;

  wire [48:0]D;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out ;
  wire I1;
  wire \I_ADDR_CNTL/sig_addr_reg_full ;
  wire \I_ADDR_CNTL/sig_push_addr_reg1_out ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_MSTR_PCC/sig_calc_error_pushed ;
  wire \I_MSTR_PCC/sig_calc_error_reg ;
  wire \I_MSTR_PCC/sig_input_reg_empty ;
  wire \I_MSTR_PCC/sig_last_xfer_valid_im1 ;
  wire \I_MSTR_PCC/sig_ld_xfer_reg ;
  wire \I_MSTR_PCC/sig_ld_xfer_reg_tmp ;
  wire \I_MSTR_PCC/sig_mmap_reset_reg ;
  wire \I_MSTR_PCC/sig_parent_done ;
  wire \I_MSTR_PCC/sig_sm_halt_reg ;
  wire \I_MSTR_PCC/sig_sm_ld_calc1_reg ;
  wire \I_MSTR_PCC/sig_sm_ld_calc3_reg ;
  wire \I_MSTR_PCC/sig_sm_pop_input_reg ;
  wire \I_MSTR_PCC/sig_xfer_reg_empty ;
  wire \I_RD_DATA_CNTL/p_1_in ;
  wire \I_RD_DATA_CNTL/sig_first_dbeat ;
  wire [3:0]Q;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_err;
  wire mm2s_halt_cmplt;
  wire \n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_first_dbeat_i_1;
  wire n_0_sig_input_burst_type_reg_i_1;
  wire n_0_sig_input_eof_reg_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire \n_0_sig_input_tag_reg[0]_i_1 ;
  wire n_0_sig_last_dbeat_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_parent_done_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire \n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [64:23]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire [0:0]sig_mstr2addr_burst;
  wire [4:4]sig_mstr2data_len;
  wire sig_mstr2sf_eof;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stat2rsc_status_ready;

DMA_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D({sig_mstr2data_len,\n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER }),
        .DOUTB(\GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out ),
        .E(\I_MSTR_PCC/sig_sm_ld_calc3_reg ),
        .I1(I1),
        .I10(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .I11(n_0_sig_input_eof_reg_i_1),
        .I12(n_0_sig_last_dbeat_i_1),
        .I13(n_0_sig_first_dbeat_i_1),
        .I14(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1 ),
        .I15(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ),
        .I16(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .I17(n_0_sig_addr_reg_empty_i_1),
        .I18(n_0_sig_addr_aligned_ireg1_i_1),
        .I19(D),
        .I2(n_0_sig_calc_error_reg_i_1),
        .I3(n_0_sig_calc_error_pushed_i_1),
        .I4(n_0_sig_no_btt_residue_ireg1_i_1),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .I6(n_0_sig_parent_done_i_1),
        .I7(n_0_sig_input_reg_empty_i_1),
        .I8(\n_0_sig_input_tag_reg[0]_i_1 ),
        .I9(n_0_sig_input_burst_type_reg_i_1),
        .O1(mm2s_err),
        .O10(\n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O11({\n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ,\n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ,\n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER }),
        .O12(\n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O13({sig_cmd2mstr_command[64],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23]}),
        .O14(\n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O15(\n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O16(Q),
        .O17(\n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O18(\n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O19(\n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O2(\n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O3(\n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O4(\n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O5(\n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O6(\n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O7(\n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O8(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O9(\n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .p_1_in(\I_RD_DATA_CNTL/p_1_in ),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_full(\I_ADDR_CNTL/sig_addr_reg_full ),
        .sig_calc_error_pushed(\I_MSTR_PCC/sig_calc_error_pushed ),
        .sig_calc_error_reg(\I_MSTR_PCC/sig_calc_error_reg ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_first_dbeat(\I_RD_DATA_CNTL/sig_first_dbeat ),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_input_reg_empty(\I_MSTR_PCC/sig_input_reg_empty ),
        .sig_last_xfer_valid_im1(\I_MSTR_PCC/sig_last_xfer_valid_im1 ),
        .sig_ld_xfer_reg(\I_MSTR_PCC/sig_ld_xfer_reg ),
        .sig_ld_xfer_reg_tmp(\I_MSTR_PCC/sig_ld_xfer_reg_tmp ),
        .sig_mmap_reset_reg(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .sig_mstr2addr_burst(sig_mstr2addr_burst),
        .sig_mstr2sf_eof(sig_mstr2sf_eof),
        .sig_mstr2sf_tag(sig_mstr2sf_tag),
        .sig_parent_done(\I_MSTR_PCC/sig_parent_done ),
        .sig_push_addr_reg1_out(\I_ADDR_CNTL/sig_push_addr_reg1_out ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sm_halt_reg(\I_MSTR_PCC/sig_sm_halt_reg ),
        .sig_sm_ld_calc1_reg(\I_MSTR_PCC/sig_sm_ld_calc1_reg ),
        .sig_sm_pop_input_reg(\I_MSTR_PCC/sig_sm_pop_input_reg ),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_xfer_reg_empty(\I_MSTR_PCC/sig_xfer_reg_empty ));
LUT5 #(
    .INIT(32'h7000F0F0)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(\n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I4(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty ),
        .O(\n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1 ));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(\n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(s_axis_mm2s_cmd_tvalid_split),
        .I3(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(m_axis_mm2s_sts_tvalid_int),
        .I5(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
LUT4 #(
    .INIT(16'h0C0A)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(\n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I3(\I_MSTR_PCC/sig_sm_ld_calc1_reg ),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(\I_ADDR_CNTL/sig_push_addr_reg1_out ),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\I_ADDR_CNTL/sig_addr_reg_full ),
        .I4(m_axi_mm2s_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
LUT6 #(
    .INIT(64'h001000FF00100000)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(\n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I3(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I4(\I_MSTR_PCC/sig_sm_ld_calc1_reg ),
        .I5(\n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT4 #(
    .INIT(16'hFF80)) 
     sig_calc_error_pushed_i_1
       (.I0(mm2s_err),
        .I1(\I_MSTR_PCC/sig_xfer_reg_empty ),
        .I2(\I_MSTR_PCC/sig_ld_xfer_reg ),
        .I3(\I_MSTR_PCC/sig_calc_error_pushed ),
        .O(n_0_sig_calc_error_pushed_i_1));
LUT6 #(
    .INIT(64'hBBBBBBBB8888A888)) 
     sig_calc_error_reg_i_1
       (.I0(\I_MSTR_PCC/sig_calc_error_reg ),
        .I1(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I2(\I_MSTR_PCC/sig_input_reg_empty ),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(\I_MSTR_PCC/sig_sm_halt_reg ),
        .I5(mm2s_err),
        .O(n_0_sig_calc_error_reg_i_1));
LUT5 #(
    .INIT(32'hC0C000A0)) 
     sig_first_dbeat_i_1
       (.I0(\I_RD_DATA_CNTL/sig_first_dbeat ),
        .I1(\I_RD_DATA_CNTL/p_1_in ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I4(sig_data2mstr_cmd_ready),
        .O(n_0_sig_first_dbeat_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_burst_type_reg_i_1
       (.I0(sig_mstr2addr_burst),
        .I1(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(sig_cmd2mstr_command[23]),
        .I3(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I4(\I_MSTR_PCC/sig_calc_error_pushed ),
        .I5(\I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(n_0_sig_input_burst_type_reg_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_eof_reg_i_1
       (.I0(sig_mstr2sf_eof),
        .I1(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(sig_cmd2mstr_command[30]),
        .I3(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I4(\I_MSTR_PCC/sig_calc_error_pushed ),
        .I5(\I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(n_0_sig_input_eof_reg_i_1));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\I_MSTR_PCC/sig_input_reg_empty ),
        .I2(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I3(\I_MSTR_PCC/sig_calc_error_pushed ),
        .I4(\I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(n_0_sig_input_reg_empty_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     \sig_input_tag_reg[0]_i_1 
       (.I0(sig_mstr2sf_tag),
        .I1(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(sig_cmd2mstr_command[64]),
        .I3(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I4(\I_MSTR_PCC/sig_calc_error_pushed ),
        .I5(\I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(\n_0_sig_input_tag_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h35003F0035003000)) 
     sig_last_dbeat_i_1
       (.I0(\n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\I_RD_DATA_CNTL/p_1_in ),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I5(\n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O(n_0_sig_last_dbeat_i_1));
LUT5 #(
    .INIT(32'h888F8880)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(\n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(\n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I3(\I_MSTR_PCC/sig_sm_ld_calc1_reg ),
        .I4(\n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(\I_MSTR_PCC/sig_parent_done ),
        .I1(\I_MSTR_PCC/sig_ld_xfer_reg_tmp ),
        .I2(\I_MSTR_PCC/sig_last_xfer_valid_im1 ),
        .I3(\n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I4(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .O(n_0_sig_parent_done_i_1));
LUT6 #(
    .INIT(64'h000100FF00010000)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I1(sig_mstr2data_len),
        .I2(\n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I3(\I_MSTR_PCC/sig_mmap_reset_reg ),
        .I4(\I_MSTR_PCC/sig_sm_ld_calc3_reg ),
        .I5(\n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module DMA_axi_datamover_addr_cntl
   (O1,
    sig_addr2data_addr_posted,
    O2,
    m_axi_mm2s_arvalid,
    O3,
    sig_addr_reg_full,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    E,
    I1,
    m_axi_mm2s_aclk,
    I2,
    I3,
    I17,
    m_axi_mm2s_arready,
    I4,
    D,
    I5,
    I6);
  output O1;
  output sig_addr2data_addr_posted;
  output O2;
  output m_axi_mm2s_arvalid;
  output O3;
  output sig_addr_reg_full;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  input [0:0]E;
  input I1;
  input m_axi_mm2s_aclk;
  input I2;
  input I3;
  input I17;
  input m_axi_mm2s_arready;
  input I4;
  input [31:0]D;
  input [5:0]I5;
  input [0:0]I6;

  wire [31:0]D;
  wire [0:0]E;
  wire I1;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire [5:0]I5;
  wire [0:0]I6;
  wire O2;
  wire O3;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1 ;
  wire sig_addr_reg_full;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;

  assign O1 = sig_posted_to_axi_2;
  assign sig_addr2data_addr_posted = sig_posted_to_axi;
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I17),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(E),
        .I1(I4),
        .I2(sig_addr_reg_full),
        .I3(m_axi_mm2s_arready),
        .I4(O2),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I2),
        .Q(m_axi_mm2s_arvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I1),
        .Q(O2),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1 
       (.I0(O2),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr_reg_full),
        .I3(I4),
        .O(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I6),
        .Q(m_axi_mm2s_arburst[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b0),
        .Q(m_axi_mm2s_arburst[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[0]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[1]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[2]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[3]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[4]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I5[5]),
        .Q(m_axi_mm2s_arlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b0),
        .Q(m_axi_mm2s_arlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b0),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_mm2s_arsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module DMA_axi_datamover_cmd_status
   (s_axis_mm2s_cmd_tready,
    O1,
    sig_calc_error_reg,
    Q,
    sig_init_done,
    O2,
    sig_init_done_0,
    m_axis_mm2s_sts_tvalid_int,
    O16,
    SR,
    m_axi_mm2s_aclk,
    I15,
    I16,
    I1,
    s_axis_mm2s_cmd_tvalid_split,
    I2,
    I3,
    I4,
    I5,
    I6,
    I19,
    m_axis_mm2s_sts_tready,
    D);
  output s_axis_mm2s_cmd_tready;
  output O1;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_init_done;
  output O2;
  output sig_init_done_0;
  output m_axis_mm2s_sts_tvalid_int;
  output [3:0]O16;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I15;
  input I16;
  input I1;
  input s_axis_mm2s_cmd_tvalid_split;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [48:0]I19;
  input m_axis_mm2s_sts_tready;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire I15;
  wire I16;
  wire [48:0]I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire [3:0]O16;
  wire O2;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg;
  wire sig_init_reg2;

DMA_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I16(I16),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O16(O16),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
DMA_axi_datamover_fifo I_CMD_FIFO
       (.I1(I1),
        .I15(I15),
        .I19(I19),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O2(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module DMA_axi_datamover_fifo
   (sig_init_reg,
    sig_init_reg2,
    s_axis_mm2s_cmd_tready,
    sig_calc_error_reg,
    Q,
    sig_init_done,
    O2,
    SR,
    m_axi_mm2s_aclk,
    I15,
    I1,
    s_axis_mm2s_cmd_tvalid_split,
    I3,
    I4,
    I5,
    I6,
    I19);
  output sig_init_reg;
  output sig_init_reg2;
  output s_axis_mm2s_cmd_tready;
  output sig_calc_error_reg;
  output [48:0]Q;
  output sig_init_done;
  output O2;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I15;
  input I1;
  input s_axis_mm2s_cmd_tvalid_split;
  input I3;
  input I4;
  input I5;
  input I6;
  input [48:0]I19;

  wire I1;
  wire I15;
  wire [48:0]I19;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O2;
  wire [48:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_calc_error_reg_i_3;
  wire n_0_sig_calc_error_reg_i_4;
  wire n_0_sig_init_done_i_1;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(I19[9]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I15),
        .Q(s_axis_mm2s_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCC88CC88C088CC88)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I3),
        .I2(I4),
        .I3(O2),
        .I4(I5),
        .I5(I6),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_calc_error_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(n_0_sig_calc_error_reg_i_3),
        .I4(n_0_sig_calc_error_reg_i_4),
        .O(sig_calc_error_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[13]),
        .I3(I1),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(n_0_sig_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(n_0_sig_calc_error_reg_i_4));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I3),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module DMA_axi_datamover_fifo__parameterized0
   (O1,
    sig_init_done_0,
    m_axis_mm2s_sts_tvalid_int,
    O16,
    I16,
    m_axi_mm2s_aclk,
    I2,
    sig_init_reg2,
    sig_init_reg,
    I3,
    m_axis_mm2s_sts_tready,
    SR,
    D);
  output O1;
  output sig_init_done_0;
  output m_axis_mm2s_sts_tvalid_int;
  output [3:0]O16;
  input I16;
  input m_axi_mm2s_aclk;
  input I2;
  input sig_init_reg2;
  input sig_init_reg;
  input I3;
  input m_axis_mm2s_sts_tready;
  input [0:0]SR;
  input [3:0]D;

  wire [3:0]D;
  wire I16;
  wire I2;
  wire I3;
  wire O1;
  wire [3:0]O16;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire sig_init_done_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(O1),
        .I1(I2),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(O16[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(O16[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(O16[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(O16[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I16),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(I2),
        .I1(O1),
        .I2(I3),
        .I3(m_axis_mm2s_sts_tready),
        .I4(m_axis_mm2s_sts_tvalid_int),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_mm2s_sts_tvalid_int),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I3),
        .I3(sig_init_done_0),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module DMA_axi_datamover_fifo__parameterized1
   (O1,
    Q,
    O2,
    O3,
    O4,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    I3,
    sig_mstr2sf_cmd_valid,
    I4,
    I5,
    E,
    I6,
    I7,
    DOUTB,
    I8,
    D);
  output O1;
  output [2:0]Q;
  output O2;
  output O3;
  output O4;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input I3;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input I5;
  input [0:0]E;
  input I6;
  input I7;
  input [0:0]DOUTB;
  input I8;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]DOUTB;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;

DMA_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .DOUTB(DOUTB),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(O3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O3),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O3),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I5),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module DMA_axi_datamover_mm2s_full_wrap
   (sig_mmap_reset_reg,
    sig_sm_ld_calc1_reg,
    E,
    sig_ld_xfer_reg_tmp,
    sig_sm_halt_reg,
    sig_sm_pop_input_reg,
    sig_data2mstr_cmd_ready,
    O1,
    sig_mstr2sf_tag,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    sig_rsc2stat_status_valid,
    sig_addr2rsc_calc_error,
    sig_push_addr_reg1_out,
    m_axi_mm2s_arvalid,
    sig_xfer_reg_empty,
    sig_calc_error_pushed,
    O2,
    O3,
    sig_parent_done,
    sig_input_reg_empty,
    sig_mstr2addr_burst,
    O4,
    sig_mstr2sf_eof,
    O5,
    sig_first_dbeat,
    O6,
    s_axis_mm2s_cmd_tready,
    sig_stat2rsc_status_ready,
    sig_addr2rsc_cmd_fifo_empty,
    O7,
    O8,
    sig_ld_xfer_reg,
    Q,
    D,
    O9,
    O10,
    sig_addr_reg_full,
    O11,
    O12,
    DOUTB,
    sig_cmd2mstr_cmd_valid,
    O13,
    sig_calc_error_reg,
    O14,
    O15,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    mm2s_halt_cmplt,
    sig_init_done,
    sig_init_done_0,
    m_axis_mm2s_sts_tvalid_int,
    O16,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    O17,
    O18,
    O19,
    m_axi_mm2s_rready,
    sig_last_xfer_valid_im1,
    p_1_in,
    m_axi_mm2s_aclk,
    dm_m_axi_sg_aresetn,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_arready,
    m_axis_mm2s_tready,
    m_axi_mm2s_rdata,
    I19,
    m_axis_mm2s_sts_tready,
    m_axi_mm2s_rresp,
    s_axis_mm2s_cmd_tvalid_split);
  output sig_mmap_reset_reg;
  output sig_sm_ld_calc1_reg;
  output [0:0]E;
  output sig_ld_xfer_reg_tmp;
  output sig_sm_halt_reg;
  output sig_sm_pop_input_reg;
  output sig_data2mstr_cmd_ready;
  output O1;
  output [0:0]sig_mstr2sf_tag;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output sig_rsc2stat_status_valid;
  output sig_addr2rsc_calc_error;
  output sig_push_addr_reg1_out;
  output m_axi_mm2s_arvalid;
  output sig_xfer_reg_empty;
  output sig_calc_error_pushed;
  output O2;
  output O3;
  output sig_parent_done;
  output sig_input_reg_empty;
  output [0:0]sig_mstr2addr_burst;
  output O4;
  output sig_mstr2sf_eof;
  output O5;
  output sig_first_dbeat;
  output O6;
  output s_axis_mm2s_cmd_tready;
  output sig_stat2rsc_status_ready;
  output sig_addr2rsc_cmd_fifo_empty;
  output O7;
  output O8;
  output sig_ld_xfer_reg;
  output [0:0]Q;
  output [1:0]D;
  output O9;
  output O10;
  output sig_addr_reg_full;
  output [2:0]O11;
  output O12;
  output [0:0]DOUTB;
  output sig_cmd2mstr_cmd_valid;
  output [2:0]O13;
  output sig_calc_error_reg;
  output O14;
  output O15;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output mm2s_halt_cmplt;
  output sig_init_done;
  output sig_init_done_0;
  output m_axis_mm2s_sts_tvalid_int;
  output [3:0]O16;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output O17;
  output O18;
  output O19;
  output m_axi_mm2s_rready;
  output sig_last_xfer_valid_im1;
  output p_1_in;
  input m_axi_mm2s_aclk;
  input dm_m_axi_sg_aresetn;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_arready;
  input m_axis_mm2s_tready;
  input [255:0]m_axi_mm2s_rdata;
  input [48:0]I19;
  input m_axis_mm2s_sts_tready;
  input [1:0]m_axi_mm2s_rresp;
  input s_axis_mm2s_cmd_tvalid_split;

  wire [1:0]D;
  wire [0:0]DOUTB;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [48:0]I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ;
  wire O1;
  wire O10;
  wire [2:0]O11;
  wire O12;
  wire [2:0]O13;
  wire O14;
  wire O15;
  wire [3:0]O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire [0:0]Q;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_halt_cmplt;
  wire \n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_0_I_ADDR_CNTL;
  wire n_11_I_RD_DATA_CNTL;
  wire n_13_I_RD_DATA_CNTL;
  wire n_14_I_RD_DATA_CNTL;
  wire n_15_I_RD_DATA_CNTL;
  wire n_16_I_RD_DATA_CNTL;
  wire n_17_I_RD_DATA_CNTL;
  wire n_18_I_RD_DATA_CNTL;
  wire n_19_I_RD_DATA_CNTL;
  wire n_20_I_RD_DATA_CNTL;
  wire n_21_I_RD_DATA_CNTL;
  wire n_22_I_RD_DATA_CNTL;
  wire n_23_I_RD_DATA_CNTL;
  wire n_24_I_RD_DATA_CNTL;
  wire n_25_I_RD_DATA_CNTL;
  wire n_26_I_RD_DATA_CNTL;
  wire n_27_I_RD_DATA_CNTL;
  wire n_28_I_MSTR_PCC;
  wire n_28_I_RD_DATA_CNTL;
  wire \n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_29_I_RD_DATA_CNTL;
  wire \n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_30_I_MSTR_PCC;
  wire n_30_I_RD_DATA_CNTL;
  wire n_31_I_RD_DATA_CNTL;
  wire n_32_I_RD_DATA_CNTL;
  wire n_33_I_RD_DATA_CNTL;
  wire n_34_I_RD_DATA_CNTL;
  wire n_35_I_RD_DATA_CNTL;
  wire n_36_I_RD_DATA_CNTL;
  wire n_37_I_RD_DATA_CNTL;
  wire n_38_I_MSTR_PCC;
  wire n_38_I_RD_DATA_CNTL;
  wire n_39_I_RD_DATA_CNTL;
  wire n_3_I_RD_DATA_CNTL;
  wire n_3_I_RESET;
  wire n_40_I_MSTR_PCC;
  wire n_40_I_RD_DATA_CNTL;
  wire n_41_I_RD_DATA_CNTL;
  wire n_42_I_RD_DATA_CNTL;
  wire n_43_I_RD_DATA_CNTL;
  wire n_44_I_RD_DATA_CNTL;
  wire n_45_I_RD_DATA_CNTL;
  wire n_46_I_RD_DATA_CNTL;
  wire n_51_I_RD_DATA_CNTL;
  wire n_52_I_RD_DATA_CNTL;
  wire n_54_I_RD_DATA_CNTL;
  wire n_91_I_RD_DATA_CNTL;
  wire [2:2]p_0_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in_0;
  wire p_1_in;
  wire [31:0]p_1_out;
  wire [255:0]p_2_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rsc_slverr;
  wire [0:0]sig_data2rsc_tag;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data2skid_halt;
  wire [2:2]sig_dbeat_cntr_reg;
  wire sig_dfifo_tlast_out;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire sig_mm2s_allow_addr_req;
  wire sig_mmap_reset_reg;
  wire [31:6]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [31:0]sig_mstr2data_last_strb;
  wire [5:0]sig_mstr2data_len;
  wire [4:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [31:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_dre_src_align;
  wire sig_mstr2sf_eof;
  wire sig_mstr2sf_strt_offset;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_next_calc_error_reg;
  wire sig_parent_done;
  wire sig_push_addr_reg1_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire [0:0]sig_rd_sts_tag_reg;
  wire sig_rdc2sf_wlast;
  wire [31:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_pop_input_reg;
  wire [31:0]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire sig_stop_request;
  wire [2:2]sig_wrcnt_mblen_slice;
  wire sig_xfer_reg_empty;

DMA_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.DOUTB({sig_dfifo_tlast_out,p_1_out,p_2_out}),
        .I1(n_14_I_RD_DATA_CNTL),
        .I10(n_23_I_RD_DATA_CNTL),
        .I11(n_24_I_RD_DATA_CNTL),
        .I12(n_25_I_RD_DATA_CNTL),
        .I13(n_26_I_RD_DATA_CNTL),
        .I14(n_27_I_RD_DATA_CNTL),
        .I15(n_28_I_RD_DATA_CNTL),
        .I16(n_29_I_RD_DATA_CNTL),
        .I17(n_30_I_RD_DATA_CNTL),
        .I18(n_31_I_RD_DATA_CNTL),
        .I19(n_32_I_RD_DATA_CNTL),
        .I2(n_15_I_RD_DATA_CNTL),
        .I20(n_33_I_RD_DATA_CNTL),
        .I21(n_34_I_RD_DATA_CNTL),
        .I22(n_35_I_RD_DATA_CNTL),
        .I23(n_36_I_RD_DATA_CNTL),
        .I24(n_37_I_RD_DATA_CNTL),
        .I25(n_38_I_RD_DATA_CNTL),
        .I26(n_39_I_RD_DATA_CNTL),
        .I27(n_40_I_RD_DATA_CNTL),
        .I28(n_41_I_RD_DATA_CNTL),
        .I29(n_42_I_RD_DATA_CNTL),
        .I3(n_16_I_RD_DATA_CNTL),
        .I30(n_43_I_RD_DATA_CNTL),
        .I31(n_44_I_RD_DATA_CNTL),
        .I32(n_45_I_RD_DATA_CNTL),
        .I33(n_46_I_RD_DATA_CNTL),
        .I34(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I35(\n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I36(\n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I37(\n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I4(n_17_I_RD_DATA_CNTL),
        .I5(n_18_I_RD_DATA_CNTL),
        .I6(n_19_I_RD_DATA_CNTL),
        .I7(n_20_I_RD_DATA_CNTL),
        .I8(n_21_I_RD_DATA_CNTL),
        .I9(n_22_I_RD_DATA_CNTL),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request));
DMA_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.DINA({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .DOUTB({DOUTB,sig_dfifo_tlast_out,p_1_out,p_2_out}),
        .E(sig_push_addr_reg1_out),
        .I1(n_54_I_RD_DATA_CNTL),
        .I14(I14),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(n_0_I_ADDR_CNTL),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .I6(n_3_I_RD_DATA_CNTL),
        .O1(\n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O2(O6),
        .O3(O10),
        .O4(\n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O5(\n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O6(\n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O7(\n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .Q(Q),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_wrcnt_mblen_slice(sig_wrcnt_mblen_slice));
DMA_axi_datamover_addr_cntl I_ADDR_CNTL
       (.D({sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .E(sig_push_addr_reg1_out),
        .I1(O1),
        .I17(I17),
        .I2(n_38_I_MSTR_PCC),
        .I3(n_11_I_RD_DATA_CNTL),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5({sig_mstr2data_len[5],D,sig_mstr2data_len[2:0]}),
        .I6(sig_mstr2addr_burst),
        .O1(n_0_I_ADDR_CNTL),
        .O2(sig_addr2rsc_calc_error),
        .O3(sig_addr2rsc_cmd_fifo_empty),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_reg_full(sig_addr_reg_full));
DMA_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I1(sig_mmap_reset_reg),
        .I15(I15),
        .I16(I16),
        .I19(I19),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_input_reg_empty),
        .I6(sig_sm_halt_reg),
        .O1(sig_stat2rsc_status_ready),
        .O16(O16),
        .O2(sig_cmd2mstr_cmd_valid),
        .Q({O13[2],sig_cmd2mstr_command[63:32],O13[1:0],sig_cmd2mstr_command[13:0]}),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_reg(sig_calc_error_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0));
DMA_axi_datamover_pcc I_MSTR_PCC
       (.D(O12),
        .E(sig_sm_ld_calc1_reg),
        .I1(\n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I10(I10),
        .I11(I11),
        .I12(n_51_I_RD_DATA_CNTL),
        .I13(sig_data2mstr_cmd_ready),
        .I14(sig_push_addr_reg1_out),
        .I15(n_52_I_RD_DATA_CNTL),
        .I16(sig_cmd2mstr_cmd_valid),
        .I17({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[13:0]}),
        .I18(I18),
        .I19(sig_dbeat_cntr_reg),
        .I2(I2),
        .I20(n_91_I_RD_DATA_CNTL),
        .I21(sig_rsc2stat_status_valid),
        .I22(\n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(sig_mmap_reset_reg),
        .O10(sig_mstr2addr_burst),
        .O11(O4),
        .O12(O7),
        .O13(O8),
        .O14({sig_mstr2data_len[5],D,sig_mstr2data_len[2:0]}),
        .O15(O9),
        .O16(n_30_I_MSTR_PCC),
        .O17(O11),
        .O18(O14),
        .O19(O15),
        .O2(E),
        .O20(O17),
        .O21(n_38_I_MSTR_PCC),
        .O22(p_0_in),
        .O23(n_40_I_MSTR_PCC),
        .O24(sig_last_xfer_valid_im1),
        .O25(sig_mstr2data_last_strb),
        .O26({sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .O27(sig_mstr2data_strt_strb),
        .O3(sig_sm_halt_reg),
        .O4(O1),
        .O5(sig_calc_error_pushed),
        .O6(O2),
        .O7(O3),
        .O8(sig_parent_done),
        .O9(sig_input_reg_empty),
        .Q(n_28_I_MSTR_PCC),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_1_in(p_1_in),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_ld_xfer_reg_tmp(sig_ld_xfer_reg_tmp),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_mstr2sf_eof(sig_mstr2sf_eof),
        .sig_mstr2sf_tag(sig_mstr2sf_tag),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_xfer_reg_empty(sig_xfer_reg_empty));
DMA_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D(p_0_in),
        .DINA({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .I1(O1),
        .I10(sig_mstr2data_last_strb),
        .I11(sig_mstr2data_strt_strb),
        .I12(I12),
        .I13(I13),
        .I2(n_3_I_RESET),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_addr2rsc_cmd_fifo_empty),
        .I5(sig_rsc2stat_status[5:4]),
        .I6({sig_mstr2data_len[5],D,sig_mstr2data_len[0]}),
        .I7(n_30_I_MSTR_PCC),
        .I8(n_28_I_MSTR_PCC),
        .I9(n_40_I_MSTR_PCC),
        .O1(sig_data2mstr_cmd_ready),
        .O10(n_17_I_RD_DATA_CNTL),
        .O11(n_18_I_RD_DATA_CNTL),
        .O12(n_19_I_RD_DATA_CNTL),
        .O13(n_20_I_RD_DATA_CNTL),
        .O14(n_21_I_RD_DATA_CNTL),
        .O15(n_22_I_RD_DATA_CNTL),
        .O16(n_23_I_RD_DATA_CNTL),
        .O17(n_24_I_RD_DATA_CNTL),
        .O18(n_25_I_RD_DATA_CNTL),
        .O19(n_26_I_RD_DATA_CNTL),
        .O2(n_3_I_RD_DATA_CNTL),
        .O20(n_27_I_RD_DATA_CNTL),
        .O21(n_28_I_RD_DATA_CNTL),
        .O22(n_29_I_RD_DATA_CNTL),
        .O23(n_30_I_RD_DATA_CNTL),
        .O24(n_31_I_RD_DATA_CNTL),
        .O25(n_32_I_RD_DATA_CNTL),
        .O26(n_33_I_RD_DATA_CNTL),
        .O27(n_34_I_RD_DATA_CNTL),
        .O28(n_35_I_RD_DATA_CNTL),
        .O29(n_36_I_RD_DATA_CNTL),
        .O3(O5),
        .O30(n_37_I_RD_DATA_CNTL),
        .O31(n_38_I_RD_DATA_CNTL),
        .O32(n_39_I_RD_DATA_CNTL),
        .O33(n_40_I_RD_DATA_CNTL),
        .O34(n_41_I_RD_DATA_CNTL),
        .O35(n_42_I_RD_DATA_CNTL),
        .O36(n_43_I_RD_DATA_CNTL),
        .O37(n_44_I_RD_DATA_CNTL),
        .O38(n_45_I_RD_DATA_CNTL),
        .O39(n_46_I_RD_DATA_CNTL),
        .O4(sig_first_dbeat),
        .O40(n_51_I_RD_DATA_CNTL),
        .O41(n_52_I_RD_DATA_CNTL),
        .O42(O18),
        .O43(n_54_I_RD_DATA_CNTL),
        .O44(O19),
        .O45(n_91_I_RD_DATA_CNTL),
        .O5(n_11_I_RD_DATA_CNTL),
        .O6(n_13_I_RD_DATA_CNTL),
        .O7(n_14_I_RD_DATA_CNTL),
        .O8(n_15_I_RD_DATA_CNTL),
        .O9(n_16_I_RD_DATA_CNTL),
        .Q(sig_dbeat_cntr_reg),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .p_0_in_0(p_0_in_0),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_tag(sig_data2rsc_tag),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_cmplt(sig_mstr2data_cmd_cmplt),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_eof(sig_mstr2data_eof),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_tag(sig_mstr2sf_tag),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_wrcnt_mblen_slice(sig_wrcnt_mblen_slice));
DMA_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O1(sig_rsc2stat_status_valid),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_in_0(p_0_in_0),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_tag(sig_data2rsc_tag),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
DMA_axi_datamover_reset I_RESET
       (.I1(I1),
        .I2(n_13_I_RD_DATA_CNTL),
        .O1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O2(n_3_I_RESET),
        .SR(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module DMA_axi_datamover_pcc
   (O1,
    E,
    O2,
    sig_ld_xfer_reg_tmp,
    O3,
    sig_sm_pop_input_reg,
    O4,
    sig_xfer_reg_empty,
    O5,
    O6,
    O7,
    O8,
    O9,
    sig_mstr2sf_tag,
    O10,
    O11,
    sig_mstr2sf_eof,
    O12,
    O13,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_ld_xfer_reg,
    O14,
    Q,
    O15,
    O16,
    O17,
    D,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    sig_mstr2data_cmd_cmplt,
    O24,
    sig_mstr2data_eof,
    sig_mstr2data_sequential,
    O25,
    p_1_in,
    O26,
    O27,
    sig_mstr2sf_cmd_valid,
    SR,
    m_axi_mm2s_aclk,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I18,
    I1,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I19,
    I20,
    sig_next_calc_error_reg,
    sig_stat2rsc_status_ready,
    I21,
    I22,
    sig_inhibit_rdy_n);
  output O1;
  output [0:0]E;
  output [0:0]O2;
  output sig_ld_xfer_reg_tmp;
  output O3;
  output sig_sm_pop_input_reg;
  output O4;
  output sig_xfer_reg_empty;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [0:0]sig_mstr2sf_tag;
  output [0:0]O10;
  output O11;
  output sig_mstr2sf_eof;
  output O12;
  output [0:0]O13;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_ld_xfer_reg;
  output [5:0]O14;
  output [0:0]Q;
  output O15;
  output O16;
  output [2:0]O17;
  output [0:0]D;
  output O18;
  output O19;
  output O20;
  output O21;
  output [0:0]O22;
  output O23;
  output sig_mstr2data_cmd_cmplt;
  output O24;
  output sig_mstr2data_eof;
  output sig_mstr2data_sequential;
  output [31:0]O25;
  output p_1_in;
  output [31:0]O26;
  output [31:0]O27;
  output sig_mstr2sf_cmd_valid;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I18;
  input I1;
  input I12;
  input I13;
  input [0:0]I14;
  input I15;
  input I16;
  input [45:0]I17;
  input [0:0]I19;
  input I20;
  input sig_next_calc_error_reg;
  input sig_stat2rsc_status_ready;
  input I21;
  input I22;
  input sig_inhibit_rdy_n;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire [0:0]I14;
  wire I15;
  wire I16;
  wire [45:0]I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [4:0]\I_STRT_STRB_GEN/sig_end_offset_un ;
  wire [4:0]\I_STRT_STRB_GEN/sig_start_offset_un ;
  wire O1;
  wire [0:0]O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire [5:0]O14;
  wire O15;
  wire O16;
  wire [2:0]O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire [0:0]O22;
  wire O23;
  wire O24;
  wire [31:0]O25;
  wire [31:0]O26;
  wire [31:0]O27;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_g0_b1;
  wire n_0_g0_b10;
  wire n_0_g0_b10__0;
  wire n_0_g0_b11;
  wire n_0_g0_b11__0;
  wire n_0_g0_b12;
  wire n_0_g0_b12__0;
  wire n_0_g0_b13;
  wire n_0_g0_b13__0;
  wire n_0_g0_b14;
  wire n_0_g0_b14__0;
  wire n_0_g0_b15;
  wire n_0_g0_b16__0;
  wire n_0_g0_b17;
  wire n_0_g0_b17__0;
  wire n_0_g0_b18;
  wire n_0_g0_b18__0;
  wire n_0_g0_b19;
  wire n_0_g0_b19__0;
  wire n_0_g0_b1__0;
  wire n_0_g0_b2;
  wire n_0_g0_b20;
  wire n_0_g0_b20__0;
  wire n_0_g0_b21;
  wire n_0_g0_b21__0;
  wire n_0_g0_b22;
  wire n_0_g0_b22__0;
  wire n_0_g0_b23;
  wire n_0_g0_b23__0;
  wire n_0_g0_b24;
  wire n_0_g0_b24__0;
  wire n_0_g0_b25;
  wire n_0_g0_b25__0;
  wire n_0_g0_b26;
  wire n_0_g0_b26__0;
  wire n_0_g0_b27;
  wire n_0_g0_b27__0;
  wire n_0_g0_b28;
  wire n_0_g0_b28__0;
  wire n_0_g0_b29;
  wire n_0_g0_b29__0;
  wire n_0_g0_b2__0;
  wire n_0_g0_b3;
  wire n_0_g0_b30;
  wire n_0_g0_b30__0;
  wire n_0_g0_b31_i_10;
  wire n_0_g0_b31_i_11;
  wire n_0_g0_b31_i_12;
  wire n_0_g0_b31_i_13;
  wire n_0_g0_b31_i_14;
  wire n_0_g0_b31_i_15;
  wire n_0_g0_b31_i_16;
  wire n_0_g0_b31_i_17;
  wire n_0_g0_b31_i_18;
  wire n_0_g0_b31_i_19;
  wire n_0_g0_b31_i_20;
  wire n_0_g0_b31_i_21;
  wire n_0_g0_b31_i_22;
  wire n_0_g0_b31_i_23;
  wire n_0_g0_b31_i_24;
  wire n_0_g0_b31_i_25;
  wire n_0_g0_b31_i_26;
  wire n_0_g0_b31_i_27;
  wire n_0_g0_b31_i_6;
  wire n_0_g0_b31_i_7;
  wire n_0_g0_b31_i_8;
  wire n_0_g0_b31_i_9;
  wire n_0_g0_b3__0;
  wire n_0_g0_b4;
  wire n_0_g0_b4__0;
  wire n_0_g0_b5;
  wire n_0_g0_b5__0;
  wire n_0_g0_b6;
  wire n_0_g0_b6__0;
  wire n_0_g0_b7;
  wire n_0_g0_b7__0;
  wire n_0_g0_b8;
  wire n_0_g0_b8__0;
  wire n_0_g0_b9;
  wire n_0_g0_b9__0;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[10]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[11]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[13]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[14]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[15]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[2]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[3]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[5]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[6]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[7]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[9]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[0] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[1] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[2] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[3] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[4] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[5] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[10]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[10]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[10]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[10]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_6 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_7 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_8 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_9 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_6 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[10] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[8] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[9] ;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[8] ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_9;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_13;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_14;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_15;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_16;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_17;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_18;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_19;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_20;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_21;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_22;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_0_sig_bytes_to_mbaa_ireg1[10]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[9]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[10] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[11] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[7] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[8] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[9] ;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire \n_0_sig_finish_addr_offset_ireg2[0]_i_1 ;
  wire \n_0_sig_finish_addr_offset_ireg2[2]_i_2 ;
  wire \n_0_sig_finish_addr_offset_ireg2[3]_i_2 ;
  wire \n_0_sig_finish_addr_offset_ireg2[4]_i_2 ;
  wire \n_0_sig_finish_addr_offset_ireg2[4]_i_3 ;
  wire \n_0_sig_finish_addr_offset_ireg2[4]_i_4 ;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire \n_0_sig_next_len_reg[5]_i_2 ;
  wire \n_0_sig_next_len_reg[5]_i_3 ;
  wire \n_0_sig_next_len_reg[5]_i_4 ;
  wire \n_0_sig_pcc_sm_state[0]_i_2 ;
  wire \n_0_sig_pcc_sm_state[0]_i_3 ;
  wire \n_0_sig_pcc_sm_state[1]_i_2 ;
  wire \n_0_sig_pcc_sm_state[1]_i_3 ;
  wire \n_0_sig_pcc_sm_state[1]_i_4 ;
  wire \n_0_sig_pcc_sm_state[1]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[3]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[4]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_3 ;
  wire \n_0_sig_xfer_end_strb_ireg3[16]_i_1 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_3;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_0_sig_xfer_strt_strb_ireg3[16]_i_1 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[16]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[16]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[16]_i_4 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[13]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ;
  wire p_1_in;
  wire p_1_in_0;
  wire [13:0]p_1_in__0;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [15:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [10:0]sig_adjusted_addr_incr_im1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [13:0]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [4:1]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_next_calc_error_reg;
  wire [2:0]sig_pcc_sm_state;
  wire [2:0]sig_pcc_sm_state_ns;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire sig_sm_halt_ns;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire sig_stat2rsc_status_ready;
  wire [5:0]sig_strbgen_bytes_ireg2;
  wire [31:1]sig_xfer_end_strb_im2;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [31:0]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire [3:2]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(O5),
        .I1(I16),
        .I2(O9),
        .I3(O3),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     g0_b0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(sig_xfer_strt_strb_im2[0]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
     g0_b1
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b1__0),
        .O(n_0_g0_b1));
LUT5 #(
    .INIT(32'hFFE00000)) 
     g0_b10
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b10__0),
        .O(n_0_g0_b10));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h000007FF)) 
     g0_b10__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b10__0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'hFFFFF081)) 
     g0_b10__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[10]));
LUT6 #(
    .INIT(64'hFFFFF80000000000)) 
     g0_b11
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b11__0),
        .O(n_0_g0_b11));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'h07)) 
     g0_b11__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b11__0));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT5 #(
    .INIT(32'hFFFFF001)) 
     g0_b11__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[11]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'hF800)) 
     g0_b12
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I3(n_0_g0_b12__0),
        .O(n_0_g0_b12));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h00001FFF)) 
     g0_b12__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b12__0));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hFFFFA801)) 
     g0_b12__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[12]));
LUT6 #(
    .INIT(64'hFFFFE00000000000)) 
     g0_b13
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b13__0),
        .O(n_0_g0_b13));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'h007F)) 
     g0_b13__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b13__0));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'hFFFFC001)) 
     g0_b13__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[13]));
LUT5 #(
    .INIT(32'hFF800000)) 
     g0_b14
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b14__0),
        .O(n_0_g0_b14));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h00007FFF)) 
     g0_b14__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b14__0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'hFFFF8001)) 
     g0_b14__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[14]));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     g0_b15
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b15));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hFFFF0001)) 
     g0_b15__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[15]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h0001FFFF)) 
     g0_b16__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b16__0));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     g0_b17
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b17__0),
        .O(n_0_g0_b17));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'h01FF)) 
     g0_b17__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b17__0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'hFFFC0001)) 
     g0_b17__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[17]));
LUT5 #(
    .INIT(32'hFE000000)) 
     g0_b18
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b18__0),
        .O(n_0_g0_b18));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'h0007FFFF)) 
     g0_b18__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b18__0));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'hFFF80001)) 
     g0_b18__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[18]));
LUT6 #(
    .INIT(64'hFFF8000000000000)) 
     g0_b19
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b19__0),
        .O(n_0_g0_b19));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'h1F)) 
     g0_b19__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b19__0));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hFFF00001)) 
     g0_b19__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[19]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     g0_b1__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b1__0));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     g0_b1__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[1]));
LUT5 #(
    .INIT(32'hFFFE0000)) 
     g0_b2
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b2__0),
        .O(n_0_g0_b2));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     g0_b20
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I3(n_0_g0_b20__0),
        .O(n_0_g0_b20));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h001FFFFF)) 
     g0_b20__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b20__0));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT5 #(
    .INIT(32'hFEAA0001)) 
     g0_b20__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[20]));
LUT6 #(
    .INIT(64'hFFE0000000000000)) 
     g0_b21
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b21__0),
        .O(n_0_g0_b21));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h07FF)) 
     g0_b21__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b21__0));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hFCF00001)) 
     g0_b21__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[21]));
LUT5 #(
    .INIT(32'hF8000000)) 
     g0_b22
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b22__0),
        .O(n_0_g0_b22));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'h007FFFFF)) 
     g0_b22__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b22__0));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'hF8F00001)) 
     g0_b22__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[22]));
LUT6 #(
    .INIT(64'hFF80000000000000)) 
     g0_b23
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b23__0),
        .O(n_0_g0_b23));
LUT2 #(
    .INIT(4'h7)) 
     g0_b23__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b23__0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'hF0F00001)) 
     g0_b23__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[23]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h80)) 
     g0_b24
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I2(n_0_g0_b24__0),
        .O(n_0_g0_b24));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h01FFFFFF)) 
     g0_b24__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b24__0));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'hAAA80001)) 
     g0_b24__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[24]));
LUT6 #(
    .INIT(64'hFE00000000000000)) 
     g0_b25
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b25__0),
        .O(n_0_g0_b25));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'h1FFF)) 
     g0_b25__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b25__0));
LUT5 #(
    .INIT(32'hF0C00001)) 
     g0_b25__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[25]));
LUT5 #(
    .INIT(32'hE0000000)) 
     g0_b26
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b26__0),
        .O(n_0_g0_b26));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h07FFFFFF)) 
     g0_b26__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b26__0));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hF0800001)) 
     g0_b26__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[26]));
LUT6 #(
    .INIT(64'hF800000000000000)) 
     g0_b27
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b27__0),
        .O(n_0_g0_b27));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     g0_b27__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b27__0));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'hF0000001)) 
     g0_b27__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[27]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     g0_b28
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I3(n_0_g0_b28__0),
        .O(n_0_g0_b28));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h1FFFFFFF)) 
     g0_b28__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b28__0));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'hA8000001)) 
     g0_b28__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[28]));
LUT6 #(
    .INIT(64'hE000000000000000)) 
     g0_b29
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b29__0),
        .O(n_0_g0_b29));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     g0_b29__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b29__0));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hC0000001)) 
     g0_b29__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[29]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'h00000007)) 
     g0_b2__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b2__0));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF9)) 
     g0_b2__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[2]));
LUT6 #(
    .INIT(64'hFFFFFFF800000000)) 
     g0_b3
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b3__0),
        .O(n_0_g0_b3));
LUT5 #(
    .INIT(32'h80000000)) 
     g0_b30
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b30__0),
        .O(n_0_g0_b30));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     g0_b30__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b30__0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'h80000001)) 
     g0_b30__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[30]));
LUT5 #(
    .INIT(32'h80000000)) 
     g0_b31
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .O(sig_xfer_strt_strb_im2[31]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     g0_b31__0
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[31]));
LUT6 #(
    .INIT(64'h9A559A9AFFFFFFFF)) 
     g0_b31_i_1
       (.I0(n_0_g0_b31_i_6),
        .I1(n_0_g0_b31_i_7),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I3(n_0_g0_b31_i_8),
        .I4(n_0_g0_b31_i_9),
        .I5(n_0_g0_b31_i_10),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [0]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'h5555AAA9)) 
     g0_b31_i_10
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(sig_strbgen_bytes_ireg2[4]),
        .I2(sig_strbgen_bytes_ireg2[3]),
        .I3(n_0_g0_b31_i_20),
        .I4(sig_strbgen_bytes_ireg2[0]),
        .O(n_0_g0_b31_i_10));
LUT6 #(
    .INIT(64'h6669666666696669)) 
     g0_b31_i_11
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I4(n_0_g0_b31_i_20),
        .I5(n_0_g0_b31_i_21),
        .O(n_0_g0_b31_i_11));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'h96)) 
     g0_b31_i_12
       (.I0(n_0_g0_b31_i_16),
        .I1(n_0_g0_b31_i_18),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .O(n_0_g0_b31_i_12));
LUT6 #(
    .INIT(64'hDD5D440422A2BBFB)) 
     g0_b31_i_13
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(n_0_g0_b31_i_22),
        .I2(n_0_g0_b31_i_23),
        .I3(n_0_g0_b31_i_24),
        .I4(n_0_g0_b31_i_18),
        .I5(n_0_g0_b31_i_25),
        .O(n_0_g0_b31_i_13));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hFA0504FB)) 
     g0_b31_i_14
       (.I0(sig_strbgen_bytes_ireg2[3]),
        .I1(n_0_g0_b31_i_20),
        .I2(n_0_g0_b31_i_26),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I4(sig_strbgen_bytes_ireg2[4]),
        .O(n_0_g0_b31_i_14));
LUT6 #(
    .INIT(64'h0101FEFE0101FEFF)) 
     g0_b31_i_15
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_bytes_ireg2[4]),
        .I4(sig_strbgen_bytes_ireg2[3]),
        .I5(sig_strbgen_bytes_ireg2[5]),
        .O(n_0_g0_b31_i_15));
LUT6 #(
    .INIT(64'hAD04AD04AA00AD04)) 
     g0_b31_i_16
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I4(n_0_g0_b31_i_21),
        .I5(n_0_g0_b31_i_20),
        .O(n_0_g0_b31_i_16));
LUT6 #(
    .INIT(64'hFFFFFFFF5500DF45)) 
     g0_b31_i_17
       (.I0(n_0_g0_b31_i_24),
        .I1(n_0_g0_b31_i_20),
        .I2(n_0_g0_b31_i_21),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I4(n_0_g0_b31_i_27),
        .I5(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .O(n_0_g0_b31_i_17));
LUT6 #(
    .INIT(64'h00FF00FF00FFFF01)) 
     g0_b31_i_18
       (.I0(sig_strbgen_bytes_ireg2[3]),
        .I1(sig_strbgen_bytes_ireg2[4]),
        .I2(sig_strbgen_bytes_ireg2[5]),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .I4(sig_strbgen_bytes_ireg2[1]),
        .I5(sig_strbgen_bytes_ireg2[0]),
        .O(n_0_g0_b31_i_18));
LUT6 #(
    .INIT(64'hFFFF75FF55FF5575)) 
     g0_b31_i_19
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(n_0_g0_b31_i_20),
        .I2(n_0_g0_b31_i_21),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I4(n_0_g0_b31_i_27),
        .I5(n_0_g0_b31_i_24),
        .O(n_0_g0_b31_i_19));
LUT6 #(
    .INIT(64'hFFFFFFFF9A559A9A)) 
     g0_b31_i_2
       (.I0(n_0_g0_b31_i_6),
        .I1(n_0_g0_b31_i_7),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I3(n_0_g0_b31_i_8),
        .I4(n_0_g0_b31_i_9),
        .I5(n_0_g0_b31_i_11),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [1]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     g0_b31_i_20
       (.I0(sig_strbgen_bytes_ireg2[5]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .O(n_0_g0_b31_i_20));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h1)) 
     g0_b31_i_21
       (.I0(sig_strbgen_bytes_ireg2[3]),
        .I1(sig_strbgen_bytes_ireg2[4]),
        .O(n_0_g0_b31_i_21));
LUT6 #(
    .INIT(64'hFFFF01FFFFFFFFFF)) 
     g0_b31_i_22
       (.I0(n_0_g0_b31_i_20),
        .I1(sig_strbgen_bytes_ireg2[3]),
        .I2(sig_strbgen_bytes_ireg2[4]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I4(sig_strbgen_bytes_ireg2[0]),
        .I5(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .O(n_0_g0_b31_i_22));
LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
     g0_b31_i_23
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(sig_strbgen_bytes_ireg2[0]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I3(n_0_g0_b31_i_20),
        .I4(sig_strbgen_bytes_ireg2[4]),
        .I5(sig_strbgen_bytes_ireg2[3]),
        .O(n_0_g0_b31_i_23));
LUT6 #(
    .INIT(64'h0F0F0F0FF0F0F0F1)) 
     g0_b31_i_24
       (.I0(sig_strbgen_bytes_ireg2[4]),
        .I1(sig_strbgen_bytes_ireg2[3]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .I4(sig_strbgen_bytes_ireg2[5]),
        .I5(sig_strbgen_bytes_ireg2[0]),
        .O(n_0_g0_b31_i_24));
LUT5 #(
    .INIT(32'hF00F0EF1)) 
     g0_b31_i_25
       (.I0(sig_strbgen_bytes_ireg2[4]),
        .I1(n_0_g0_b31_i_20),
        .I2(n_0_g0_b31_i_26),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(sig_strbgen_bytes_ireg2[3]),
        .O(n_0_g0_b31_i_25));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     g0_b31_i_26
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .O(n_0_g0_b31_i_26));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT2 #(
    .INIT(4'hB)) 
     g0_b31_i_27
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .O(n_0_g0_b31_i_27));
LUT6 #(
    .INIT(64'h9A559A9AFFFFFFFF)) 
     g0_b31_i_3
       (.I0(n_0_g0_b31_i_6),
        .I1(n_0_g0_b31_i_7),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I3(n_0_g0_b31_i_8),
        .I4(n_0_g0_b31_i_9),
        .I5(n_0_g0_b31_i_12),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [2]));
LUT6 #(
    .INIT(64'h9A559A9AFFFFFFFF)) 
     g0_b31_i_4
       (.I0(n_0_g0_b31_i_6),
        .I1(n_0_g0_b31_i_7),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I3(n_0_g0_b31_i_8),
        .I4(n_0_g0_b31_i_9),
        .I5(n_0_g0_b31_i_13),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [3]));
LUT6 #(
    .INIT(64'hA5AAFFFFFFFF6566)) 
     g0_b31_i_5
       (.I0(n_0_g0_b31_i_6),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I2(n_0_g0_b31_i_8),
        .I3(n_0_g0_b31_i_9),
        .I4(n_0_g0_b31_i_14),
        .I5(n_0_g0_b31_i_7),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
     g0_b31_i_6
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(sig_strbgen_bytes_ireg2[4]),
        .I4(sig_strbgen_bytes_ireg2[3]),
        .I5(sig_strbgen_bytes_ireg2[5]),
        .O(n_0_g0_b31_i_6));
LUT6 #(
    .INIT(64'h2BBB2BBB22222BBB)) 
     g0_b31_i_7
       (.I0(n_0_g0_b31_i_15),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(n_0_g0_b31_i_16),
        .I4(n_0_g0_b31_i_17),
        .I5(n_0_g0_b31_i_18),
        .O(n_0_g0_b31_i_7));
LUT6 #(
    .INIT(64'h0001FFFE0001FFFF)) 
     g0_b31_i_8
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(sig_strbgen_bytes_ireg2[3]),
        .I4(sig_strbgen_bytes_ireg2[4]),
        .I5(sig_strbgen_bytes_ireg2[5]),
        .O(n_0_g0_b31_i_8));
LUT6 #(
    .INIT(64'hFFFFFFFF4F00FF4F)) 
     g0_b31_i_9
       (.I0(n_0_g0_b31_i_18),
        .I1(n_0_g0_b31_i_17),
        .I2(n_0_g0_b31_i_19),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(n_0_g0_b31_i_15),
        .I5(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b31_i_9));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'h01)) 
     g0_b3__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b3__0));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF1)) 
     g0_b3__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[3]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     g0_b4
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I3(n_0_g0_b4__0),
        .O(n_0_g0_b4));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h0000001F)) 
     g0_b4__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b4__0));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT5 #(
    .INIT(32'hFFFFFEAB)) 
     g0_b4__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[4]));
LUT6 #(
    .INIT(64'hFFFFFFE000000000)) 
     g0_b5
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b5__0),
        .O(n_0_g0_b5));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h0007)) 
     g0_b5__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b5__0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'hFFFFFCF1)) 
     g0_b5__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[5]));
LUT5 #(
    .INIT(32'hFFF80000)) 
     g0_b6
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I4(n_0_g0_b6__0),
        .O(n_0_g0_b6));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'h0000007F)) 
     g0_b6__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b6__0));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT5 #(
    .INIT(32'hFFFFF8F1)) 
     g0_b6__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[6]));
LUT6 #(
    .INIT(64'hFFFFFF8000000000)) 
     g0_b7
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b7__0),
        .O(n_0_g0_b7));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT2 #(
    .INIT(4'h1)) 
     g0_b7__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b7__0));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT5 #(
    .INIT(32'hFFFFF0F1)) 
     g0_b7__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[7]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     g0_b8
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I2(n_0_g0_b8__0),
        .O(n_0_g0_b8));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h000001FF)) 
     g0_b8__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b8__0));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hFFFFAAA9)) 
     g0_b8__1
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[8]));
LUT6 #(
    .INIT(64'hFFFFFE0000000000)) 
     g0_b9
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [4]),
        .I5(n_0_g0_b9__0),
        .O(n_0_g0_b9));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h001F)) 
     g0_b9__0
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .O(n_0_g0_b9__0));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT5 #(
    .INIT(32'hFFFFF0C1)) 
     g0_b9__1
       (.I0(sig_finish_addr_offset_ireg2[0]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[3]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(sig_xfer_end_strb_im2[9]));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I18),
        .Q(O12),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(O13),
        .I1(I1),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in_0),
        .I4(I15),
        .I5(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(I13),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ));
LUT6 #(
    .INIT(64'h555555D555555515)) 
     \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(I16),
        .I2(O9),
        .I3(O4),
        .I4(O3),
        .I5(I17[30]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(I17[40]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[10]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[11]_i_2 
       (.I0(I17[41]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[11]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(I17[42]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[13]_i_2 
       (.I0(I17[43]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[13]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(I17[44]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[14]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(I17[45]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[15]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[1]_i_2 
       (.I0(I17[31]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[1]_i_4 
       (.I0(I17[30]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_4 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[2]_i_2 
       (.I0(I17[32]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[2]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[3]_i_2 
       (.I0(I17[33]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[3]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(I17[34]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(I17[35]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[5]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[6]_i_2 
       (.I0(I17[36]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[6]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[7]_i_2 
       (.I0(I17[37]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[7]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(I17[38]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(I17[39]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(O1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[15]_i_2 ,\n_0_sig_addr_cntr_im0_msh[14]_i_2 ,\n_0_sig_addr_cntr_im0_msh[13]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(O1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_addr_cntr_im0_msh[1]_i_4 }),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[3]_i_2 ,\n_0_sig_addr_cntr_im0_msh[2]_i_2 ,\n_0_sig_addr_cntr_im0_msh[1]_i_2 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(O1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[7]_i_2 ,\n_0_sig_addr_cntr_im0_msh[6]_i_2 ,\n_0_sig_addr_cntr_im0_msh[5]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(O1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[11]_i_2 ,\n_0_sig_addr_cntr_im0_msh[10]_i_2 ,\n_0_sig_addr_cntr_im0_msh[9]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_2 }));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[10] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \sig_addr_cntr_incr_ireg2[11]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[11] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[9] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(O1));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(I17[14]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[0]),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(I17[24]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[10]),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(I17[25]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[11]),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(I17[26]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[12]),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(I17[27]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[13]),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(I17[28]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[14]),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(O13),
        .I1(I13),
        .I2(sig_mstr2data_cmd_valid),
        .I3(I14),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(I1),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(I17[29]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(I17[15]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[1]),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(I17[16]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[2]),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(I17[17]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[3]),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(I17[18]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[4]),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(I17[19]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[5]),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(I17[20]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[6]),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(I17[21]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[7]),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(I17[22]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[8]),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(I17[23]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_predict_addr_lsh_ireg3__0[9]),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in_0),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(O1));
LUT4 #(
    .INIT(16'h1000)) 
     \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(O4),
        .I1(O3),
        .I2(I16),
        .I3(O9),
        .O(O13));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[14]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[24]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[25]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[26]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[27]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[28]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[29]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[30]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[31]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[32]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[33]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[15]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[34]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[35]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[36]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[37]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[38]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[39]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[40]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[41]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[42]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[43]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[16]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[44]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[45]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[17]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[18]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[19]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[20]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[21]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[22]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O13),
        .D(I17[23]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1
       (.I0(O4),
        .O(O21));
LUT3 #(
    .INIT(8'h0D)) 
     \sig_adjusted_addr_incr_ireg2[10]_i_2 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[11] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[10]_i_2 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[10]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[10] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[10]_i_3 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[10]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[9] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[10]_i_4 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[10]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[10]_i_5 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_6 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_6 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_7 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_7 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_8 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_8 ));
LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_9 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_9 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 ));
LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_6 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[10]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .R(O1));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[10]_i_1 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_sig_adjusted_addr_incr_ireg2_reg[10]_i_1 ,sig_adjusted_addr_incr_im1[10:8]}),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[10]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[10]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[10]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[10]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(O1));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[3]_i_6 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_7 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_8 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_9 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(Q),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .R(O1));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 }),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(O7),
        .R(1'b0));
LUT3 #(
    .INIT(8'h01)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(O17[1]),
        .I1(O17[2]),
        .I2(O17[0]),
        .O(sig_brst_cnt_eq_zero_im0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(O1));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(I17[0]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[0]),
        .O(p_1_in__0[0]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(I17[10]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[10]),
        .O(p_1_in__0[10]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(I17[11]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[11]),
        .O(p_1_in__0[11]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(O17[0]),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(I17[12]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[12]),
        .O(p_1_in__0[12]));
LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(O13),
        .I1(I13),
        .I2(sig_mstr2data_cmd_valid),
        .I3(I14),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(I1),
        .O(\n_0_sig_btt_cntr_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[13]_i_2 
       (.I0(I17[13]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[13]),
        .O(p_1_in__0[13]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[13]_i_4 
       (.I0(O17[2]),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_btt_cntr_im0[13]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[13]_i_5 
       (.I0(O17[1]),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_btt_cntr_im0[13]_i_5 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(I17[1]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[1]),
        .O(p_1_in__0[1]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(I17[2]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[2]),
        .O(p_1_in__0[2]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(I17[3]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[3]),
        .O(p_1_in__0[3]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(I17[4]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[4]),
        .O(p_1_in__0[4]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(I17[5]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[5]),
        .O(p_1_in__0[5]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(I17[6]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[6]),
        .O(p_1_in__0[6]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(I17[7]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[7]),
        .O(p_1_in__0[7]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(I17[8]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[8]),
        .O(p_1_in__0[8]));
LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(I17[9]),
        .I1(O4),
        .I2(O3),
        .I3(I16),
        .I4(O9),
        .I5(sig_btt_cntr_im00[9]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[10]),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[11]),
        .Q(O17[0]),
        .R(O1));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({O17[0],\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,\n_0_sig_btt_cntr_im0_reg[8] }),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[12]),
        .Q(O17[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[13]),
        .Q(O17[2]),
        .R(O1));
CARRY4 \sig_btt_cntr_im0_reg[13]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED [3:1],\n_3_sig_btt_cntr_im0_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O17[1]}),
        .O({\NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED [3:2],sig_btt_cntr_im00[13:12]}),
        .S({1'b0,1'b0,\n_0_sig_btt_cntr_im0[13]_i_4 ,\n_0_sig_btt_cntr_im0[13]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(O1));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[6]),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[7]),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(O1));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[8]),
        .Q(\n_0_sig_btt_cntr_im0_reg[8] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .D(p_1_in__0[9]),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_im01),
        .I1(O17[0]),
        .I2(O17[2]),
        .I3(O17[1]),
        .O(sig_btt_eq_b2mbaa_im0));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_btt_eq_b2mbaa_ireg1_i_10
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_10));
LUT5 #(
    .INIT(32'h000000B4)) 
     sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I3(D),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_17),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3));
LUT5 #(
    .INIT(32'h28282882)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_7),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_18),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h0001111011100001)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_8),
        .I1(n_0_sig_btt_eq_b2mbaa_ireg1_i_9),
        .I2(n_0_sig_btt_eq_b2mbaa_ireg1_i_10),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
LUT6 #(
    .INIT(64'h0220088004401001)) 
     sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h2828282828282882)) 
     sig_btt_eq_b2mbaa_ireg1_i_7
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_20),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_21),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_7));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'hFE0101FE)) 
     sig_btt_eq_b2mbaa_ireg1_i_8
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_8));
LUT6 #(
    .INIT(64'hFFFE00010001FFFE)) 
     sig_btt_eq_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(O1));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_2
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa_im01,n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_2,n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_eq_b2mbaa_ireg1_i_3,n_0_sig_btt_eq_b2mbaa_ireg1_i_4,n_0_sig_btt_eq_b2mbaa_ireg1_i_5,n_0_sig_btt_eq_b2mbaa_ireg1_i_6}));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(O17[0]),
        .I2(O17[2]),
        .I3(O17[1]),
        .O(sig_btt_lt_b2mbaa_im0));
LUT6 #(
    .INIT(64'h0317031703171730)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
LUT4 #(
    .INIT(16'h1474)) 
     sig_btt_lt_b2mbaa_ireg1_i_11
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11));
LUT6 #(
    .INIT(64'h2828282828282882)) 
     sig_btt_lt_b2mbaa_ireg1_i_12
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_20),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_21),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12));
LUT6 #(
    .INIT(64'h0660066006606009)) 
     sig_btt_lt_b2mbaa_ireg1_i_13
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ),
        .I5(n_0_sig_btt_lt_b2mbaa_ireg1_i_22),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_13));
LUT6 #(
    .INIT(64'h0660066006606009)) 
     sig_btt_lt_b2mbaa_ireg1_i_14
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_14));
LUT4 #(
    .INIT(16'h6009)) 
     sig_btt_lt_b2mbaa_ireg1_i_15
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_15));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_lt_b2mbaa_ireg1_i_16
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I5(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_16));
LUT6 #(
    .INIT(64'h9999999999999996)) 
     sig_btt_lt_b2mbaa_ireg1_i_17
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_19),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_17));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_18
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_18));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_19
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_19));
LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
     sig_btt_lt_b2mbaa_ireg1_i_20
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_20));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_21
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_21));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_btt_lt_b2mbaa_ireg1_i_22
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_22));
LUT4 #(
    .INIT(16'hDCDD)) 
     sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(D),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h0051005155F70051)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I2(n_0_sig_btt_lt_b2mbaa_ireg1_i_16),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ),
        .I5(\n_0_sig_btt_cntr_im0_reg[8] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT4 #(
    .INIT(16'h00A6)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ),
        .I3(D),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT5 #(
    .INIT(32'h14141441)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_17),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_18),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
LUT6 #(
    .INIT(64'h0154015457FD0154)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I2(n_0_sig_btt_lt_b2mbaa_ireg1_i_19),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I5(\n_0_sig_btt_cntr_im0_reg[6] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT5 #(
    .INIT(32'h03171730)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_10),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(O1));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3),
        .CO({NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[3:2],sig_btt_lt_b2mbaa_im01,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_sig_btt_lt_b2mbaa_ireg1_i_4,n_0_sig_btt_lt_b2mbaa_ireg1_i_5}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_sig_btt_lt_b2mbaa_ireg1_i_6,n_0_sig_btt_lt_b2mbaa_ireg1_i_7}));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_3
       (.CI(1'b0),
        .CO({n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3}),
        .CYINIT(1'b0),
        .DI({n_0_sig_btt_lt_b2mbaa_ireg1_i_8,n_0_sig_btt_lt_b2mbaa_ireg1_i_9,n_0_sig_btt_lt_b2mbaa_ireg1_i_10,n_0_sig_btt_lt_b2mbaa_ireg1_i_11}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_12,n_0_sig_btt_lt_b2mbaa_ireg1_i_13,n_0_sig_btt_lt_b2mbaa_ireg1_i_14,n_0_sig_btt_lt_b2mbaa_ireg1_i_15}));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \sig_bytes_to_mbaa_ireg1[10]_i_1 
       (.I0(D),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[10]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I5(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I5(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'h56)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h5556)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'h55555556)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I5(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'h55555556)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[9]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_bytes_to_mbaa_ireg1[9]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[10]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[10] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[11] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[9]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[9] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(O5),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O4),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(I14),
        .I5(O1),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(I13),
        .I5(O1),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000F808F8F8)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(I22),
        .I4(sig_inhibit_rdy_n),
        .I5(O1),
        .O(n_0_sig_cmd2dre_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_cmd2dre_valid_i_2
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I1(O16),
        .I2(Q),
        .I3(I13),
        .I4(I19),
        .I5(I20),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_finish_addr_offset_ireg2[0]_i_1 ));
LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(sig_finish_addr_offset_im1[1]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hE81717E8)) 
     \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .O(sig_finish_addr_offset_im1[2]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hF0800080)) 
     \sig_finish_addr_offset_ireg2[2]_i_2 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ));
LUT6 #(
    .INIT(64'h656A6A6A9A959595)) 
     \sig_finish_addr_offset_ireg2[3]_i_1 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[3]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .O(sig_finish_addr_offset_im1[3]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'h001717FF)) 
     \sig_finish_addr_offset_ireg2[3]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .O(\n_0_sig_finish_addr_offset_ireg2[3]_i_2 ));
LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
     \sig_finish_addr_offset_ireg2[4]_i_1 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[4]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .O(sig_finish_addr_offset_im1[4]));
LUT6 #(
    .INIT(64'hFFFFA2FFA2FF0000)) 
     \sig_finish_addr_offset_ireg2[4]_i_2 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I1(\n_0_sig_finish_addr_offset_ireg2[4]_i_3 ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I3(\n_0_sig_finish_addr_offset_ireg2[4]_i_4 ),
        .I4(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .O(\n_0_sig_finish_addr_offset_ireg2[4]_i_2 ));
LUT6 #(
    .INIT(64'h000047774777FFFF)) 
     \sig_finish_addr_offset_ireg2[4]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I4(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I5(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .O(\n_0_sig_finish_addr_offset_ireg2[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h377F)) 
     \sig_finish_addr_offset_ireg2[4]_i_4 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I1(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I2(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I3(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .O(\n_0_sig_finish_addr_offset_ireg2[4]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_finish_addr_offset_ireg2[0]_i_1 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(O1));
LUT5 #(
    .INIT(32'h0000EEE0)) 
     sig_first_xfer_im0_i_1
       (.I0(I1),
        .I1(I12),
        .I2(O13),
        .I3(sig_first_xfer_im0),
        .I4(O1),
        .O(n_0_sig_first_xfer_im0_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O10),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I11),
        .Q(sig_mstr2sf_eof),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O9),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(sig_mstr2sf_tag),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'hFEEF)) 
     sig_last_dbeat_i_3
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .I1(O15),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .I3(\n_0_sig_next_len_reg[5]_i_2 ),
        .O(p_1_in));
LUT6 #(
    .INIT(64'h000000000004FF04)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(O1),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EEE0)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(I1),
        .I1(I12),
        .I2(sig_sm_ld_xfer_reg_ns),
        .I3(sig_ld_xfer_reg_tmp),
        .I4(O1),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[0]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(O26[0]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[10]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(O26[10]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[11]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(O26[11]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[12]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(O26[12]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[13]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(O26[13]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[14]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(O26[14]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[15]_i_1 
       (.I0(p_1_in_0),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(O26[15]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[16]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(O26[16]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[17]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(O26[17]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[18]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(O26[18]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[19]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(O26[19]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[1]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(O26[1]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[20]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(O26[20]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[21]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(O26[21]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[22]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(O26[22]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[23]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(O26[23]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[24]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(O26[24]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[25]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(O26[25]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[26]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(O26[26]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[27]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(O26[27]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[28]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(O26[28]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[29]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(O26[29]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(O26[2]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[30]_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(O26[30]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[31]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(O26[31]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[3]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(O26[3]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[4]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(O26[4]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[5]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(O26[5]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[6]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(O26[6]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[7]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(O26[7]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[8]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(O26[8]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_next_addr_reg[9]_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(O10),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(O26[9]));
LUT6 #(
    .INIT(64'h88888888F0F0F000)) 
     sig_next_cmd_cmplt_reg_i_10
       (.I0(O7),
        .I1(O12),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(O6),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_next_cmd_cmplt_reg_i_3
       (.I0(O4),
        .I1(O24),
        .O(sig_mstr2data_cmd_cmplt));
LUT4 #(
    .INIT(16'hDFDD)) 
     sig_next_cmd_cmplt_reg_i_8
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_stat2rsc_status_ready),
        .I3(I21),
        .O(O23));
LUT2 #(
    .INIT(4'h8)) 
     sig_next_eof_reg_i_1
       (.I0(sig_mstr2sf_eof),
        .I1(O24),
        .O(sig_mstr2data_eof));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(O24),
        .O(O25[0]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[10]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(O24),
        .O(O25[10]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[11]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(O24),
        .O(O25[11]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[12]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(O24),
        .O(O25[12]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[13]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(O24),
        .O(O25[13]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[14]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(O24),
        .O(O25[14]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[15]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(O24),
        .O(O25[15]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[16]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(O24),
        .O(O25[16]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[17]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(O24),
        .O(O25[17]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[18]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(O24),
        .O(O25[18]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[19]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(O24),
        .O(O25[19]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(O24),
        .O(O25[1]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[20]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(O24),
        .O(O25[20]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[21]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(O24),
        .O(O25[21]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[22]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(O24),
        .O(O25[22]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[23]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(O24),
        .O(O25[23]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[24]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(O24),
        .O(O25[24]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[25]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(O24),
        .O(O25[25]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[26]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(O24),
        .O(O25[26]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[27]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(O24),
        .O(O25[27]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[28]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(O24),
        .O(O25[28]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[29]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(O24),
        .O(O25[29]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(O24),
        .O(O25[2]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[30]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(O24),
        .O(O25[30]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[31]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(O24),
        .O(O25[31]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(O24),
        .O(O25[3]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[4]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(O24),
        .O(O25[4]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[5]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(O24),
        .O(O25[5]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[6]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(O24),
        .O(O25[6]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[7]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(O24),
        .O(O25[7]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[8]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(O24),
        .O(O25[8]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \sig_next_last_strb_reg[9]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .I2(O11),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(O24),
        .O(O25[9]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \sig_next_len_reg[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(O14[0]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_next_len_reg[1]_i_1 
       (.I0(O16),
        .I1(Q),
        .O(O14[1]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \sig_next_len_reg[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I1(O16),
        .I2(Q),
        .O(O14[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_next_len_reg[2]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_next_len_reg[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .I1(\n_0_sig_next_len_reg[5]_i_2 ),
        .O(O14[3]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \sig_next_len_reg[4]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .I1(\n_0_sig_next_len_reg[5]_i_2 ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .O(O14[4]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_next_len_reg[5]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .I3(\n_0_sig_next_len_reg[5]_i_2 ),
        .O(O14[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_next_len_reg[5]_i_2 
       (.I0(Q),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I2(\n_0_sig_next_len_reg[5]_i_3 ),
        .I3(\n_0_sig_next_len_reg[5]_i_4 ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(\n_0_sig_next_len_reg[5]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_next_len_reg[5]_i_3 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(\n_0_sig_next_len_reg[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_next_len_reg[5]_i_4 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(\n_0_sig_next_len_reg[5]_i_4 ));
LUT6 #(
    .INIT(64'h0155ABFFABFFABFF)) 
     sig_next_sequential_reg_i_1
       (.I0(O6),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(O12),
        .I5(O7),
        .O(sig_mstr2data_sequential));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O27[0]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[10]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(O27[10]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[11]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(O27[11]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[12]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(O27[12]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[13]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(O27[13]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[14]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(O27[14]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[15]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(O27[15]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[16]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(O27[16]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[17]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(O27[17]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[18]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(O27[18]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[19]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(O27[19]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O27[1]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[20]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(O27[20]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[21]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(O27[21]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[22]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(O27[22]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[23]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(O27[23]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[24]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(O27[24]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[25]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(O27[25]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[26]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(O27[26]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[27]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(O27[27]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[28]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(O27[28]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[29]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(O27[29]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O27[2]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[30]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(O27[30]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[31]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(O27[31]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[3]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O27[3]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[4]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(O27[4]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[5]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(O27[5]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[6]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(O27[6]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[7]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(O27[7]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[8]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(O27[8]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_strt_strb_reg[9]_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(O27[9]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[3] ),
        .O(O19));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I3(O1),
        .I4(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[9] ),
        .O(O18));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(O6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O8),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFF8880)) 
     \sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[2]),
        .I2(I1),
        .I3(\n_0_sig_pcc_sm_state[0]_i_2 ),
        .I4(\n_0_sig_pcc_sm_state[0]_i_3 ),
        .O(sig_pcc_sm_state_ns[0]));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \sig_pcc_sm_state[0]_i_2 
       (.I0(I13),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(I14),
        .O(\n_0_sig_pcc_sm_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h0E0F0F0F0E0F0FFF)) 
     \sig_pcc_sm_state[0]_i_3 
       (.I0(O5),
        .I1(O8),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[2]),
        .I5(O13),
        .O(\n_0_sig_pcc_sm_state[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
     \sig_pcc_sm_state[1]_i_1 
       (.I0(\n_0_sig_pcc_sm_state[1]_i_2 ),
        .I1(I1),
        .I2(\n_0_sig_pcc_sm_state[1]_i_3 ),
        .I3(\n_0_sig_pcc_sm_state[1]_i_4 ),
        .I4(sig_pcc_sm_state[0]),
        .I5(\n_0_sig_pcc_sm_state[1]_i_5 ),
        .O(sig_pcc_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'h4F4FFF4F)) 
     \sig_pcc_sm_state[1]_i_2 
       (.I0(I13),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(I14),
        .O(\n_0_sig_pcc_sm_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_pcc_sm_state[1]_i_3 
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .O(\n_0_sig_pcc_sm_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \sig_pcc_sm_state[1]_i_4 
       (.I0(O9),
        .I1(I16),
        .I2(O3),
        .I3(O4),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_pcc_sm_state[1]),
        .O(\n_0_sig_pcc_sm_state[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT5 #(
    .INIT(32'hF3005500)) 
     \sig_pcc_sm_state[1]_i_5 
       (.I0(sig_pcc_sm_state[0]),
        .I1(O8),
        .I2(O5),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[2]),
        .O(\n_0_sig_pcc_sm_state[1]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'hFC8C)) 
     \sig_pcc_sm_state[2]_i_1 
       (.I0(O5),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[0]),
        .Q(sig_pcc_sm_state[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[1]),
        .Q(sig_pcc_sm_state[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[2]),
        .Q(sig_pcc_sm_state[2]),
        .R(O1));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(O1));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(O1));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(O1));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[3] ,\n_0_sig_addr_cntr_lsh_im0_reg[2] ,\n_0_sig_addr_cntr_lsh_im0_reg[1] ,\n_0_sig_addr_cntr_lsh_im0_reg[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(O1));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[7] ,\n_0_sig_addr_cntr_lsh_im0_reg[6] ,\n_0_sig_addr_cntr_lsh_im0_reg[5] ,\n_0_sig_addr_cntr_lsh_im0_reg[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hE003)) 
     sig_sm_halt_reg_i_1
       (.I0(O5),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[2]),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(O3),
        .S(O1));
LUT6 #(
    .INIT(64'h0000008803000088)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(O13),
        .I1(sig_pcc_sm_state[0]),
        .I2(O5),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[2]),
        .I5(O8),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(E),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(O2),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     sig_sm_pop_input_reg_i_1
       (.I0(O5),
        .I1(sig_pcc_sm_state[1]),
        .I2(O8),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[0] ),
        .Q(\I_STRT_STRB_GEN/sig_start_offset_un [0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[1] ),
        .Q(\I_STRT_STRB_GEN/sig_start_offset_un [1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[2] ),
        .Q(\I_STRT_STRB_GEN/sig_start_offset_un [2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[3] ),
        .Q(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_lsh_im0_reg[4] ),
        .Q(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .R(O1));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I4(O1),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I4(O1),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[2]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I4(O1),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[3]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I4(O1),
        .O(\n_0_sig_strbgen_bytes_ireg2[3]_i_1 ));
LUT5 #(
    .INIT(32'h000000E2)) 
     \sig_strbgen_bytes_ireg2[4]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[4]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I4(O1),
        .O(\n_0_sig_strbgen_bytes_ireg2[4]_i_1 ));
LUT4 #(
    .INIT(16'hFBF8)) 
     \sig_strbgen_bytes_ireg2[5]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ),
        .I3(sig_strbgen_bytes_ireg2[5]),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_1 ));
LUT5 #(
    .INIT(32'hAAA8AAAA)) 
     \sig_strbgen_bytes_ireg2[5]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .I4(\n_0_sig_strbgen_bytes_ireg2[5]_i_3 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000011110010)) 
     \sig_strbgen_bytes_ireg2[5]_i_3 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[11] ),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[3]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[4]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[5]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[5]),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \sig_xfer_end_strb_ireg3[16]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .I4(sig_finish_addr_offset_ireg2[4]),
        .O(\n_0_sig_xfer_end_strb_ireg3[16]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[10]),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[11]),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[12]),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[13]),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[14]),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[15]),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(\n_0_sig_xfer_end_strb_ireg3[16]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[17]),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[18]),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[19]),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[1]),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[20]),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[21]),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[22]),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[23]),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[24]),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[25]),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[26]),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[27]),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[28]),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[29]),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[2]),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[30]),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[31]),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[3]),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[4]),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[5]),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[6]),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[7]),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[8]),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_end_strb_im2[9]),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(O1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_i_3),
        .I2(O16),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I5(Q),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     sig_xfer_len_eq_0_ireg3_i_3
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(O11),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF0001FF01)) 
     sig_xfer_reg_empty_i_1
       (.I0(I1),
        .I1(I15),
        .I2(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(O1),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
LUT6 #(
    .INIT(64'h28A828AAAA2AAA28)) 
     \sig_xfer_strt_strb_ireg3[16]_i_1 
       (.I0(n_0_g0_b16__0),
        .I1(n_0_g0_b31_i_7),
        .I2(n_0_g0_b31_i_14),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[16]_i_2 ),
        .I4(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I5(n_0_g0_b31_i_6),
        .O(\n_0_sig_xfer_strt_strb_ireg3[16]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAABBFB)) 
     \sig_xfer_strt_strb_ireg3[16]_i_2 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[16]_i_3 ),
        .I1(n_0_g0_b31_i_19),
        .I2(n_0_g0_b31_i_17),
        .I3(n_0_g0_b31_i_18),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[16]_i_4 ),
        .I5(n_0_g0_b31_i_8),
        .O(\n_0_sig_xfer_strt_strb_ireg3[16]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \sig_xfer_strt_strb_ireg3[16]_i_3 
       (.I0(\I_STRT_STRB_GEN/sig_start_offset_un [4]),
        .I1(n_0_g0_b31_i_15),
        .I2(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[16]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_xfer_strt_strb_ireg3[16]_i_4 
       (.I0(n_0_g0_b31_i_15),
        .I1(\I_STRT_STRB_GEN/sig_start_offset_un [3]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[16]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b10),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b11),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b12),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b13),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b14),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b15),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(\n_0_sig_xfer_strt_strb_ireg3[16]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b17),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b18),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b19),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b1),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b20),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b21),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b22),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b23),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b24),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b25),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b26),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b27),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b28),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b29),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b30),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(sig_xfer_strt_strb_im2[31]),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b3),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b4),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b5),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b6),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b7),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b8),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O2),
        .D(n_0_g0_b9),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(O1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module DMA_axi_datamover_rd_sf
   (O1,
    sig_wrcnt_mblen_slice,
    sig_mm2s_allow_addr_req,
    O2,
    Q,
    sig_inhibit_rdy_n,
    O3,
    DOUTB,
    O4,
    E,
    O5,
    O6,
    sig_slast_with_stop,
    O7,
    m_axi_mm2s_aclk,
    SR,
    I14,
    I1,
    I2,
    sig_mstr2sf_cmd_valid,
    sig_skid2dre_wready,
    I3,
    I4,
    I5,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA,
    I6);
  output O1;
  output [0:0]sig_wrcnt_mblen_slice;
  output sig_mm2s_allow_addr_req;
  output O2;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output O3;
  output [289:0]DOUTB;
  output O4;
  output [0:0]E;
  output O5;
  output O6;
  output sig_slast_with_stop;
  output O7;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I14;
  input I1;
  input I2;
  input sig_mstr2sf_cmd_valid;
  input sig_skid2dre_wready;
  input I3;
  input I4;
  input I5;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;
  input I6;

  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire [0:0]E;
  wire I1;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_sig_token_cntr[0]_i_1 ;
  wire \n_0_sig_token_cntr[1]_i_1 ;
  wire \n_0_sig_token_cntr[2]_i_1 ;
  wire n_1_I_DATA_FIFO;
  wire n_297_I_DATA_FIFO;
  wire n_2_I_DATA_FIFO;
  wire \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire n_3_I_DATA_FIFO;
  wire \n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire n_4_I_DATA_FIFO;
  wire \n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire n_6_I_DATA_FIFO;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;
  wire [0:0]sig_wrcnt_mblen_slice;

DMA_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D(n_1_I_DATA_FIFO),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(\n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .I4(O2),
        .I5(I3),
        .O1(sig_wrcnt_mblen_slice),
        .O10(O7),
        .O2(n_2_I_DATA_FIFO),
        .O3(n_3_I_DATA_FIFO),
        .O4(n_4_I_DATA_FIFO),
        .O5(O3),
        .O6(n_6_I_DATA_FIFO),
        .O7(n_297_I_DATA_FIFO),
        .O8(O5),
        .O9(O6),
        .Q({Q,\n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ,\n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
DMA_axi_datamover_fifo__parameterized1 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D(n_1_I_DATA_FIFO),
        .DOUTB(DOUTB[289]),
        .E(E),
        .I1(n_3_I_DATA_FIFO),
        .I2(n_4_I_DATA_FIFO),
        .I3(n_2_I_DATA_FIFO),
        .I4(n_297_I_DATA_FIFO),
        .I5(I2),
        .I6(I4),
        .I7(O3),
        .I8(O2),
        .O1(O1),
        .O2(\n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .O3(sig_inhibit_rdy_n),
        .O4(O4),
        .Q({Q,\n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO ,\n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
FDRE #(
    .INIT(1'b0)) 
     \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I14),
        .Q(O2),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     \sig_next_addr_reg[31]_i_2 
       (.I0(sig_mm2s_allow_addr_req),
        .I1(I5),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_data2addr_stop_req),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_6_I_DATA_FIFO),
        .Q(sig_mm2s_allow_addr_req),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hAA5B55A8)) 
     \sig_token_cntr[0]_i_1 
       (.I0(I3),
        .I1(sig_token_cntr[2]),
        .I2(sig_token_cntr[1]),
        .I3(sig_token_cntr[0]),
        .I4(I6),
        .O(\n_0_sig_token_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hA5F8F058)) 
     \sig_token_cntr[1]_i_1 
       (.I0(I3),
        .I1(sig_token_cntr[2]),
        .I2(sig_token_cntr[1]),
        .I3(sig_token_cntr[0]),
        .I4(I6),
        .O(\n_0_sig_token_cntr[1]_i_1 ));
LUT5 #(
    .INIT(32'h9CC4CCC4)) 
     \sig_token_cntr[2]_i_1 
       (.I0(I3),
        .I1(sig_token_cntr[2]),
        .I2(sig_token_cntr[1]),
        .I3(sig_token_cntr[0]),
        .I4(I6),
        .O(\n_0_sig_token_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_token_cntr[0]_i_1 ),
        .Q(sig_token_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_token_cntr[1]_i_1 ),
        .Q(sig_token_cntr[1]),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_token_cntr[2]_i_1 ),
        .Q(sig_token_cntr[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module DMA_axi_datamover_rd_status_cntl
   (D,
    O1,
    sig_rsc2data_ready,
    sig_data2rsc_tag,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    p_0_in_0,
    sig_stat2rsc_status_ready,
    I1,
    sig_data2rsc_slverr,
    sig_data2rsc_valid);
  output [3:0]D;
  output O1;
  output sig_rsc2data_ready;
  input [0:0]sig_data2rsc_tag;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input p_0_in_0;
  input sig_stat2rsc_status_ready;
  input I1;
  input sig_data2rsc_slverr;
  input sig_data2rsc_valid;

  wire [3:0]D;
  wire I1;
  wire O1;
  wire m_axi_mm2s_aclk;
  wire \n_0_sig_rd_sts_tag_reg[0]_i_1 ;
  wire p_0_in_0;
  wire sig_data2rsc_slverr;
  wire [0:0]sig_data2rsc_tag;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_stat2rsc_status_ready;

FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[2]),
        .R(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[1]),
        .R(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(p_0_in_0),
        .Q(sig_rsc2data_ready),
        .S(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(O1),
        .R(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(D[3]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[3]),
        .R(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \sig_rd_sts_tag_reg[0]_i_1 
       (.I0(O1),
        .I1(sig_stat2rsc_status_ready),
        .I2(I1),
        .O(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \sig_rd_sts_tag_reg[0]_i_2 
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_tag),
        .Q(D[0]),
        .R(\n_0_sig_rd_sts_tag_reg[0]_i_1 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module DMA_axi_datamover_rddata_cntl
   (O1,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    O2,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_tag,
    sig_data2rsc_slverr,
    O3,
    O4,
    O5,
    Q,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    p_0_in_0,
    sig_rd_sts_interr_reg0,
    O40,
    O41,
    O42,
    O43,
    O44,
    DINA,
    m_axi_mm2s_rready,
    O45,
    sig_data2skid_halt,
    sig_mstr2data_cmd_cmplt,
    m_axi_mm2s_aclk,
    I1,
    SR,
    sig_mstr2data_sequential,
    sig_mstr2data_eof,
    sig_mstr2sf_tag,
    I12,
    I13,
    I2,
    sig_rsc2data_ready,
    I3,
    sig_mstr2addr_cmd_valid,
    I4,
    sig_mm2s_allow_addr_req,
    m_axi_mm2s_rlast,
    D,
    sig_wrcnt_mblen_slice,
    m_axi_mm2s_rvalid,
    sig_addr2rsc_calc_error,
    sig_stop_request,
    sig_sstrb_stop_mask,
    I5,
    m_axi_mm2s_rresp,
    sig_mstr2data_cmd_valid,
    I6,
    I7,
    I8,
    I9,
    sig_addr2data_addr_posted,
    I10,
    I11);
  output O1;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output O2;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output [0:0]sig_data2rsc_tag;
  output sig_data2rsc_slverr;
  output O3;
  output O4;
  output O5;
  output [0:0]Q;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output sig_rd_sts_decerr_reg0;
  output sig_rd_sts_reg_full0;
  output p_0_in_0;
  output sig_rd_sts_interr_reg0;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output [33:0]DINA;
  output m_axi_mm2s_rready;
  output O45;
  output sig_data2skid_halt;
  input sig_mstr2data_cmd_cmplt;
  input m_axi_mm2s_aclk;
  input I1;
  input [0:0]SR;
  input sig_mstr2data_sequential;
  input sig_mstr2data_eof;
  input [0:0]sig_mstr2sf_tag;
  input I12;
  input I13;
  input I2;
  input sig_rsc2data_ready;
  input I3;
  input sig_mstr2addr_cmd_valid;
  input I4;
  input sig_mm2s_allow_addr_req;
  input m_axi_mm2s_rlast;
  input [0:0]D;
  input [0:0]sig_wrcnt_mblen_slice;
  input m_axi_mm2s_rvalid;
  input sig_addr2rsc_calc_error;
  input sig_stop_request;
  input [31:0]sig_sstrb_stop_mask;
  input [1:0]I5;
  input [1:0]m_axi_mm2s_rresp;
  input sig_mstr2data_cmd_valid;
  input [3:0]I6;
  input I7;
  input [0:0]I8;
  input I9;
  input sig_addr2data_addr_posted;
  input [31:0]I10;
  input [31:0]I11;

  wire [0:0]D;
  wire [33:0]DINA;
  wire I1;
  wire [31:0]I10;
  wire [31:0]I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]I5;
  wire [3:0]I6;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 ;
  wire n_0_m_axi_mm2s_rready_INST_0_i_1;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_coelsc_reg_full_i_1;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4 ;
  wire n_0_sig_dqual_reg_empty_i_1__0;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_4;
  wire n_0_sig_next_cmd_cmplt_reg_i_5;
  wire n_0_sig_next_cmd_cmplt_reg_i_6;
  wire n_0_sig_next_cmd_cmplt_reg_i_7;
  wire n_0_sig_next_cmd_cmplt_reg_i_9;
  wire [7:0]p_0_in;
  wire p_0_in_0;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire [0:0]sig_data2rsc_tag;
  wire sig_data2rsc_valid;
  wire sig_data2skid_halt;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire sig_mstr2data_sequential;
  wire [0:0]sig_mstr2sf_tag;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [31:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [31:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rsc2data_ready;
  wire [31:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire [0:0]sig_wrcnt_mblen_slice;

(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hBBBBBBBA)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 ),
        .I1(n_0_sig_next_cmd_cmplt_reg_i_7),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(O43));
LUT6 #(
    .INIT(64'h4040404040404000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 ));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[15]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[15]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[15]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[6]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[6]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[5]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[5]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[4]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[4]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[3]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[3]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_14 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[2]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[2]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_15 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[1]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[1]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_16 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[0]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[0]));
LUT6 #(
    .INIT(64'hFFFF004000400040)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_17 
       (.I0(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DINA[33]));
LUT6 #(
    .INIT(64'hFFFF004000400040)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_18 
       (.I0(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DINA[32]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_19 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[31]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[31]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[31]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[14]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[14]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[14]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_20 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[30]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[30]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[30]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_21 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[29]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[29]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[29]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_22 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[28]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[28]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[28]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_23 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[27]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[27]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[27]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_24 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[26]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[26]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[26]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_25 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[25]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[25]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[25]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_26 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[24]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[24]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[24]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_27 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[23]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[23]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[23]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_28 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[22]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[22]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[22]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_29 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[21]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[21]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[21]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[13]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[13]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[13]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_30 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[20]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[20]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[20]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_31 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[19]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[19]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[19]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_32 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[18]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[18]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[18]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_33 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[17]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[17]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[17]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_34 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[16]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[16]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[16]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[12]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[12]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[12]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[11]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[11]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[11]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[10]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[10]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[10]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[9]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[9]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[9]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[8]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[8]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[8]));
LUT5 #(
    .INIT(32'hFFFFFD0D)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(O3),
        .I1(sig_next_last_strb_reg[7]),
        .I2(O4),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(DINA[7]));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     m_axi_mm2s_rready_INST_0
       (.I0(sig_wrcnt_mblen_slice),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .O(m_axi_mm2s_rready));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_m_axi_mm2s_rready_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h8CCC)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(I4),
        .I3(sig_mm2s_allow_addr_req),
        .O(O41));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hF08F0EF0)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O2),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT5 #(
    .INIT(32'hCCBCC2CC)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O2),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hAAEAA8AA)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(O2),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[1]),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(n_0_sig_coelsc_reg_full_i_1));
LUT5 #(
    .INIT(32'h7000FFFF)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(I3),
        .O(n_0_sig_coelsc_reg_full_i_1));
LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(n_0_sig_coelsc_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_data2rsc_tag),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(I6[0]),
        .I1(O1),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT5 #(
    .INIT(32'h9F90909F)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(I7),
        .I1(I8),
        .I2(O1),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_dbeat_cntr[2]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .O(O45));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(I6[1]),
        .I1(O1),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(Q),
        .I4(sig_dbeat_cntr_reg__0[0]),
        .I5(sig_dbeat_cntr_reg__0[1]),
        .O(p_0_in[3]));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(I6[2]),
        .I1(O1),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(I6[3]),
        .I1(O1),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .O(p_0_in[5]));
LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(Q),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h06)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(O1),
        .O(p_0_in[6]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(O1),
        .I1(O42),
        .O(\n_0_sig_dbeat_cntr[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h00D2)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(O1),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .O(O42));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(Q),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(D),
        .Q(Q),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
LUT5 #(
    .INIT(32'h55FF40FF)) 
     sig_dqual_reg_empty_i_1__0
       (.I0(O1),
        .I1(m_axi_mm2s_rlast),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I3(I3),
        .I4(sig_dqual_reg_empty),
        .O(n_0_sig_dqual_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1__0),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hBF00AA00)) 
     sig_dqual_reg_full_i_1
       (.I0(O1),
        .I1(m_axi_mm2s_rlast),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I3(I3),
        .I4(sig_dqual_reg_full),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I13),
        .Q(O4),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF44444FFF4444)) 
     sig_first_xfer_im0_i_3
       (.I0(O1),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_mm2s_allow_addr_req),
        .I3(I4),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_data2addr_stop_req),
        .O(O40));
LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
     sig_halt_cmplt_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(n_0_m_axi_mm2s_rready_INST_0_i_1),
        .I2(sig_halt_reg_dly3),
        .I3(I4),
        .I4(sig_addr2rsc_calc_error),
        .I5(sig_data2addr_stop_req),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_data2addr_stop_req),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     sig_last_dbeat_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(n_0_sig_last_dbeat_i_4),
        .O(O44));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(Q),
        .O(n_0_sig_last_dbeat_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I12),
        .Q(O3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(n_0_sig_next_cmd_cmplt_reg_i_4),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(O2),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(O1),
        .I1(I3),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I1),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_next_cmd_cmplt_reg_i_1
       (.I0(O1),
        .I1(m_axi_mm2s_rlast),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I3(I3),
        .O(n_0_sig_next_cmd_cmplt_reg_i_1));
LUT6 #(
    .INIT(64'h000000000000FF01)) 
     sig_next_cmd_cmplt_reg_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_5),
        .I1(n_0_sig_next_cmd_cmplt_reg_i_6),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_7),
        .I3(sig_dqual_reg_empty),
        .I4(I9),
        .I5(n_0_sig_next_cmd_cmplt_reg_i_9),
        .O(O1));
LUT6 #(
    .INIT(64'h0D0D0D0D0D0D0D00)) 
     sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_wrcnt_mblen_slice),
        .I1(sig_data2addr_stop_req),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_7),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .I5(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_4));
LUT4 #(
    .INIT(16'h77F7)) 
     sig_next_cmd_cmplt_reg_i_5
       (.I0(O3),
        .I1(sig_next_sequential_reg),
        .I2(sig_wrcnt_mblen_slice),
        .I3(sig_data2addr_stop_req),
        .O(n_0_sig_next_cmd_cmplt_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_6));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     sig_next_cmd_cmplt_reg_i_7
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_valid),
        .O(n_0_sig_next_cmd_cmplt_reg_i_7));
LUT3 #(
    .INIT(8'h80)) 
     sig_next_cmd_cmplt_reg_i_9
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_cmd_cmplt_reg_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(sig_mstr2data_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(sig_mstr2data_eof),
        .Q(sig_next_eof_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[10]),
        .Q(sig_next_last_strb_reg[10]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[11]),
        .Q(sig_next_last_strb_reg[11]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[12]),
        .Q(sig_next_last_strb_reg[12]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[13]),
        .Q(sig_next_last_strb_reg[13]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[14]),
        .Q(sig_next_last_strb_reg[14]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[15]),
        .Q(sig_next_last_strb_reg[15]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[16]),
        .Q(sig_next_last_strb_reg[16]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[17]),
        .Q(sig_next_last_strb_reg[17]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[18]),
        .Q(sig_next_last_strb_reg[18]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[19]),
        .Q(sig_next_last_strb_reg[19]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[20]),
        .Q(sig_next_last_strb_reg[20]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[21]),
        .Q(sig_next_last_strb_reg[21]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[22]),
        .Q(sig_next_last_strb_reg[22]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[23]),
        .Q(sig_next_last_strb_reg[23]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[24]),
        .Q(sig_next_last_strb_reg[24]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[25]),
        .Q(sig_next_last_strb_reg[25]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[26]),
        .Q(sig_next_last_strb_reg[26]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[27]),
        .Q(sig_next_last_strb_reg[27]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[28]),
        .Q(sig_next_last_strb_reg[28]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[29]),
        .Q(sig_next_last_strb_reg[29]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[30]),
        .Q(sig_next_last_strb_reg[30]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[31]),
        .Q(sig_next_last_strb_reg[31]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[4]),
        .Q(sig_next_last_strb_reg[4]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[5]),
        .Q(sig_next_last_strb_reg[5]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[6]),
        .Q(sig_next_last_strb_reg[6]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[7]),
        .Q(sig_next_last_strb_reg[7]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[8]),
        .Q(sig_next_last_strb_reg[8]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I10[9]),
        .Q(sig_next_last_strb_reg[9]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(sig_mstr2data_sequential),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[10]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[11]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[12]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[13]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[14]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[15]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[16]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[17]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[18]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[19]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[20]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[21]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[22]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[23]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[24]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[25]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[26]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[27]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[28]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[29]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[30]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[31]),
        .Q(sig_next_strt_strb_reg[31]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[7]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[8]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(I11[9]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(O1),
        .D(sig_mstr2sf_tag),
        .Q(sig_next_tag_reg),
        .R(n_0_sig_next_cmd_cmplt_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(I4),
        .I3(sig_mm2s_allow_addr_req),
        .I4(I3),
        .O(O5));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(I5[1]),
        .O(sig_rd_sts_decerr_reg0));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(I5[0]),
        .O(sig_rd_sts_interr_reg0));
LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(p_0_in_0));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_s_ready_dup_i_3
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .O(sig_data2skid_halt));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_stop_request),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[0]),
        .O(O39));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[10]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[10]),
        .O(O29));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[11]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[11]),
        .O(O28));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[12]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[12]),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[13]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[13]),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[14]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[14]),
        .O(O25));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[15]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[15]),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[16]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[16]),
        .O(O23));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[17]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[17]),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[18]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[18]),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[19]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[19]),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[1]),
        .O(O38));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[20]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[20]),
        .O(O19));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[21]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[21]),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[22]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[22]),
        .O(O17));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[23]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[23]),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[24]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[24]),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[25]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[25]),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[26]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[26]),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[27]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[27]),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[28]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[28]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[29]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[29]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[2]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[2]),
        .O(O37));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[30]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[30]),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[31]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[31]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[3]),
        .O(O36));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[4]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[4]),
        .O(O35));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[5]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[5]),
        .O(O34));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[6]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[6]),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[7]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[7]),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[8]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[8]),
        .O(O31));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hF2)) 
     \sig_sstrb_stop_mask[9]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask[9]),
        .O(O30));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module DMA_axi_datamover_reset
   (O1,
    sig_rst2all_stop_request,
    SR,
    O2,
    mm2s_halt_cmplt,
    dm_m_axi_sg_aresetn,
    m_axi_mm2s_aclk,
    I1,
    sig_data2addr_stop_req,
    I2);
  output O1;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output O2;
  output mm2s_halt_cmplt;
  input dm_m_axi_sg_aresetn;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_data2addr_stop_req;
  input I2;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire n_0_sig_halt_cmplt_i_1;
  wire sig_data2addr_stop_req;
  wire sig_rst2all_stop_request;

FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_1
       (.I0(I2),
        .I1(mm2s_halt_cmplt),
        .O(n_0_sig_halt_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_i_1),
        .Q(mm2s_halt_cmplt),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     sig_mmap_reset_reg_i_1
       (.I0(O1),
        .O(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module DMA_axi_datamover_sfifo_autord
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    DOUTB,
    O7,
    O8,
    O9,
    sig_slast_with_stop,
    O10,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [289:0]DOUTB;
  output O7;
  output O8;
  output O9;
  output sig_slast_with_stop;
  output O10;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O9),
        .O11(O10),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(\n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module DMA_axi_datamover_skid_buf
   (p_0_in5_in,
    p_0_in2_in,
    sig_skid2dre_wready,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_stop_request,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    SR,
    m_axi_mm2s_aclk,
    sig_slast_with_stop,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    m_axis_mm2s_tready,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    I36,
    sig_data2skid_halt,
    I37,
    DOUTB);
  output p_0_in5_in;
  output p_0_in2_in;
  output sig_skid2dre_wready;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_stop_request;
  output [31:0]sig_sstrb_stop_mask;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_slast_with_stop;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input m_axis_mm2s_tready;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input I36;
  input sig_data2skid_halt;
  input I37;
  input [288:0]DOUTB;

  wire [288:0]DOUTB;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire n_0_sig_m_valid_dup_i_1;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1;
  wire sig_data2skid_halt;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_set;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [31:0]sig_sstrb_stop_mask;
  wire [31:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign p_0_in2_in = sig_m_valid_dup;
  assign p_0_in5_in = sig_s_ready_dup;
  assign sig_skid2dre_wready = sig_s_ready_out;
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(DOUTB[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[100]_i_1 
       (.I0(DOUTB[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[101]_i_1 
       (.I0(DOUTB[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[102]_i_1 
       (.I0(DOUTB[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[103]_i_1 
       (.I0(DOUTB[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[104]_i_1 
       (.I0(DOUTB[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[105]_i_1 
       (.I0(DOUTB[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[106]_i_1 
       (.I0(DOUTB[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[107]_i_1 
       (.I0(DOUTB[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[108]_i_1 
       (.I0(DOUTB[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[109]_i_1 
       (.I0(DOUTB[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(DOUTB[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[110]_i_1 
       (.I0(DOUTB[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[111]_i_1 
       (.I0(DOUTB[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[112]_i_1 
       (.I0(DOUTB[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[113]_i_1 
       (.I0(DOUTB[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[114]_i_1 
       (.I0(DOUTB[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[115]_i_1 
       (.I0(DOUTB[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[116]_i_1 
       (.I0(DOUTB[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[117]_i_1 
       (.I0(DOUTB[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[118]_i_1 
       (.I0(DOUTB[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[119]_i_1 
       (.I0(DOUTB[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(DOUTB[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[120]_i_1 
       (.I0(DOUTB[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[121]_i_1 
       (.I0(DOUTB[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[122]_i_1 
       (.I0(DOUTB[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[123]_i_1 
       (.I0(DOUTB[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[124]_i_1 
       (.I0(DOUTB[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[125]_i_1 
       (.I0(DOUTB[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[126]_i_1 
       (.I0(DOUTB[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[127]_i_1 
       (.I0(DOUTB[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[128]_i_1 
       (.I0(DOUTB[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[129]_i_1 
       (.I0(DOUTB[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(DOUTB[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[130]_i_1 
       (.I0(DOUTB[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[131]_i_1 
       (.I0(DOUTB[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[132]_i_1 
       (.I0(DOUTB[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[133]_i_1 
       (.I0(DOUTB[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[134]_i_1 
       (.I0(DOUTB[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[135]_i_1 
       (.I0(DOUTB[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[136]_i_1 
       (.I0(DOUTB[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[137]_i_1 
       (.I0(DOUTB[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[138]_i_1 
       (.I0(DOUTB[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[139]_i_1 
       (.I0(DOUTB[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(DOUTB[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[140]_i_1 
       (.I0(DOUTB[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[141]_i_1 
       (.I0(DOUTB[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[142]_i_1 
       (.I0(DOUTB[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[143]_i_1 
       (.I0(DOUTB[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[144]_i_1 
       (.I0(DOUTB[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[145]_i_1 
       (.I0(DOUTB[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[146]_i_1 
       (.I0(DOUTB[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[147]_i_1 
       (.I0(DOUTB[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[148]_i_1 
       (.I0(DOUTB[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[149]_i_1 
       (.I0(DOUTB[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(DOUTB[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[150]_i_1 
       (.I0(DOUTB[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[151]_i_1 
       (.I0(DOUTB[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[152]_i_1 
       (.I0(DOUTB[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[153]_i_1 
       (.I0(DOUTB[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[154]_i_1 
       (.I0(DOUTB[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[155]_i_1 
       (.I0(DOUTB[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[156]_i_1 
       (.I0(DOUTB[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[157]_i_1 
       (.I0(DOUTB[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[158]_i_1 
       (.I0(DOUTB[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[159]_i_1 
       (.I0(DOUTB[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(DOUTB[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[160]_i_1 
       (.I0(DOUTB[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[161]_i_1 
       (.I0(DOUTB[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[162]_i_1 
       (.I0(DOUTB[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[163]_i_1 
       (.I0(DOUTB[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[164]_i_1 
       (.I0(DOUTB[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[165]_i_1 
       (.I0(DOUTB[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[166]_i_1 
       (.I0(DOUTB[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[167]_i_1 
       (.I0(DOUTB[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[168]_i_1 
       (.I0(DOUTB[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[169]_i_1 
       (.I0(DOUTB[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(DOUTB[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[170]_i_1 
       (.I0(DOUTB[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[171]_i_1 
       (.I0(DOUTB[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[172]_i_1 
       (.I0(DOUTB[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[173]_i_1 
       (.I0(DOUTB[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[174]_i_1 
       (.I0(DOUTB[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[175]_i_1 
       (.I0(DOUTB[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[176]_i_1 
       (.I0(DOUTB[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[177]_i_1 
       (.I0(DOUTB[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[178]_i_1 
       (.I0(DOUTB[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[179]_i_1 
       (.I0(DOUTB[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(DOUTB[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[180]_i_1 
       (.I0(DOUTB[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[181]_i_1 
       (.I0(DOUTB[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[182]_i_1 
       (.I0(DOUTB[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[183]_i_1 
       (.I0(DOUTB[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[184]_i_1 
       (.I0(DOUTB[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[185]_i_1 
       (.I0(DOUTB[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[186]_i_1 
       (.I0(DOUTB[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[187]_i_1 
       (.I0(DOUTB[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[188]_i_1 
       (.I0(DOUTB[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[189]_i_1 
       (.I0(DOUTB[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(DOUTB[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[190]_i_1 
       (.I0(DOUTB[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[191]_i_1 
       (.I0(DOUTB[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[192]_i_1 
       (.I0(DOUTB[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[193]_i_1 
       (.I0(DOUTB[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[194]_i_1 
       (.I0(DOUTB[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[195]_i_1 
       (.I0(DOUTB[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[196]_i_1 
       (.I0(DOUTB[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[197]_i_1 
       (.I0(DOUTB[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[198]_i_1 
       (.I0(DOUTB[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[199]_i_1 
       (.I0(DOUTB[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(DOUTB[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(DOUTB[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[200]_i_1 
       (.I0(DOUTB[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[201]_i_1 
       (.I0(DOUTB[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[202]_i_1 
       (.I0(DOUTB[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[203]_i_1 
       (.I0(DOUTB[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[204]_i_1 
       (.I0(DOUTB[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[205]_i_1 
       (.I0(DOUTB[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[206]_i_1 
       (.I0(DOUTB[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[207]_i_1 
       (.I0(DOUTB[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[208]_i_1 
       (.I0(DOUTB[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[209]_i_1 
       (.I0(DOUTB[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(DOUTB[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[210]_i_1 
       (.I0(DOUTB[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[211]_i_1 
       (.I0(DOUTB[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[212]_i_1 
       (.I0(DOUTB[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[213]_i_1 
       (.I0(DOUTB[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[214]_i_1 
       (.I0(DOUTB[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[215]_i_1 
       (.I0(DOUTB[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[216]_i_1 
       (.I0(DOUTB[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[217]_i_1 
       (.I0(DOUTB[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[218]_i_1 
       (.I0(DOUTB[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[219]_i_1 
       (.I0(DOUTB[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(DOUTB[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[220]_i_1 
       (.I0(DOUTB[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[221]_i_1 
       (.I0(DOUTB[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[222]_i_1 
       (.I0(DOUTB[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[223]_i_1 
       (.I0(DOUTB[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[224]_i_1 
       (.I0(DOUTB[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[225]_i_1 
       (.I0(DOUTB[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[226]_i_1 
       (.I0(DOUTB[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[227]_i_1 
       (.I0(DOUTB[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[228]_i_1 
       (.I0(DOUTB[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[229]_i_1 
       (.I0(DOUTB[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(DOUTB[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[230]_i_1 
       (.I0(DOUTB[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[231]_i_1 
       (.I0(DOUTB[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[232]_i_1 
       (.I0(DOUTB[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[233]_i_1 
       (.I0(DOUTB[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[234]_i_1 
       (.I0(DOUTB[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[235]_i_1 
       (.I0(DOUTB[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[236]_i_1 
       (.I0(DOUTB[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[237]_i_1 
       (.I0(DOUTB[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[238]_i_1 
       (.I0(DOUTB[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[239]_i_1 
       (.I0(DOUTB[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(DOUTB[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[240]_i_1 
       (.I0(DOUTB[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[241]_i_1 
       (.I0(DOUTB[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[242]_i_1 
       (.I0(DOUTB[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[243]_i_1 
       (.I0(DOUTB[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[244]_i_1 
       (.I0(DOUTB[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[245]_i_1 
       (.I0(DOUTB[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[246]_i_1 
       (.I0(DOUTB[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[247]_i_1 
       (.I0(DOUTB[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[248]_i_1 
       (.I0(DOUTB[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[249]_i_1 
       (.I0(DOUTB[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(DOUTB[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[250]_i_1 
       (.I0(DOUTB[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[251]_i_1 
       (.I0(DOUTB[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[252]_i_1 
       (.I0(DOUTB[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[253]_i_1 
       (.I0(DOUTB[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[254]_i_1 
       (.I0(DOUTB[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[255]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(I34),
        .O(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[255]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[255]_i_3 
       (.I0(DOUTB[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(DOUTB[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(DOUTB[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(DOUTB[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(DOUTB[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(DOUTB[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(DOUTB[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(DOUTB[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(DOUTB[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[32]_i_1 
       (.I0(DOUTB[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[33]_i_1 
       (.I0(DOUTB[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[34]_i_1 
       (.I0(DOUTB[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[35]_i_1 
       (.I0(DOUTB[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[36]_i_1 
       (.I0(DOUTB[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[37]_i_1 
       (.I0(DOUTB[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[38]_i_1 
       (.I0(DOUTB[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[39]_i_1 
       (.I0(DOUTB[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(DOUTB[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[40]_i_1 
       (.I0(DOUTB[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[41]_i_1 
       (.I0(DOUTB[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[42]_i_1 
       (.I0(DOUTB[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[43]_i_1 
       (.I0(DOUTB[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[44]_i_1 
       (.I0(DOUTB[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[45]_i_1 
       (.I0(DOUTB[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[46]_i_1 
       (.I0(DOUTB[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[47]_i_1 
       (.I0(DOUTB[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[48]_i_1 
       (.I0(DOUTB[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[49]_i_1 
       (.I0(DOUTB[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(DOUTB[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[50]_i_1 
       (.I0(DOUTB[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[51]_i_1 
       (.I0(DOUTB[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[52]_i_1 
       (.I0(DOUTB[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[53]_i_1 
       (.I0(DOUTB[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[54]_i_1 
       (.I0(DOUTB[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[55]_i_1 
       (.I0(DOUTB[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[56]_i_1 
       (.I0(DOUTB[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[57]_i_1 
       (.I0(DOUTB[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[58]_i_1 
       (.I0(DOUTB[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[59]_i_1 
       (.I0(DOUTB[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(DOUTB[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[60]_i_1 
       (.I0(DOUTB[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[61]_i_1 
       (.I0(DOUTB[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[62]_i_1 
       (.I0(DOUTB[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[63]_i_1 
       (.I0(DOUTB[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[64]_i_1 
       (.I0(DOUTB[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[65]_i_1 
       (.I0(DOUTB[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[66]_i_1 
       (.I0(DOUTB[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[67]_i_1 
       (.I0(DOUTB[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[68]_i_1 
       (.I0(DOUTB[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[69]_i_1 
       (.I0(DOUTB[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(DOUTB[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[70]_i_1 
       (.I0(DOUTB[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[71]_i_1 
       (.I0(DOUTB[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[72]_i_1 
       (.I0(DOUTB[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[73]_i_1 
       (.I0(DOUTB[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[74]_i_1 
       (.I0(DOUTB[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[75]_i_1 
       (.I0(DOUTB[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[76]_i_1 
       (.I0(DOUTB[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[77]_i_1 
       (.I0(DOUTB[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[78]_i_1 
       (.I0(DOUTB[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[79]_i_1 
       (.I0(DOUTB[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(DOUTB[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[80]_i_1 
       (.I0(DOUTB[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[81]_i_1 
       (.I0(DOUTB[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[82]_i_1 
       (.I0(DOUTB[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[83]_i_1 
       (.I0(DOUTB[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[84]_i_1 
       (.I0(DOUTB[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[85]_i_1 
       (.I0(DOUTB[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[86]_i_1 
       (.I0(DOUTB[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[87]_i_1 
       (.I0(DOUTB[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[88]_i_1 
       (.I0(DOUTB[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[89]_i_1 
       (.I0(DOUTB[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(DOUTB[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[90]_i_1 
       (.I0(DOUTB[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[91]_i_1 
       (.I0(DOUTB[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[92]_i_1 
       (.I0(DOUTB[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[93]_i_1 
       (.I0(DOUTB[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[94]_i_1 
       (.I0(DOUTB[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[95]_i_1 
       (.I0(DOUTB[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[96]_i_1 
       (.I0(DOUTB[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[97]_i_1 
       (.I0(DOUTB[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[98]_i_1 
       (.I0(DOUTB[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[99]_i_1 
       (.I0(DOUTB[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(DOUTB[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axis_mm2s_tdata[100]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axis_mm2s_tdata[101]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axis_mm2s_tdata[102]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axis_mm2s_tdata[103]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axis_mm2s_tdata[104]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axis_mm2s_tdata[105]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axis_mm2s_tdata[106]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axis_mm2s_tdata[107]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axis_mm2s_tdata[108]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axis_mm2s_tdata[109]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axis_mm2s_tdata[110]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axis_mm2s_tdata[111]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axis_mm2s_tdata[112]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axis_mm2s_tdata[113]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axis_mm2s_tdata[114]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axis_mm2s_tdata[115]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axis_mm2s_tdata[116]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axis_mm2s_tdata[117]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axis_mm2s_tdata[118]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axis_mm2s_tdata[119]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axis_mm2s_tdata[120]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axis_mm2s_tdata[121]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axis_mm2s_tdata[122]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axis_mm2s_tdata[123]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axis_mm2s_tdata[124]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axis_mm2s_tdata[125]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axis_mm2s_tdata[126]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axis_mm2s_tdata[127]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[128] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_axis_mm2s_tdata[128]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[129] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_axis_mm2s_tdata[129]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[130] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_axis_mm2s_tdata[130]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[131] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_axis_mm2s_tdata[131]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[132] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_axis_mm2s_tdata[132]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[133] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_axis_mm2s_tdata[133]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[134] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_axis_mm2s_tdata[134]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[135] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_axis_mm2s_tdata[135]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[136] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_axis_mm2s_tdata[136]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[137] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_axis_mm2s_tdata[137]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[138] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_axis_mm2s_tdata[138]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[139] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_axis_mm2s_tdata[139]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[140] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_axis_mm2s_tdata[140]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[141] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_axis_mm2s_tdata[141]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[142] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_axis_mm2s_tdata[142]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[143] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_axis_mm2s_tdata[143]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[144] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_axis_mm2s_tdata[144]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[145] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_axis_mm2s_tdata[145]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[146] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_axis_mm2s_tdata[146]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[147] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_axis_mm2s_tdata[147]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[148] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_axis_mm2s_tdata[148]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[149] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_axis_mm2s_tdata[149]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[150] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_axis_mm2s_tdata[150]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[151] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_axis_mm2s_tdata[151]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[152] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_axis_mm2s_tdata[152]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[153] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_axis_mm2s_tdata[153]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[154] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_axis_mm2s_tdata[154]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[155] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_axis_mm2s_tdata[155]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[156] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_axis_mm2s_tdata[156]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[157] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_axis_mm2s_tdata[157]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[158] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_axis_mm2s_tdata[158]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[159] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_axis_mm2s_tdata[159]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[160] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_axis_mm2s_tdata[160]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[161] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_axis_mm2s_tdata[161]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[162] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_axis_mm2s_tdata[162]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[163] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_axis_mm2s_tdata[163]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[164] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_axis_mm2s_tdata[164]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[165] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_axis_mm2s_tdata[165]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[166] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_axis_mm2s_tdata[166]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[167] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_axis_mm2s_tdata[167]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[168] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_axis_mm2s_tdata[168]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[169] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_axis_mm2s_tdata[169]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[170] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_axis_mm2s_tdata[170]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[171] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_axis_mm2s_tdata[171]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[172] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_axis_mm2s_tdata[172]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[173] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_axis_mm2s_tdata[173]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[174] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_axis_mm2s_tdata[174]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[175] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_axis_mm2s_tdata[175]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[176] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_axis_mm2s_tdata[176]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[177] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_axis_mm2s_tdata[177]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[178] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_axis_mm2s_tdata[178]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[179] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_axis_mm2s_tdata[179]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[180] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_axis_mm2s_tdata[180]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[181] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_axis_mm2s_tdata[181]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[182] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_axis_mm2s_tdata[182]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[183] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_axis_mm2s_tdata[183]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[184] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_axis_mm2s_tdata[184]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[185] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_axis_mm2s_tdata[185]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[186] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_axis_mm2s_tdata[186]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[187] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_axis_mm2s_tdata[187]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[188] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_axis_mm2s_tdata[188]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[189] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_axis_mm2s_tdata[189]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[190] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_axis_mm2s_tdata[190]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[191] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_axis_mm2s_tdata[191]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[192] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_axis_mm2s_tdata[192]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[193] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_axis_mm2s_tdata[193]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[194] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_axis_mm2s_tdata[194]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[195] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_axis_mm2s_tdata[195]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[196] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_axis_mm2s_tdata[196]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[197] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_axis_mm2s_tdata[197]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[198] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_axis_mm2s_tdata[198]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[199] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_axis_mm2s_tdata[199]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[200] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_axis_mm2s_tdata[200]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[201] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_axis_mm2s_tdata[201]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[202] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_axis_mm2s_tdata[202]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[203] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_axis_mm2s_tdata[203]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[204] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_axis_mm2s_tdata[204]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[205] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_axis_mm2s_tdata[205]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[206] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_axis_mm2s_tdata[206]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[207] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_axis_mm2s_tdata[207]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[208] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_axis_mm2s_tdata[208]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[209] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_axis_mm2s_tdata[209]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[210] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_axis_mm2s_tdata[210]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[211] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_axis_mm2s_tdata[211]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[212] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_axis_mm2s_tdata[212]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[213] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_axis_mm2s_tdata[213]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[214] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_axis_mm2s_tdata[214]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[215] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_axis_mm2s_tdata[215]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[216] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_axis_mm2s_tdata[216]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[217] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_axis_mm2s_tdata[217]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[218] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_axis_mm2s_tdata[218]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[219] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_axis_mm2s_tdata[219]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[220] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_axis_mm2s_tdata[220]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[221] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_axis_mm2s_tdata[221]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[222] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_axis_mm2s_tdata[222]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[223] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_axis_mm2s_tdata[223]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[224] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_axis_mm2s_tdata[224]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[225] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_axis_mm2s_tdata[225]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[226] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_axis_mm2s_tdata[226]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[227] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_axis_mm2s_tdata[227]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[228] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_axis_mm2s_tdata[228]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[229] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_axis_mm2s_tdata[229]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[230] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_axis_mm2s_tdata[230]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[231] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_axis_mm2s_tdata[231]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[232] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_axis_mm2s_tdata[232]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[233] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_axis_mm2s_tdata[233]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[234] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_axis_mm2s_tdata[234]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[235] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_axis_mm2s_tdata[235]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[236] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_axis_mm2s_tdata[236]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[237] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_axis_mm2s_tdata[237]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[238] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_axis_mm2s_tdata[238]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[239] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_axis_mm2s_tdata[239]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[240] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_axis_mm2s_tdata[240]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[241] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_axis_mm2s_tdata[241]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[242] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_axis_mm2s_tdata[242]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[243] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_axis_mm2s_tdata[243]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[244] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_axis_mm2s_tdata[244]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[245] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_axis_mm2s_tdata[245]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[246] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_axis_mm2s_tdata[246]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[247] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_axis_mm2s_tdata[247]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[248] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_axis_mm2s_tdata[248]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[249] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_axis_mm2s_tdata[249]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[250] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_axis_mm2s_tdata[250]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[251] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_axis_mm2s_tdata[251]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[252] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_axis_mm2s_tdata[252]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[253] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_axis_mm2s_tdata[253]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[254] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_axis_mm2s_tdata[254]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[255] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_axis_mm2s_tdata[255]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axis_mm2s_tdata[32]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axis_mm2s_tdata[33]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axis_mm2s_tdata[34]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axis_mm2s_tdata[35]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axis_mm2s_tdata[36]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axis_mm2s_tdata[37]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axis_mm2s_tdata[38]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axis_mm2s_tdata[39]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axis_mm2s_tdata[40]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axis_mm2s_tdata[41]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axis_mm2s_tdata[42]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axis_mm2s_tdata[43]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axis_mm2s_tdata[44]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axis_mm2s_tdata[45]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axis_mm2s_tdata[46]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axis_mm2s_tdata[47]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axis_mm2s_tdata[48]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axis_mm2s_tdata[49]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axis_mm2s_tdata[50]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axis_mm2s_tdata[51]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axis_mm2s_tdata[52]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axis_mm2s_tdata[53]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axis_mm2s_tdata[54]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axis_mm2s_tdata[55]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axis_mm2s_tdata[56]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axis_mm2s_tdata[57]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axis_mm2s_tdata[58]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axis_mm2s_tdata[59]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axis_mm2s_tdata[60]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axis_mm2s_tdata[61]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axis_mm2s_tdata[62]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axis_mm2s_tdata[63]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axis_mm2s_tdata[64]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axis_mm2s_tdata[65]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axis_mm2s_tdata[66]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axis_mm2s_tdata[67]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axis_mm2s_tdata[68]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axis_mm2s_tdata[69]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axis_mm2s_tdata[70]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axis_mm2s_tdata[71]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axis_mm2s_tdata[72]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axis_mm2s_tdata[73]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axis_mm2s_tdata[74]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axis_mm2s_tdata[75]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axis_mm2s_tdata[76]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axis_mm2s_tdata[77]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axis_mm2s_tdata[78]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axis_mm2s_tdata[79]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axis_mm2s_tdata[80]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axis_mm2s_tdata[81]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axis_mm2s_tdata[82]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axis_mm2s_tdata[83]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axis_mm2s_tdata[84]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axis_mm2s_tdata[85]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axis_mm2s_tdata[86]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axis_mm2s_tdata[87]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axis_mm2s_tdata[88]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axis_mm2s_tdata[89]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axis_mm2s_tdata[90]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axis_mm2s_tdata[91]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axis_mm2s_tdata[92]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axis_mm2s_tdata[93]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axis_mm2s_tdata[94]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axis_mm2s_tdata[95]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axis_mm2s_tdata[96]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axis_mm2s_tdata[97]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axis_mm2s_tdata[98]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axis_mm2s_tdata[99]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[100]),
        .Q(sig_data_skid_reg[100]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[101]),
        .Q(sig_data_skid_reg[101]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[102]),
        .Q(sig_data_skid_reg[102]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[103]),
        .Q(sig_data_skid_reg[103]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[104]),
        .Q(sig_data_skid_reg[104]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[105]),
        .Q(sig_data_skid_reg[105]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[106]),
        .Q(sig_data_skid_reg[106]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[107]),
        .Q(sig_data_skid_reg[107]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[108]),
        .Q(sig_data_skid_reg[108]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[109]),
        .Q(sig_data_skid_reg[109]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[110]),
        .Q(sig_data_skid_reg[110]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[111]),
        .Q(sig_data_skid_reg[111]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[112]),
        .Q(sig_data_skid_reg[112]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[113]),
        .Q(sig_data_skid_reg[113]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[114]),
        .Q(sig_data_skid_reg[114]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[115]),
        .Q(sig_data_skid_reg[115]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[116]),
        .Q(sig_data_skid_reg[116]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[117]),
        .Q(sig_data_skid_reg[117]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[118]),
        .Q(sig_data_skid_reg[118]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[119]),
        .Q(sig_data_skid_reg[119]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[120]),
        .Q(sig_data_skid_reg[120]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[121]),
        .Q(sig_data_skid_reg[121]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[122]),
        .Q(sig_data_skid_reg[122]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[123]),
        .Q(sig_data_skid_reg[123]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[124]),
        .Q(sig_data_skid_reg[124]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[125]),
        .Q(sig_data_skid_reg[125]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[126]),
        .Q(sig_data_skid_reg[126]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[127]),
        .Q(sig_data_skid_reg[127]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[128] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[128]),
        .Q(sig_data_skid_reg[128]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[129] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[129]),
        .Q(sig_data_skid_reg[129]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[130] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[130]),
        .Q(sig_data_skid_reg[130]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[131] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[131]),
        .Q(sig_data_skid_reg[131]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[132] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[132]),
        .Q(sig_data_skid_reg[132]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[133] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[133]),
        .Q(sig_data_skid_reg[133]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[134] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[134]),
        .Q(sig_data_skid_reg[134]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[135] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[135]),
        .Q(sig_data_skid_reg[135]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[136] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[136]),
        .Q(sig_data_skid_reg[136]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[137] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[137]),
        .Q(sig_data_skid_reg[137]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[138] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[138]),
        .Q(sig_data_skid_reg[138]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[139] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[139]),
        .Q(sig_data_skid_reg[139]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[140] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[140]),
        .Q(sig_data_skid_reg[140]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[141] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[141]),
        .Q(sig_data_skid_reg[141]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[142] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[142]),
        .Q(sig_data_skid_reg[142]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[143] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[143]),
        .Q(sig_data_skid_reg[143]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[144] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[144]),
        .Q(sig_data_skid_reg[144]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[145] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[145]),
        .Q(sig_data_skid_reg[145]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[146] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[146]),
        .Q(sig_data_skid_reg[146]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[147] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[147]),
        .Q(sig_data_skid_reg[147]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[148] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[148]),
        .Q(sig_data_skid_reg[148]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[149] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[149]),
        .Q(sig_data_skid_reg[149]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[150] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[150]),
        .Q(sig_data_skid_reg[150]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[151] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[151]),
        .Q(sig_data_skid_reg[151]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[152] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[152]),
        .Q(sig_data_skid_reg[152]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[153] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[153]),
        .Q(sig_data_skid_reg[153]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[154] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[154]),
        .Q(sig_data_skid_reg[154]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[155] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[155]),
        .Q(sig_data_skid_reg[155]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[156] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[156]),
        .Q(sig_data_skid_reg[156]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[157] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[157]),
        .Q(sig_data_skid_reg[157]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[158] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[158]),
        .Q(sig_data_skid_reg[158]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[159] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[159]),
        .Q(sig_data_skid_reg[159]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[160] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[160]),
        .Q(sig_data_skid_reg[160]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[161] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[161]),
        .Q(sig_data_skid_reg[161]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[162] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[162]),
        .Q(sig_data_skid_reg[162]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[163] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[163]),
        .Q(sig_data_skid_reg[163]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[164] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[164]),
        .Q(sig_data_skid_reg[164]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[165] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[165]),
        .Q(sig_data_skid_reg[165]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[166] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[166]),
        .Q(sig_data_skid_reg[166]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[167] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[167]),
        .Q(sig_data_skid_reg[167]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[168] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[168]),
        .Q(sig_data_skid_reg[168]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[169] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[169]),
        .Q(sig_data_skid_reg[169]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[170] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[170]),
        .Q(sig_data_skid_reg[170]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[171] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[171]),
        .Q(sig_data_skid_reg[171]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[172] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[172]),
        .Q(sig_data_skid_reg[172]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[173] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[173]),
        .Q(sig_data_skid_reg[173]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[174] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[174]),
        .Q(sig_data_skid_reg[174]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[175] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[175]),
        .Q(sig_data_skid_reg[175]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[176] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[176]),
        .Q(sig_data_skid_reg[176]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[177] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[177]),
        .Q(sig_data_skid_reg[177]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[178] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[178]),
        .Q(sig_data_skid_reg[178]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[179] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[179]),
        .Q(sig_data_skid_reg[179]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[180] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[180]),
        .Q(sig_data_skid_reg[180]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[181] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[181]),
        .Q(sig_data_skid_reg[181]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[182] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[182]),
        .Q(sig_data_skid_reg[182]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[183] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[183]),
        .Q(sig_data_skid_reg[183]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[184] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[184]),
        .Q(sig_data_skid_reg[184]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[185] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[185]),
        .Q(sig_data_skid_reg[185]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[186] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[186]),
        .Q(sig_data_skid_reg[186]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[187] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[187]),
        .Q(sig_data_skid_reg[187]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[188] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[188]),
        .Q(sig_data_skid_reg[188]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[189] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[189]),
        .Q(sig_data_skid_reg[189]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[190] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[190]),
        .Q(sig_data_skid_reg[190]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[191] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[191]),
        .Q(sig_data_skid_reg[191]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[192] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[192]),
        .Q(sig_data_skid_reg[192]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[193] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[193]),
        .Q(sig_data_skid_reg[193]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[194] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[194]),
        .Q(sig_data_skid_reg[194]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[195] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[195]),
        .Q(sig_data_skid_reg[195]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[196] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[196]),
        .Q(sig_data_skid_reg[196]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[197] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[197]),
        .Q(sig_data_skid_reg[197]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[198] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[198]),
        .Q(sig_data_skid_reg[198]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[199] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[199]),
        .Q(sig_data_skid_reg[199]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[200] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[200]),
        .Q(sig_data_skid_reg[200]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[201] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[201]),
        .Q(sig_data_skid_reg[201]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[202] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[202]),
        .Q(sig_data_skid_reg[202]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[203] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[203]),
        .Q(sig_data_skid_reg[203]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[204] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[204]),
        .Q(sig_data_skid_reg[204]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[205] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[205]),
        .Q(sig_data_skid_reg[205]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[206] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[206]),
        .Q(sig_data_skid_reg[206]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[207] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[207]),
        .Q(sig_data_skid_reg[207]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[208] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[208]),
        .Q(sig_data_skid_reg[208]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[209] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[209]),
        .Q(sig_data_skid_reg[209]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[210] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[210]),
        .Q(sig_data_skid_reg[210]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[211] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[211]),
        .Q(sig_data_skid_reg[211]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[212] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[212]),
        .Q(sig_data_skid_reg[212]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[213] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[213]),
        .Q(sig_data_skid_reg[213]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[214] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[214]),
        .Q(sig_data_skid_reg[214]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[215] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[215]),
        .Q(sig_data_skid_reg[215]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[216] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[216]),
        .Q(sig_data_skid_reg[216]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[217] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[217]),
        .Q(sig_data_skid_reg[217]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[218] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[218]),
        .Q(sig_data_skid_reg[218]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[219] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[219]),
        .Q(sig_data_skid_reg[219]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[220] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[220]),
        .Q(sig_data_skid_reg[220]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[221] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[221]),
        .Q(sig_data_skid_reg[221]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[222] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[222]),
        .Q(sig_data_skid_reg[222]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[223] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[223]),
        .Q(sig_data_skid_reg[223]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[224] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[224]),
        .Q(sig_data_skid_reg[224]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[225] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[225]),
        .Q(sig_data_skid_reg[225]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[226] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[226]),
        .Q(sig_data_skid_reg[226]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[227] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[227]),
        .Q(sig_data_skid_reg[227]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[228] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[228]),
        .Q(sig_data_skid_reg[228]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[229] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[229]),
        .Q(sig_data_skid_reg[229]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[230] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[230]),
        .Q(sig_data_skid_reg[230]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[231] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[231]),
        .Q(sig_data_skid_reg[231]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[232] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[232]),
        .Q(sig_data_skid_reg[232]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[233] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[233]),
        .Q(sig_data_skid_reg[233]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[234] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[234]),
        .Q(sig_data_skid_reg[234]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[235] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[235]),
        .Q(sig_data_skid_reg[235]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[236] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[236]),
        .Q(sig_data_skid_reg[236]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[237] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[237]),
        .Q(sig_data_skid_reg[237]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[238] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[238]),
        .Q(sig_data_skid_reg[238]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[239] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[239]),
        .Q(sig_data_skid_reg[239]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[240] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[240]),
        .Q(sig_data_skid_reg[240]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[241] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[241]),
        .Q(sig_data_skid_reg[241]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[242] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[242]),
        .Q(sig_data_skid_reg[242]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[243] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[243]),
        .Q(sig_data_skid_reg[243]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[244] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[244]),
        .Q(sig_data_skid_reg[244]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[245] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[245]),
        .Q(sig_data_skid_reg[245]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[246] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[246]),
        .Q(sig_data_skid_reg[246]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[247] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[247]),
        .Q(sig_data_skid_reg[247]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[248] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[248]),
        .Q(sig_data_skid_reg[248]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[249] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[249]),
        .Q(sig_data_skid_reg[249]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[250] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[250]),
        .Q(sig_data_skid_reg[250]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[251] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[251]),
        .Q(sig_data_skid_reg[251]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[252] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[252]),
        .Q(sig_data_skid_reg[252]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[253] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[253]),
        .Q(sig_data_skid_reg[253]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[254] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[254]),
        .Q(sig_data_skid_reg[254]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[255] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[255]),
        .Q(sig_data_skid_reg[255]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[32]),
        .Q(sig_data_skid_reg[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[33]),
        .Q(sig_data_skid_reg[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[34]),
        .Q(sig_data_skid_reg[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[35]),
        .Q(sig_data_skid_reg[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[36]),
        .Q(sig_data_skid_reg[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[37]),
        .Q(sig_data_skid_reg[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[38]),
        .Q(sig_data_skid_reg[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[39]),
        .Q(sig_data_skid_reg[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[40]),
        .Q(sig_data_skid_reg[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[41]),
        .Q(sig_data_skid_reg[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[42]),
        .Q(sig_data_skid_reg[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[43]),
        .Q(sig_data_skid_reg[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[44]),
        .Q(sig_data_skid_reg[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[45]),
        .Q(sig_data_skid_reg[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[46]),
        .Q(sig_data_skid_reg[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[47]),
        .Q(sig_data_skid_reg[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[48]),
        .Q(sig_data_skid_reg[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[49]),
        .Q(sig_data_skid_reg[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[50]),
        .Q(sig_data_skid_reg[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[51]),
        .Q(sig_data_skid_reg[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[52]),
        .Q(sig_data_skid_reg[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[53]),
        .Q(sig_data_skid_reg[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[54]),
        .Q(sig_data_skid_reg[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[55]),
        .Q(sig_data_skid_reg[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[56]),
        .Q(sig_data_skid_reg[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[57]),
        .Q(sig_data_skid_reg[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[58]),
        .Q(sig_data_skid_reg[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[59]),
        .Q(sig_data_skid_reg[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[60]),
        .Q(sig_data_skid_reg[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[61]),
        .Q(sig_data_skid_reg[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[62]),
        .Q(sig_data_skid_reg[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[63]),
        .Q(sig_data_skid_reg[63]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[64]),
        .Q(sig_data_skid_reg[64]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[65]),
        .Q(sig_data_skid_reg[65]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[66]),
        .Q(sig_data_skid_reg[66]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[67]),
        .Q(sig_data_skid_reg[67]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[68]),
        .Q(sig_data_skid_reg[68]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[69]),
        .Q(sig_data_skid_reg[69]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[70]),
        .Q(sig_data_skid_reg[70]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[71]),
        .Q(sig_data_skid_reg[71]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[72]),
        .Q(sig_data_skid_reg[72]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[73]),
        .Q(sig_data_skid_reg[73]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[74]),
        .Q(sig_data_skid_reg[74]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[75]),
        .Q(sig_data_skid_reg[75]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[76]),
        .Q(sig_data_skid_reg[76]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[77]),
        .Q(sig_data_skid_reg[77]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[78]),
        .Q(sig_data_skid_reg[78]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[79]),
        .Q(sig_data_skid_reg[79]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[80]),
        .Q(sig_data_skid_reg[80]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[81]),
        .Q(sig_data_skid_reg[81]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[82]),
        .Q(sig_data_skid_reg[82]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[83]),
        .Q(sig_data_skid_reg[83]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[84]),
        .Q(sig_data_skid_reg[84]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[85]),
        .Q(sig_data_skid_reg[85]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[86]),
        .Q(sig_data_skid_reg[86]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[87]),
        .Q(sig_data_skid_reg[87]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[88]),
        .Q(sig_data_skid_reg[88]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[89]),
        .Q(sig_data_skid_reg[89]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[90]),
        .Q(sig_data_skid_reg[90]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[91]),
        .Q(sig_data_skid_reg[91]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[92]),
        .Q(sig_data_skid_reg[92]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[93]),
        .Q(sig_data_skid_reg[93]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[94]),
        .Q(sig_data_skid_reg[94]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[95]),
        .Q(sig_data_skid_reg[95]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[96]),
        .Q(sig_data_skid_reg[96]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[97]),
        .Q(sig_data_skid_reg[97]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[98]),
        .Q(sig_data_skid_reg[98]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[99]),
        .Q(sig_data_skid_reg[99]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUTB[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hBAFFBA00)) 
     sig_last_reg_out_i_1
       (.I0(sig_stop_request),
        .I1(I37),
        .I2(DOUTB[288]),
        .I3(sig_s_ready_dup),
        .I4(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT5 #(
    .INIT(32'h00000004)) 
     sig_m_valid_dup_i_1
       (.I0(sig_mvalid_stop),
        .I1(I34),
        .I2(sig_reset_reg),
        .I3(I35),
        .I4(sig_mvalid_stop_set),
        .O(n_0_sig_m_valid_dup_i_1));
LUT5 #(
    .INIT(32'hB0B8B0B0)) 
     sig_m_valid_dup_i_3
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .I2(sig_stop_request),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .O(sig_mvalid_stop_set));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFB0B8B0B0)) 
     sig_mvalid_stop_reg_i_1
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .I2(sig_stop_request),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .I5(sig_mvalid_stop),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000FE0000)) 
     sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(I36),
        .I3(sig_stop_request),
        .I4(I34),
        .I5(sig_data2skid_halt),
        .O(n_0_sig_s_ready_dup_i_1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_stop_request),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I33),
        .Q(sig_sstrb_stop_mask[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I23),
        .Q(sig_sstrb_stop_mask[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I22),
        .Q(sig_sstrb_stop_mask[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I21),
        .Q(sig_sstrb_stop_mask[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I20),
        .Q(sig_sstrb_stop_mask[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I19),
        .Q(sig_sstrb_stop_mask[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I18),
        .Q(sig_sstrb_stop_mask[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I17),
        .Q(sig_sstrb_stop_mask[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I16),
        .Q(sig_sstrb_stop_mask[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I15),
        .Q(sig_sstrb_stop_mask[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I14),
        .Q(sig_sstrb_stop_mask[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I32),
        .Q(sig_sstrb_stop_mask[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I13),
        .Q(sig_sstrb_stop_mask[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I12),
        .Q(sig_sstrb_stop_mask[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I11),
        .Q(sig_sstrb_stop_mask[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(sig_sstrb_stop_mask[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(sig_sstrb_stop_mask[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(sig_sstrb_stop_mask[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(sig_sstrb_stop_mask[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(sig_sstrb_stop_mask[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(sig_sstrb_stop_mask[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(sig_sstrb_stop_mask[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I31),
        .Q(sig_sstrb_stop_mask[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(sig_sstrb_stop_mask[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_sstrb_stop_mask[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I30),
        .Q(sig_sstrb_stop_mask[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I29),
        .Q(sig_sstrb_stop_mask[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I28),
        .Q(sig_sstrb_stop_mask[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I27),
        .Q(sig_sstrb_stop_mask[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I26),
        .Q(sig_sstrb_stop_mask[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I25),
        .Q(sig_sstrb_stop_mask[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I24),
        .Q(sig_sstrb_stop_mask[9]),
        .R(SR));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOUTB[256]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[10]_i_1 
       (.I0(sig_sstrb_stop_mask[10]),
        .I1(DOUTB[266]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[11]_i_1 
       (.I0(sig_sstrb_stop_mask[11]),
        .I1(DOUTB[267]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[12]_i_1 
       (.I0(sig_sstrb_stop_mask[12]),
        .I1(DOUTB[268]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[13]_i_1 
       (.I0(sig_sstrb_stop_mask[13]),
        .I1(DOUTB[269]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[14]_i_1 
       (.I0(sig_sstrb_stop_mask[14]),
        .I1(DOUTB[270]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[15]_i_1 
       (.I0(sig_sstrb_stop_mask[15]),
        .I1(DOUTB[271]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[16]_i_1 
       (.I0(sig_sstrb_stop_mask[16]),
        .I1(DOUTB[272]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[17]_i_1 
       (.I0(sig_sstrb_stop_mask[17]),
        .I1(DOUTB[273]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[17]),
        .O(sig_strb_skid_mux_out[17]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[18]_i_1 
       (.I0(sig_sstrb_stop_mask[18]),
        .I1(DOUTB[274]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[18]),
        .O(sig_strb_skid_mux_out[18]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[19]_i_1 
       (.I0(sig_sstrb_stop_mask[19]),
        .I1(DOUTB[275]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[19]),
        .O(sig_strb_skid_mux_out[19]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOUTB[257]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[20]_i_1 
       (.I0(sig_sstrb_stop_mask[20]),
        .I1(DOUTB[276]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[20]),
        .O(sig_strb_skid_mux_out[20]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[21]_i_1 
       (.I0(sig_sstrb_stop_mask[21]),
        .I1(DOUTB[277]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[21]),
        .O(sig_strb_skid_mux_out[21]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[22]_i_1 
       (.I0(sig_sstrb_stop_mask[22]),
        .I1(DOUTB[278]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[22]),
        .O(sig_strb_skid_mux_out[22]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[23]_i_1 
       (.I0(sig_sstrb_stop_mask[23]),
        .I1(DOUTB[279]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[23]),
        .O(sig_strb_skid_mux_out[23]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[24]_i_1 
       (.I0(sig_sstrb_stop_mask[24]),
        .I1(DOUTB[280]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[24]),
        .O(sig_strb_skid_mux_out[24]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[25]_i_1 
       (.I0(sig_sstrb_stop_mask[25]),
        .I1(DOUTB[281]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[25]),
        .O(sig_strb_skid_mux_out[25]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[26]_i_1 
       (.I0(sig_sstrb_stop_mask[26]),
        .I1(DOUTB[282]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[26]),
        .O(sig_strb_skid_mux_out[26]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[27]_i_1 
       (.I0(sig_sstrb_stop_mask[27]),
        .I1(DOUTB[283]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[27]),
        .O(sig_strb_skid_mux_out[27]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[28]_i_1 
       (.I0(sig_sstrb_stop_mask[28]),
        .I1(DOUTB[284]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[28]),
        .O(sig_strb_skid_mux_out[28]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[29]_i_1 
       (.I0(sig_sstrb_stop_mask[29]),
        .I1(DOUTB[285]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[29]),
        .O(sig_strb_skid_mux_out[29]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOUTB[258]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[30]_i_1 
       (.I0(sig_sstrb_stop_mask[30]),
        .I1(DOUTB[286]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[30]),
        .O(sig_strb_skid_mux_out[30]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[31]_i_1 
       (.I0(sig_sstrb_stop_mask[31]),
        .I1(DOUTB[287]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[31]),
        .O(sig_strb_skid_mux_out[31]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOUTB[259]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[4]_i_1 
       (.I0(sig_sstrb_stop_mask[4]),
        .I1(DOUTB[260]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[5]_i_1 
       (.I0(sig_sstrb_stop_mask[5]),
        .I1(DOUTB[261]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[6]_i_1 
       (.I0(sig_sstrb_stop_mask[6]),
        .I1(DOUTB[262]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[7]_i_1 
       (.I0(sig_sstrb_stop_mask[7]),
        .I1(DOUTB[263]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[8]_i_1 
       (.I0(sig_sstrb_stop_mask[8]),
        .I1(DOUTB[264]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[9]_i_1 
       (.I0(sig_sstrb_stop_mask[9]),
        .I1(DOUTB[265]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[10]),
        .Q(m_axis_mm2s_tkeep[10]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[11]),
        .Q(m_axis_mm2s_tkeep[11]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[12]),
        .Q(m_axis_mm2s_tkeep[12]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[13]),
        .Q(m_axis_mm2s_tkeep[13]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[14]),
        .Q(m_axis_mm2s_tkeep[14]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[15]),
        .Q(m_axis_mm2s_tkeep[15]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[16]),
        .Q(m_axis_mm2s_tkeep[16]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[17]),
        .Q(m_axis_mm2s_tkeep[17]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[18]),
        .Q(m_axis_mm2s_tkeep[18]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[19]),
        .Q(m_axis_mm2s_tkeep[19]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[20]),
        .Q(m_axis_mm2s_tkeep[20]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[21]),
        .Q(m_axis_mm2s_tkeep[21]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[22]),
        .Q(m_axis_mm2s_tkeep[22]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[23]),
        .Q(m_axis_mm2s_tkeep[23]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[24]),
        .Q(m_axis_mm2s_tkeep[24]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[25]),
        .Q(m_axis_mm2s_tkeep[25]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[26]),
        .Q(m_axis_mm2s_tkeep[26]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[27]),
        .Q(m_axis_mm2s_tkeep[27]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[28]),
        .Q(m_axis_mm2s_tkeep[28]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[29]),
        .Q(m_axis_mm2s_tkeep[29]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[30]),
        .Q(m_axis_mm2s_tkeep[30]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[31]),
        .Q(m_axis_mm2s_tkeep[31]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_axis_mm2s_tkeep[4]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_axis_mm2s_tkeep[5]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_axis_mm2s_tkeep[6]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_axis_mm2s_tkeep[7]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(m_axis_mm2s_tkeep[8]),
        .R(sig_data_reg_out0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[9]),
        .Q(m_axis_mm2s_tkeep[9]),
        .R(sig_data_reg_out0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(DOUTB[256]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[10]_i_1 
       (.I0(sig_sstrb_stop_mask[10]),
        .I1(DOUTB[266]),
        .O(sig_sstrb_with_stop[10]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[11]_i_1 
       (.I0(sig_sstrb_stop_mask[11]),
        .I1(DOUTB[267]),
        .O(sig_sstrb_with_stop[11]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[12]_i_1 
       (.I0(sig_sstrb_stop_mask[12]),
        .I1(DOUTB[268]),
        .O(sig_sstrb_with_stop[12]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[13]_i_1 
       (.I0(sig_sstrb_stop_mask[13]),
        .I1(DOUTB[269]),
        .O(sig_sstrb_with_stop[13]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[14]_i_1 
       (.I0(sig_sstrb_stop_mask[14]),
        .I1(DOUTB[270]),
        .O(sig_sstrb_with_stop[14]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[15]_i_1 
       (.I0(sig_sstrb_stop_mask[15]),
        .I1(DOUTB[271]),
        .O(sig_sstrb_with_stop[15]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[16]_i_1 
       (.I0(sig_sstrb_stop_mask[16]),
        .I1(DOUTB[272]),
        .O(sig_sstrb_with_stop[16]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[17]_i_1 
       (.I0(sig_sstrb_stop_mask[17]),
        .I1(DOUTB[273]),
        .O(sig_sstrb_with_stop[17]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[18]_i_1 
       (.I0(sig_sstrb_stop_mask[18]),
        .I1(DOUTB[274]),
        .O(sig_sstrb_with_stop[18]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[19]_i_1 
       (.I0(sig_sstrb_stop_mask[19]),
        .I1(DOUTB[275]),
        .O(sig_sstrb_with_stop[19]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(DOUTB[257]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[20]_i_1 
       (.I0(sig_sstrb_stop_mask[20]),
        .I1(DOUTB[276]),
        .O(sig_sstrb_with_stop[20]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[21]_i_1 
       (.I0(sig_sstrb_stop_mask[21]),
        .I1(DOUTB[277]),
        .O(sig_sstrb_with_stop[21]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[22]_i_1 
       (.I0(sig_sstrb_stop_mask[22]),
        .I1(DOUTB[278]),
        .O(sig_sstrb_with_stop[22]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[23]_i_1 
       (.I0(sig_sstrb_stop_mask[23]),
        .I1(DOUTB[279]),
        .O(sig_sstrb_with_stop[23]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[24]_i_1 
       (.I0(sig_sstrb_stop_mask[24]),
        .I1(DOUTB[280]),
        .O(sig_sstrb_with_stop[24]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[25]_i_1 
       (.I0(sig_sstrb_stop_mask[25]),
        .I1(DOUTB[281]),
        .O(sig_sstrb_with_stop[25]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[26]_i_1 
       (.I0(sig_sstrb_stop_mask[26]),
        .I1(DOUTB[282]),
        .O(sig_sstrb_with_stop[26]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[27]_i_1 
       (.I0(sig_sstrb_stop_mask[27]),
        .I1(DOUTB[283]),
        .O(sig_sstrb_with_stop[27]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[28]_i_1 
       (.I0(sig_sstrb_stop_mask[28]),
        .I1(DOUTB[284]),
        .O(sig_sstrb_with_stop[28]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[29]_i_1 
       (.I0(sig_sstrb_stop_mask[29]),
        .I1(DOUTB[285]),
        .O(sig_sstrb_with_stop[29]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(DOUTB[258]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[30]_i_1 
       (.I0(sig_sstrb_stop_mask[30]),
        .I1(DOUTB[286]),
        .O(sig_sstrb_with_stop[30]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[31]_i_1 
       (.I0(sig_sstrb_stop_mask[31]),
        .I1(DOUTB[287]),
        .O(sig_sstrb_with_stop[31]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(DOUTB[259]),
        .O(sig_sstrb_with_stop[3]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_sstrb_stop_mask[4]),
        .I1(DOUTB[260]),
        .O(sig_sstrb_with_stop[4]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_sstrb_stop_mask[5]),
        .I1(DOUTB[261]),
        .O(sig_sstrb_with_stop[5]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_sstrb_stop_mask[6]),
        .I1(DOUTB[262]),
        .O(sig_sstrb_with_stop[6]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_sstrb_stop_mask[7]),
        .I1(DOUTB[263]),
        .O(sig_sstrb_with_stop[7]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[8]_i_1 
       (.I0(sig_sstrb_stop_mask[8]),
        .I1(DOUTB[264]),
        .O(sig_sstrb_with_stop[8]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[9]_i_1 
       (.I0(sig_sstrb_stop_mask[9]),
        .I1(DOUTB[265]),
        .O(sig_sstrb_with_stop[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[16]),
        .Q(sig_strb_skid_reg[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[17]),
        .Q(sig_strb_skid_reg[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[18]),
        .Q(sig_strb_skid_reg[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[19]),
        .Q(sig_strb_skid_reg[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[20]),
        .Q(sig_strb_skid_reg[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[21]),
        .Q(sig_strb_skid_reg[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[22]),
        .Q(sig_strb_skid_reg[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[23]),
        .Q(sig_strb_skid_reg[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[24]),
        .Q(sig_strb_skid_reg[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[25]),
        .Q(sig_strb_skid_reg[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[26]),
        .Q(sig_strb_skid_reg[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[27]),
        .Q(sig_strb_skid_reg[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[28]),
        .Q(sig_strb_skid_reg[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[29]),
        .Q(sig_strb_skid_reg[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[30]),
        .Q(sig_strb_skid_reg[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[31]),
        .Q(sig_strb_skid_reg[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_DLYTMR_RESOLUTION = "125" *) (* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_INCLUDE_SG = "1" *) 
(* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_SG_LENGTH_WIDTH = "14" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) (* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_MM2S_DRE = "0" *) (* C_MM2S_BURST_SIZE = "64" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "256" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "256" *) (* C_INCLUDE_S2MM = "0" *) 
(* C_INCLUDE_S2MM_SF = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_S2MM_BURST_SIZE = "16" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_NUM_S2MM_CHANNELS = "1" *) (* C_NUM_MM2S_CHANNELS = "1" *) 
(* C_FAMILY = "virtex7" *) (* C_MICRO_DMA = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module DMA_axi_dma__parameterized0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [255:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire [7:0]\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst ;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1 ;
(* MARK_DEBUG *)   wire [31:0]\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i ;
(* MARK_DEBUG *)   wire \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ;
(* MARK_DEBUG *)   wire \I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor ;
  wire [31:30]\I_SG_FETCH_MNGR/ch1_fetch_address ;
  wire \I_SG_FETCH_QUEUE/cyclic_enable ;
  wire [95:95]\I_SG_FETCH_QUEUE/p_3_out ;
  wire [4:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire [31:6]curdesc_lsb_i;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire m_axi_s2mm_wready;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch1_desc_available;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_ftch_tready;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_all_idle;
  wire mm2s_desc_flush;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire [31:6]mm2s_new_curdesc;
  wire mm2s_new_curdesc_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire n_0_I_AXI_DMA_REG_MODULE;
  wire n_11_I_RST_MODULE;
  wire n_12_I_RST_MODULE;
  wire n_13_I_RST_MODULE;
  wire n_14_I_RST_MODULE;
  wire n_150_I_MM2S_DMA_MNGR;
  wire n_151_I_MM2S_DMA_MNGR;
  wire n_152_I_MM2S_DMA_MNGR;
  wire n_15_I_RST_MODULE;
  wire \n_272_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_287_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_288_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_289_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_290_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_291_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_292_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_293_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_294_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_312_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_346_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_350_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_351_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_352_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_353_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_354_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_355_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_356_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_357_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_358_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_359_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_360_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_361_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_362_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_363_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_364_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_365_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_366_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_367_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_368_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_369_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_370_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_371_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_372_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_373_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_374_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire \n_375_GEN_SG_ENGINE.I_SG_ENGINE ;
  wire n_61_I_AXI_DMA_REG_MODULE;
  wire n_62_I_AXI_DMA_REG_MODULE;
  wire n_63_I_AXI_DMA_REG_MODULE;
  wire n_64_I_AXI_DMA_REG_MODULE;
  wire n_65_I_AXI_DMA_REG_MODULE;
  wire n_66_I_AXI_DMA_REG_MODULE;
  wire n_67_I_AXI_DMA_REG_MODULE;
  wire n_68_I_AXI_DMA_REG_MODULE;
  wire n_69_I_AXI_DMA_REG_MODULE;
  wire n_70_I_AXI_DMA_REG_MODULE;
  wire n_71_I_AXI_DMA_REG_MODULE;
  wire n_75_I_AXI_DMA_REG_MODULE;
  wire n_76_I_AXI_DMA_REG_MODULE;
  wire n_7_I_RST_MODULE;
  wire n_80_I_AXI_DMA_REG_MODULE;
  wire n_9_I_AXI_DMA_REG_MODULE;
  wire n_9_I_RST_MODULE;
  wire p_34_out;
  wire p_35_out;
  wire p_36_out;
  wire [63:0]p_37_out;
  wire [96:0]p_38_out;
  wire p_39_out;
  wire p_40_out;
  wire [31:0]p_41_out;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire ptr_queue_full;
(* MARK_DEBUG *)   wire [149:0]s2mm_cmnd_data;
(* MARK_DEBUG *)   wire s2mm_cmnd_wr;
(* MARK_DEBUG *)   wire s2mm_decerr;
(* MARK_DEBUG *)   wire s2mm_interr;
(* MARK_DEBUG *)   wire s2mm_slverr;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [64:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [31:4]s_axis_mm2s_updtptr_tdata;
  wire s_axis_mm2s_updtptr_tvalid;
  wire [32:0]s_axis_mm2s_updtsts_tdata;
  wire s_axis_mm2s_updtsts_tlast;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire soft_reset;
  wire soft_reset_clr;
  wire sts_queue_full;
  wire [29:6]taildesc_lsb_i;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5] = \<const0> ;
  assign axi_dma_tstvec[4] = \^axi_dma_tstvec [4];
  assign axi_dma_tstvec[3] = \<const0> ;
  assign axi_dma_tstvec[2] = \<const0> ;
  assign axi_dma_tstvec[1:0] = \^axi_dma_tstvec [1:0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const1> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_sts_reset_out_n = \<const1> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
DMA_axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.D(s_axis_mm2s_updtptr_tdata),
        .E(\n_272_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I1(\^m_axi_sg_wstrb ),
        .I10(n_66_I_AXI_DMA_REG_MODULE),
        .I11(n_67_I_AXI_DMA_REG_MODULE),
        .I12(n_68_I_AXI_DMA_REG_MODULE),
        .I13(n_69_I_AXI_DMA_REG_MODULE),
        .I14(taildesc_lsb_i),
        .I15(curdesc_lsb_i),
        .I16(n_150_I_MM2S_DMA_MNGR),
        .I17({n_70_I_AXI_DMA_REG_MODULE,n_71_I_AXI_DMA_REG_MODULE}),
        .I18(n_152_I_MM2S_DMA_MNGR),
        .I19(n_7_I_RST_MODULE),
        .I2(\I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ),
        .I20(n_151_I_MM2S_DMA_MNGR),
        .I21({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata}),
        .I22(\^axi_dma_tstvec [0]),
        .I23(n_9_I_AXI_DMA_REG_MODULE),
        .I24(n_80_I_AXI_DMA_REG_MODULE),
        .I3(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .I4(n_0_I_AXI_DMA_REG_MODULE),
        .I5(n_62_I_AXI_DMA_REG_MODULE),
        .I6(n_61_I_AXI_DMA_REG_MODULE),
        .I7(n_63_I_AXI_DMA_REG_MODULE),
        .I8(n_64_I_AXI_DMA_REG_MODULE),
        .I9(n_65_I_AXI_DMA_REG_MODULE),
        .O1(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i ),
        .O10(\n_354_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O11(\n_355_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O12(\n_356_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O13(\n_357_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O14(\n_358_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O15(\n_359_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O16(\n_360_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O17(\n_361_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O18(\n_362_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O19(\n_363_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O2(\^axi_dma_tstvec [4]),
        .O20(\n_364_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O21(\n_365_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O22(\n_366_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O23(\n_367_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O24(\n_368_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O25(\n_369_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O26(\n_370_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O27(\n_371_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O28(\n_372_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O29(\n_373_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O3(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg ),
        .O30(\n_374_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O31(\n_375_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O4(\n_312_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O5(\n_346_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O6(\n_350_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O7(\n_351_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O8(\n_352_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O9(\n_353_GEN_SG_ENGINE.I_SG_ENGINE ),
        .Q({\n_287_GEN_SG_ENGINE.I_SG_ENGINE ,\n_288_GEN_SG_ENGINE.I_SG_ENGINE ,\n_289_GEN_SG_ENGINE.I_SG_ENGINE ,\n_290_GEN_SG_ENGINE.I_SG_ENGINE ,\n_291_GEN_SG_ENGINE.I_SG_ENGINE ,\n_292_GEN_SG_ENGINE.I_SG_ENGINE ,\n_293_GEN_SG_ENGINE.I_SG_ENGINE ,\n_294_GEN_SG_ENGINE.I_SG_ENGINE }),
        .S(n_76_I_AXI_DMA_REG_MODULE),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .ch1_active_i(\I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_dly_fast_incr3_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out ),
        .ch1_run_stop_d1(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1 ),
        .ch2_stale_descriptor(\I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor ),
        .cyclic_enable(\I_SG_FETCH_QUEUE/cyclic_enable ),
        .data_concat(\I_SG_FETCH_QUEUE/p_3_out ),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_ftch1_desc_available(m_axis_ftch1_desc_available),
        .m_axis_ftch1_tdata(p_41_out),
        .m_axis_ftch1_tdata_mcdma_new(p_37_out),
        .m_axis_ftch1_tdata_new(p_38_out),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_stop_i(mm2s_stop_i),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_11_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_36_out(p_36_out),
        .p_39_out(p_39_out),
        .p_40_out(p_40_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .p_59_out(p_59_out),
        .ptr_queue_full(ptr_queue_full),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sig_stream_rst(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst ),
        .soft_reset(soft_reset),
        .sts_queue_full(sts_queue_full),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ));
GND GND
       (.G(\<const0> ));
DMA_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.I1(\^m_axi_sg_wstrb ),
        .O1(\^axi_dma_tstvec [0]),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid));
DMA_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.E(\n_272_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I1(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .I10(\n_358_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I11(\n_359_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I12(\n_360_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I13(\n_361_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I14(\n_362_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I15(\n_363_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I16(\n_364_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I17(\n_365_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I18(\n_366_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I19(\n_367_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I2(\n_350_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I20(\n_368_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I21(\n_369_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I22(\n_370_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I23(\n_371_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I24(\n_372_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I25(\n_373_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I26(\n_374_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I27(\n_375_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I28(\^axi_dma_tstvec [0]),
        .I29(\I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ),
        .I3(\n_351_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I30({\n_287_GEN_SG_ENGINE.I_SG_ENGINE ,\n_288_GEN_SG_ENGINE.I_SG_ENGINE ,\n_289_GEN_SG_ENGINE.I_SG_ENGINE ,\n_290_GEN_SG_ENGINE.I_SG_ENGINE ,\n_291_GEN_SG_ENGINE.I_SG_ENGINE ,\n_292_GEN_SG_ENGINE.I_SG_ENGINE ,\n_293_GEN_SG_ENGINE.I_SG_ENGINE ,\n_294_GEN_SG_ENGINE.I_SG_ENGINE }),
        .I31(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg ),
        .I32(\n_346_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I33(\n_312_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I34(n_14_I_RST_MODULE),
        .I35(n_13_I_RST_MODULE),
        .I36(n_12_I_RST_MODULE),
        .I37(n_11_I_RST_MODULE),
        .I4(\n_352_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I5(\n_353_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I6(\n_354_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I7(\n_355_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I8(\n_356_GEN_SG_ENGINE.I_SG_ENGINE ),
        .I9(\n_357_GEN_SG_ENGINE.I_SG_ENGINE ),
        .O1(n_0_I_AXI_DMA_REG_MODULE),
        .O10(n_66_I_AXI_DMA_REG_MODULE),
        .O11(n_67_I_AXI_DMA_REG_MODULE),
        .O12(n_68_I_AXI_DMA_REG_MODULE),
        .O13(n_69_I_AXI_DMA_REG_MODULE),
        .O14({n_70_I_AXI_DMA_REG_MODULE,n_71_I_AXI_DMA_REG_MODULE}),
        .O15(s_axi_lite_rvalid),
        .O16(n_75_I_AXI_DMA_REG_MODULE),
        .O17(s_axi_lite_bvalid),
        .O18(n_80_I_AXI_DMA_REG_MODULE),
        .O2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .O3(n_9_I_AXI_DMA_REG_MODULE),
        .O4(curdesc_lsb_i),
        .O5(n_61_I_AXI_DMA_REG_MODULE),
        .O6(n_62_I_AXI_DMA_REG_MODULE),
        .O7(n_63_I_AXI_DMA_REG_MODULE),
        .O8(n_64_I_AXI_DMA_REG_MODULE),
        .O9(n_65_I_AXI_DMA_REG_MODULE),
        .Q(taildesc_lsb_i),
        .S(n_76_I_AXI_DMA_REG_MODULE),
        .SR(n_9_I_RST_MODULE),
        .all_is_idle_d1(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_dly_fast_incr3_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out ),
        .ch1_run_stop_d1(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1 ),
        .cyclic_enable(\I_SG_FETCH_QUEUE/cyclic_enable ),
        .data_concat(\I_SG_FETCH_QUEUE/p_3_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_new_curdesc(mm2s_new_curdesc),
        .mm2s_new_curdesc_wren(mm2s_new_curdesc_wren),
        .mm2s_stop(mm2s_stop),
        .out(\I_SG_FETCH_MNGR/ch1_fetch_address ),
        .p_11_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[31:6],s_axi_lite_wdata[4:2],s_axi_lite_wdata[0]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(axi_lite_reset_n),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ));
DMA_axi_dma_mm2s_mngr I_MM2S_DMA_MNGR
       (.I1(n_0_I_AXI_DMA_REG_MODULE),
        .I18(n_152_I_MM2S_DMA_MNGR),
        .I2(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .I20(n_151_I_MM2S_DMA_MNGR),
        .I21({s_axis_mm2s_updtsts_tlast,s_axis_mm2s_updtsts_tdata}),
        .O1(s_axis_mm2s_updtptr_tdata),
        .O16(n_75_I_AXI_DMA_REG_MODULE),
        .O2(mm2s_new_curdesc),
        .O3(n_150_I_MM2S_DMA_MNGR),
        .all_is_idle_d1(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1 ),
        .ch1_run_stop_d1(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1 ),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_ftch1_desc_available(m_axis_ftch1_desc_available),
        .m_axis_ftch1_tdata(p_41_out),
        .m_axis_ftch1_tdata_mcdma_new(p_37_out),
        .m_axis_ftch1_tdata_new(p_38_out),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_err(mm2s_err),
        .mm2s_halt(mm2s_halt),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_new_curdesc_wren(mm2s_new_curdesc_wren),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_wdata({m_axis_mm2s_sts_tdata_int[6:4],m_axis_mm2s_sts_tdata_int[0]}),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_36_out(p_36_out),
        .p_39_out(p_39_out),
        .p_40_out(p_40_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_59_out(p_59_out),
        .ptr_queue_full(ptr_queue_full),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sts_queue_full(sts_queue_full));
DMA_axi_datamover I_PRMRY_DATAMOVER
       (.D({s_axis_mm2s_cmd_tdata[64:32],s_axis_mm2s_cmd_tdata[30],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[13:0]}),
        .I1(n_15_I_RST_MODULE),
        .Q({m_axis_mm2s_sts_tdata_int[6:4],m_axis_mm2s_sts_tdata_int[0]}),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_err(mm2s_err),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ));
DMA_axi_dma_rst_module I_RST_MODULE
       (.I2(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .O1(\^m_axi_sg_wstrb ),
        .O2(n_7_I_RST_MODULE),
        .O3(n_11_I_RST_MODULE),
        .O4(n_12_I_RST_MODULE),
        .O5(n_13_I_RST_MODULE),
        .O6(n_14_I_RST_MODULE),
        .O7(n_15_I_RST_MODULE),
        .SR(n_9_I_RST_MODULE),
        .axi_resetn(axi_resetn),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .scndry_out(axi_lite_reset_n),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_stream_rst(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ));
DMA_axi_dma_s2mm_mngr I_S2MM_DMA_MNGR
       (.out(s2mm_cmnd_data),
        .s2mm_cmnd_wr(s2mm_cmnd_wr),
        .s2mm_decerr(s2mm_decerr),
        .s2mm_interr(s2mm_interr),
        .s2mm_slverr(s2mm_slverr));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module DMA_axi_dma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_arready,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    E,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    p_0_in1_in,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    s_axi_lite_wdata,
    I1,
    soft_reset_clr,
    D,
    I2,
    I3,
    idle,
    I4,
    Q,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I30,
    I13,
    I31,
    scndry_out,
    m_axi_sg_aresetn,
    I14,
    I15,
    I16,
    I17,
    s_axi_lite_rready,
    I18,
    s_axi_lite_bready,
    I34,
    I35,
    I36,
    I37,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]E;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output p_0_in1_in;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [8:0]s_axi_lite_wdata;
  input I1;
  input soft_reset_clr;
  input [9:0]D;
  input I2;
  input I3;
  input idle;
  input I4;
  input [15:0]Q;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input [7:0]I12;
  input [7:0]I30;
  input [15:0]I13;
  input [7:0]I31;
  input scndry_out;
  input m_axi_sg_aresetn;
  input [1:0]I14;
  input I15;
  input I16;
  input I17;
  input s_axi_lite_rready;
  input I18;
  input s_axi_lite_bready;
  input I34;
  input I35;
  input I36;
  input I37;
  input [9:0]s_axi_lite_araddr;

  wire [9:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [7:0]I12;
  wire [15:0]I13;
  wire [1:0]I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I2;
  wire I3;
  wire [7:0]I30;
  wire [7:0]I31;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [9:0]axi2ip_rdaddr;
  wire [9:0]axi2ip_rdaddr_i;
  wire idle;
  wire [31:0]ip2axi_rddata;
  wire m_axi_sg_aresetn;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.rdy_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ;
  wire n_0_arvalid_d1_i_1;
  wire \n_0_dmacr_i[23]_i_2 ;
  wire p_0_in1_in;
  wire rdy;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [8:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire soft_reset_clr;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

LUT3 #(
    .INIT(8'h80)) 
     \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1 
       (.I0(E),
        .I1(I3),
        .I2(m_axi_sg_aresetn),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[0]),
        .Q(axi2ip_rdaddr[0]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[1]),
        .Q(axi2ip_rdaddr[1]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[2]),
        .Q(axi2ip_rdaddr[2]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[3]),
        .Q(axi2ip_rdaddr[3]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[4]),
        .Q(axi2ip_rdaddr[4]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[5]),
        .Q(axi2ip_rdaddr[5]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[6]),
        .Q(axi2ip_rdaddr[6]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[7]),
        .Q(axi2ip_rdaddr[7]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[8]),
        .Q(axi2ip_rdaddr[8]),
        .R(SR));
FDRE \GEN_SYNC_READ.axi2ip_rdaddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi2ip_rdaddr_i[9]),
        .Q(axi2ip_rdaddr[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(SR));
LUT5 #(
    .INIT(32'h88FFF000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(O3),
        .I1(I2),
        .I2(I3),
        .I3(O4),
        .I4(O5),
        .O(ip2axi_rddata[0]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ),
        .I1(I4),
        .I2(O4),
        .I3(O3),
        .I4(Q[0]),
        .I5(O5),
        .O(ip2axi_rddata[16]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(I30[0]),
        .I1(O3),
        .I2(I13[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ),
        .I1(I5),
        .I2(O4),
        .I3(O3),
        .I4(Q[1]),
        .I5(O5),
        .O(ip2axi_rddata[17]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(I30[1]),
        .I1(O3),
        .I2(I13[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ),
        .I1(I6),
        .I2(O4),
        .I3(O3),
        .I4(Q[2]),
        .I5(O5),
        .O(ip2axi_rddata[18]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(I30[2]),
        .I1(O3),
        .I2(I13[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ),
        .I1(I7),
        .I2(O4),
        .I3(O3),
        .I4(Q[3]),
        .I5(O5),
        .O(ip2axi_rddata[19]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(I30[3]),
        .I1(O3),
        .I2(I13[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'h8FF0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(idle),
        .I1(O3),
        .I2(O4),
        .I3(O5),
        .O(ip2axi_rddata[1]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ),
        .I1(I8),
        .I2(O4),
        .I3(O3),
        .I4(Q[4]),
        .I5(O5),
        .O(ip2axi_rddata[20]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(I30[4]),
        .I1(O3),
        .I2(I13[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ),
        .I1(I9),
        .I2(O4),
        .I3(O3),
        .I4(Q[5]),
        .I5(O5),
        .O(ip2axi_rddata[21]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(I30[5]),
        .I1(O3),
        .I2(I13[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ),
        .I1(I10),
        .I2(O4),
        .I3(O3),
        .I4(Q[6]),
        .I5(O5),
        .O(ip2axi_rddata[22]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(I30[6]),
        .I1(O3),
        .I2(I13[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ),
        .I1(I11),
        .I2(O4),
        .I3(O3),
        .I4(Q[7]),
        .I5(O5),
        .O(ip2axi_rddata[23]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(I30[7]),
        .I1(O3),
        .I2(I13[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ),
        .I1(I12[0]),
        .I2(O4),
        .I3(O3),
        .I4(Q[8]),
        .I5(O5),
        .O(ip2axi_rddata[24]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(I31[0]),
        .I1(O3),
        .I2(I13[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ),
        .I1(I12[1]),
        .I2(O4),
        .I3(O3),
        .I4(Q[9]),
        .I5(O5),
        .O(ip2axi_rddata[25]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(I31[1]),
        .I1(O3),
        .I2(I13[9]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ),
        .I1(I12[2]),
        .I2(O4),
        .I3(O3),
        .I4(Q[10]),
        .I5(O5),
        .O(ip2axi_rddata[26]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(I31[2]),
        .I1(O3),
        .I2(I13[10]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ),
        .I1(I12[3]),
        .I2(O4),
        .I3(O3),
        .I4(Q[11]),
        .I5(O5),
        .O(ip2axi_rddata[27]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(I31[3]),
        .I1(O3),
        .I2(I13[11]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ),
        .I1(I12[4]),
        .I2(O4),
        .I3(O3),
        .I4(Q[12]),
        .I5(O5),
        .O(ip2axi_rddata[28]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(I31[4]),
        .I1(O3),
        .I2(I13[12]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ),
        .I1(I12[5]),
        .I2(O4),
        .I3(O3),
        .I4(Q[13]),
        .I5(O5),
        .O(ip2axi_rddata[29]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(I31[5]),
        .I1(O3),
        .I2(I13[13]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 ));
LUT3 #(
    .INIT(8'h20)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(O4),
        .I1(O5),
        .I2(I1),
        .O(ip2axi_rddata[2]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ),
        .I1(I12[6]),
        .I2(O4),
        .I3(O3),
        .I4(Q[14]),
        .I5(O5),
        .O(ip2axi_rddata[30]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(I31[6]),
        .I1(O3),
        .I2(I13[14]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(O6),
        .I2(scndry_out),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I12[7]),
        .I2(O4),
        .I3(O3),
        .I4(Q[15]),
        .I5(O5),
        .O(ip2axi_rddata[31]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(I31[7]),
        .I1(O3),
        .I2(I13[15]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ));
LUT5 #(
    .INIT(32'h00000111)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ),
        .I1(axi2ip_rdaddr[4]),
        .I2(axi2ip_rdaddr[3]),
        .I3(axi2ip_rdaddr[2]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ),
        .O(O4));
LUT5 #(
    .INIT(32'hFFFFFEEE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ),
        .I1(axi2ip_rdaddr[2]),
        .I2(axi2ip_rdaddr[3]),
        .I3(axi2ip_rdaddr[4]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ),
        .O(O3));
LUT6 #(
    .INIT(64'h1000001000001000)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(axi2ip_rdaddr[1]),
        .I1(axi2ip_rdaddr[0]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ),
        .I3(axi2ip_rdaddr[3]),
        .I4(axi2ip_rdaddr[5]),
        .I5(axi2ip_rdaddr[2]),
        .O(O5));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(axi2ip_rdaddr[5]),
        .I1(axi2ip_rdaddr[0]),
        .I2(axi2ip_rdaddr[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 
       (.I0(axi2ip_rdaddr[8]),
        .I1(axi2ip_rdaddr[7]),
        .I2(axi2ip_rdaddr[9]),
        .I3(axi2ip_rdaddr[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 
       (.I0(axi2ip_rdaddr[9]),
        .I1(axi2ip_rdaddr[4]),
        .I2(axi2ip_rdaddr[8]),
        .I3(axi2ip_rdaddr[6]),
        .I4(axi2ip_rdaddr[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'hA808)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(O4),
        .I1(I14[0]),
        .I2(O5),
        .I3(O3),
        .O(ip2axi_rddata[3]));
LUT5 #(
    .INIT(32'hA8080808)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(O4),
        .I1(I14[1]),
        .I2(O5),
        .I3(I15),
        .I4(O3),
        .O(ip2axi_rddata[4]));
LUT5 #(
    .INIT(32'hA8080808)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(O4),
        .I1(I16),
        .I2(O5),
        .I3(I17),
        .I4(O3),
        .O(ip2axi_rddata[5]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[4]),
        .Q(s_axi_lite_rdata[10]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[5]),
        .Q(s_axi_lite_rdata[11]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[6]),
        .Q(s_axi_lite_rdata[12]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[7]),
        .Q(s_axi_lite_rdata[13]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[8]),
        .Q(s_axi_lite_rdata[14]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[9]),
        .Q(s_axi_lite_rdata[15]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(s_axi_lite_rdata[6]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(s_axi_lite_rdata[7]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(s_axi_lite_rdata[8]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(s_axi_lite_rdata[9]),
        .R(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h08C8)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(scndry_out),
        .I2(O6),
        .I3(s_axi_lite_rready),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ),
        .Q(O6),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(scndry_out),
        .I2(O8),
        .O(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ),
        .Q(awvalid_d1),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(rdy),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I37),
        .Q(O2),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I36),
        .Q(p_0_in1_in),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I35),
        .Q(O17),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I34),
        .Q(E),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'h08C8)) 
     \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_awready),
        .I1(scndry_out),
        .I2(O8),
        .I3(s_axi_lite_bready),
        .O(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ),
        .Q(O8),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .I2(scndry_out),
        .I3(rdy),
        .O(\n_0_GEN_SYNC_WRITE.rdy_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.rdy_i_1 ),
        .Q(rdy),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000ABAA0000)) 
     \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_in_progress),
        .I2(awvalid_d1),
        .I3(awvalid),
        .I4(scndry_out),
        .I5(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ),
        .Q(wr_addr_cap),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid_d1),
        .I2(wvalid),
        .I3(scndry_out),
        .I4(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ),
        .Q(wr_data_cap),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(scndry_out),
        .I4(O8),
        .O(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ),
        .Q(wr_in_progress),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(scndry_out),
        .I2(O8),
        .O(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ),
        .Q(wvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(araddr[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(araddr[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(araddr[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(araddr[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(araddr[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(araddr[9]),
        .R(SR));
LUT3 #(
    .INIT(8'h02)) 
     arready_i_i_2
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(O6),
        .O(arvalid_re));
FDRE #(
    .INIT(1'b0)) 
     arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h08)) 
     arvalid_d1_i_1
       (.I0(arvalid),
        .I1(scndry_out),
        .I2(O6),
        .O(n_0_arvalid_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_arvalid_d1_i_1),
        .Q(arvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
LUT5 #(
    .INIT(32'hFFFFE2FF)) 
     \dmacr_i[16]_i_1 
       (.I0(I4),
        .I1(O2),
        .I2(s_axi_lite_wdata[1]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O16));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[17]_i_1 
       (.I0(I5),
        .I1(O2),
        .I2(s_axi_lite_wdata[2]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O15));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[18]_i_1 
       (.I0(I6),
        .I1(O2),
        .I2(s_axi_lite_wdata[3]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O14));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[19]_i_1 
       (.I0(I7),
        .I1(O2),
        .I2(s_axi_lite_wdata[4]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O13));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[20]_i_1 
       (.I0(I8),
        .I1(O2),
        .I2(s_axi_lite_wdata[5]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O12));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[21]_i_1 
       (.I0(I9),
        .I1(O2),
        .I2(s_axi_lite_wdata[6]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O11));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[22]_i_1 
       (.I0(I10),
        .I1(O2),
        .I2(s_axi_lite_wdata[7]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O10));
LUT5 #(
    .INIT(32'h0000E200)) 
     \dmacr_i[23]_i_1 
       (.I0(I11),
        .I1(O2),
        .I2(s_axi_lite_wdata[8]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_dmacr_i[23]_i_2 ),
        .O(O9));
LUT4 #(
    .INIT(16'h1000)) 
     \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s_axi_lite_wdata[5]),
        .I2(O2),
        .I3(I18),
        .O(\n_0_dmacr_i[23]_i_2 ));
LUT4 #(
    .INIT(16'h00F8)) 
     \dmacr_i[2]_i_1 
       (.I0(O2),
        .I1(s_axi_lite_wdata[0]),
        .I2(I1),
        .I3(soft_reset_clr),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_ENABLE_QUEUE = "1" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module DMA_axi_dma_mm2s_cmdsts_if
   (m_axi_sg_aclk,
    m_axi_sg_aresetn,
    mm2s_cmnd_wr,
    mm2s_cmnd_data,
    mm2s_cmnd_pending,
    mm2s_sts_received_clr,
    mm2s_sts_received,
    mm2s_tailpntr_enble,
    mm2s_desc_cmplt,
    s_axis_mm2s_cmd_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tdata,
    m_axis_mm2s_sts_tvalid,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_sts_tdata,
    m_axis_mm2s_sts_tkeep,
    mm2s_err,
    mm2s_done,
    mm2s_error,
    mm2s_interr,
    mm2s_slverr,
    mm2s_decerr,
    mm2s_tag);
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input mm2s_cmnd_wr;
  input [149:0]mm2s_cmnd_data;
  output mm2s_cmnd_pending;
  input mm2s_sts_received_clr;
  output mm2s_sts_received;
  input mm2s_tailpntr_enble;
  input mm2s_desc_cmplt;
  output s_axis_mm2s_cmd_tvalid;
  input s_axis_mm2s_cmd_tready;
  output [149:0]s_axis_mm2s_cmd_tdata;
  input m_axis_mm2s_sts_tvalid;
  output m_axis_mm2s_sts_tready;
  input [7:0]m_axis_mm2s_sts_tdata;
  input [0:0]m_axis_mm2s_sts_tkeep;
  input mm2s_err;
  output mm2s_done;
  output mm2s_error;
  output mm2s_interr;
  output mm2s_slverr;
  output mm2s_decerr;
  output [3:0]mm2s_tag;

  wire \<const0> ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [149:0]mm2s_cmnd_data;
  wire mm2s_cmnd_wr;
  wire mm2s_decerr;
  wire mm2s_decerr_i;
  wire mm2s_desc_cmplt;
  wire mm2s_error;
  wire mm2s_interr;
  wire mm2s_interr_i;
  wire mm2s_slverr;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire mm2s_sts_received_clr;
  wire [0:0]\^mm2s_tag ;
  wire mm2s_tailpntr_enble;
  wire \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 ;
  wire n_0_mm2s_error_i_1;
  wire n_0_mm2s_error_i_2;
  wire \n_0_mm2s_tag[0]_i_1 ;
  wire n_0_sts_received_i_i_1;
  wire n_0_sts_tready_i_1;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire stale_desc7_out;

  assign mm2s_cmnd_pending = s_axis_mm2s_cmd_tvalid;
  assign mm2s_done = \<const0> ;
  assign mm2s_tag[3] = \<const0> ;
  assign mm2s_tag[2] = \<const0> ;
  assign mm2s_tag[1] = \<const0> ;
  assign mm2s_tag[0] = \^mm2s_tag [0];
  assign s_axis_mm2s_cmd_tdata[149] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[148] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[147] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[146] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[145] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[144] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[143] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[142] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[141] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[140] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[139] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[138] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[137] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[136] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[135] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[134] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[133] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[132] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[131] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[130] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[129] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[128] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[127] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[126] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[125] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[124] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[123] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[122] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[121] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[120] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[119] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[118] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[117] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[116] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[115] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[114] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[113] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[112] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[111] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[110] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[109] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[108] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[107] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[106] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[105] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[104] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[103] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[102] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[101] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[100] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[99] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[98] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[97] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[96] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[95] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[94] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[93] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[92] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[91] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[90] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[89] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[88] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[87] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[86] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[85] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[84] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[83] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[82] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[81] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[80] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[79] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[78] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[77] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[76] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[75] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[74] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[73] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[72] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[71] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[70] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[69] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[68] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[67] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[66] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[65] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[64:32] = mm2s_cmnd_data[64:32];
  assign s_axis_mm2s_cmd_tdata[31] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[30] = mm2s_cmnd_data[30];
  assign s_axis_mm2s_cmd_tdata[29] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[28] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[27] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[26] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[25] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[24] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[23] = mm2s_cmnd_data[23];
  assign s_axis_mm2s_cmd_tdata[22] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[21] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[20] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[19] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[18] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[17] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[16] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[15] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[14] = \<const0> ;
  assign s_axis_mm2s_cmd_tdata[13:0] = mm2s_cmnd_data[13:0];
LUT6 #(
    .INIT(64'h7000FF0070007000)) 
     \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(mm2s_desc_cmplt),
        .I1(mm2s_tailpntr_enble),
        .I2(mm2s_cmnd_wr),
        .I3(m_axi_sg_aresetn),
        .I4(s_axis_mm2s_cmd_tready),
        .I5(s_axis_mm2s_cmd_tvalid),
        .O(\n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 ));
FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 ),
        .Q(s_axis_mm2s_cmd_tvalid),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_decerr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(m_axis_mm2s_sts_tvalid),
        .I2(m_axis_mm2s_sts_tdata[5]),
        .O(mm2s_decerr_i));
FDRE #(
    .INIT(1'b0)) 
     mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(mm2s_decerr),
        .R(n_0_mm2s_error_i_1));
LUT1 #(
    .INIT(2'h1)) 
     mm2s_error_i_1
       (.I0(m_axi_sg_aresetn),
        .O(n_0_mm2s_error_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     mm2s_error_i_2
       (.I0(mm2s_cmnd_wr),
        .I1(stale_desc7_out),
        .I2(mm2s_interr),
        .I3(mm2s_error),
        .I4(mm2s_slverr),
        .I5(mm2s_decerr),
        .O(n_0_mm2s_error_i_2));
LUT2 #(
    .INIT(4'h8)) 
     mm2s_error_i_3
       (.I0(mm2s_desc_cmplt),
        .I1(mm2s_tailpntr_enble),
        .O(stale_desc7_out));
FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_mm2s_error_i_2),
        .Q(mm2s_error),
        .R(n_0_mm2s_error_i_1));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_interr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(m_axis_mm2s_sts_tvalid),
        .I2(m_axis_mm2s_sts_tdata[4]),
        .O(mm2s_interr_i));
FDRE #(
    .INIT(1'b0)) 
     mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(mm2s_interr),
        .R(n_0_mm2s_error_i_1));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h40)) 
     mm2s_slverr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(m_axis_mm2s_sts_tvalid),
        .I2(m_axis_mm2s_sts_tdata[6]),
        .O(mm2s_slverr_i));
FDRE #(
    .INIT(1'b0)) 
     mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(mm2s_slverr),
        .R(n_0_mm2s_error_i_1));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \mm2s_tag[0]_i_1 
       (.I0(mm2s_sts_received),
        .I1(m_axis_mm2s_sts_tvalid),
        .I2(m_axis_mm2s_sts_tdata[0]),
        .O(\n_0_mm2s_tag[0]_i_1 ));
FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_mm2s_tag[0]_i_1 ),
        .Q(\^mm2s_tag ),
        .R(n_0_mm2s_error_i_1));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     sts_received_i_i_1
       (.I0(mm2s_sts_received),
        .I1(m_axis_mm2s_sts_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(mm2s_sts_received_clr),
        .O(n_0_sts_received_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_received_i_i_1),
        .Q(mm2s_sts_received),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h04C4)) 
     sts_tready_i_1
       (.I0(mm2s_sts_received),
        .I1(m_axi_sg_aresetn),
        .I2(m_axis_mm2s_sts_tready),
        .I3(m_axis_mm2s_sts_tvalid),
        .O(n_0_sts_tready_i_1));
FDRE #(
    .INIT(1'b0)) 
     sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sts_tready_i_1),
        .Q(m_axis_mm2s_sts_tready),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module DMA_axi_dma_mm2s_mngr
   (s_axis_mm2s_cmd_tvalid_split,
    mm2s_cmd_wdata,
    m_axis_mm2s_sts_tready,
    dma_mm2s_error,
    mm2s_desc_flush,
    m_axis_mm2s_ftch_tready,
    O1,
    s_axis_mm2s_updtptr_tvalid,
    I21,
    s_axis_mm2s_updtsts_tvalid,
    O2,
    mm2s_new_curdesc_wren,
    ch1_run_stop_d1,
    mm2s_halted_set,
    all_is_idle_d1,
    mm2s_all_idle,
    mm2s_stop,
    O3,
    I20,
    I18,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    p_36_out,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_sts_wdata,
    mm2s_err,
    I1,
    O16,
    p_59_out,
    mm2s_stop_i,
    m_axis_ftch1_tdata,
    p_40_out,
    p_39_out,
    m_axis_ftch1_tdata_new,
    m_axis_ftch1_tdata_mcdma_new,
    m_axis_ftch1_desc_available,
    p_35_out,
    p_34_out,
    p_54_out,
    mm2s_halt,
    I2,
    mm2s_halted_set0,
    p_53_out,
    sts_queue_full,
    ptr_queue_full);
  output s_axis_mm2s_cmd_tvalid_split;
  output [48:0]mm2s_cmd_wdata;
  output m_axis_mm2s_sts_tready;
  output dma_mm2s_error;
  output mm2s_desc_flush;
  output m_axis_mm2s_ftch_tready;
  output [27:0]O1;
  output s_axis_mm2s_updtptr_tvalid;
  output [33:0]I21;
  output s_axis_mm2s_updtsts_tvalid;
  output [25:0]O2;
  output mm2s_new_curdesc_wren;
  output ch1_run_stop_d1;
  output mm2s_halted_set;
  output all_is_idle_d1;
  output mm2s_all_idle;
  output mm2s_stop;
  output O3;
  output [0:0]I20;
  output [0:0]I18;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input p_36_out;
  input s_axis_mm2s_cmd_tready;
  input m_axis_mm2s_sts_tvalid_int;
  input [3:0]mm2s_sts_wdata;
  input mm2s_err;
  input I1;
  input [0:0]O16;
  input p_59_out;
  input mm2s_stop_i;
  input [31:0]m_axis_ftch1_tdata;
  input p_40_out;
  input p_39_out;
  input [96:0]m_axis_ftch1_tdata_new;
  input [63:0]m_axis_ftch1_tdata_mcdma_new;
  input m_axis_ftch1_desc_available;
  input p_35_out;
  input p_34_out;
  input p_54_out;
  input mm2s_halt;
  input [0:0]I2;
  input mm2s_halted_set0;
  input p_53_out;
  input sts_queue_full;
  input ptr_queue_full;

  wire I1;
  wire [0:0]I18;
  wire [0:0]I2;
  wire [0:0]I20;
  wire [33:0]I21;
  wire [27:0]O1;
  wire [0:0]O16;
  wire [25:0]O2;
  wire O3;
  wire all_is_idle_d1;
  wire ch1_run_stop_d1;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch1_desc_available;
  wire [31:0]m_axis_ftch1_tdata;
  wire [63:0]m_axis_ftch1_tdata_mcdma_new;
  wire [96:0]m_axis_ftch1_tdata_new;
  wire m_axis_mm2s_ftch_tready;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire [48:0]mm2s_cmd_wdata;
(* MARK_DEBUG *)   wire [149:0]mm2s_cmnd_data;
(* MARK_DEBUG *)   wire mm2s_decerr;
  wire [31:0]mm2s_desc_baddress;
  wire [22:0]mm2s_desc_blength;
  wire [22:0]mm2s_desc_blength_s;
  wire [22:0]mm2s_desc_blength_v;
  wire mm2s_desc_cmplt;
  wire mm2s_desc_eof;
  wire mm2s_desc_flush;
  wire mm2s_desc_sof;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
(* MARK_DEBUG *)   wire mm2s_interr;
  wire [5:0]mm2s_new_curdesc;
  wire mm2s_new_curdesc_wren;
(* MARK_DEBUG *)   wire mm2s_slverr;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [3:0]mm2s_sts_wdata;
  wire \n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire \n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ;
  wire [31:0]p_0_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_18_out;
  wire p_19_out;
  wire p_20_out;
  wire [3:0]p_2_out;
  wire p_34_out;
  wire p_35_out;
  wire p_36_out;
  wire p_39_out;
  wire p_40_out;
  wire p_53_out;
  wire p_54_out;
  wire p_59_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire ptr_queue_full;
  wire [71:14]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [3:0]s_axis_mm2s_updtptr_tdata;
  wire s_axis_mm2s_updtptr_tlast;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_queue_full;
  wire \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED ;
  wire [32:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED ;
  wire [31:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED ;
  wire [31:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED ;
  wire [31:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED ;
  wire [31:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED ;
  wire [31:0]\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED ;
  wire \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED ;

(* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_MICRO_DMA = "0" *) 
   (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
   (* C_M_AXIS_SG_TDATA_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
   (* C_SG_INCLUDE_DESC_QUEUE = "1" *) 
   (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
   (* C_S_AXIS_UPDPTR_TDATA_WIDTH = "32" *) 
   (* C_S_AXIS_UPDSTS_TDATA_WIDTH = "33" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   DMA_axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.cntrlstrm_fifo_din(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED [32:0]),
        .cntrlstrm_fifo_full(1'b0),
        .cntrlstrm_fifo_wren(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED ),
        .desc_available(p_16_out),
        .desc_fetch_done(p_15_out),
        .desc_fetch_req(p_18_out),
        .desc_update_done(p_12_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_ftch1_desc_available(m_axis_ftch1_desc_available),
        .m_axis_mm2s_ftch_tdata(m_axis_ftch1_tdata),
        .m_axis_mm2s_ftch_tdata_mcdma_new(m_axis_ftch1_tdata_mcdma_new),
        .m_axis_mm2s_ftch_tdata_new(m_axis_ftch1_tdata_new),
        .m_axis_mm2s_ftch_tlast(p_39_out),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .m_axis_mm2s_ftch_tvalid(p_40_out),
        .m_axis_mm2s_ftch_tvalid_new(p_36_out),
        .mm2s_decerr(mm2s_decerr),
        .mm2s_desc_app0(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED [31:0]),
        .mm2s_desc_app1(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED [31:0]),
        .mm2s_desc_app2(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED [31:0]),
        .mm2s_desc_app3(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED [31:0]),
        .mm2s_desc_app4(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED [31:0]),
        .mm2s_desc_baddress(mm2s_desc_baddress),
        .mm2s_desc_blength(mm2s_desc_blength),
        .mm2s_desc_blength_s(mm2s_desc_blength_s),
        .mm2s_desc_blength_v(mm2s_desc_blength_v),
        .mm2s_desc_cmplt(mm2s_desc_cmplt),
        .mm2s_desc_eof(mm2s_desc_eof),
        .mm2s_desc_info(p_0_out),
        .mm2s_desc_sof(mm2s_desc_sof),
        .mm2s_done(p_6_out),
        .mm2s_ftch_stale_desc(p_54_out),
        .mm2s_halt(mm2s_halt),
        .mm2s_interr(mm2s_interr),
        .mm2s_new_curdesc({O2,mm2s_new_curdesc}),
        .mm2s_new_curdesc_wren(mm2s_new_curdesc_wren),
        .mm2s_slverr(mm2s_slverr),
        .mm2s_sts_received(p_7_out),
        .mm2s_sts_received_clr(p_11_out),
        .mm2s_tag(p_2_out),
        .packet_in_progress(p_13_out),
        .s_axis_mm2s_updtptr_tdata({O1,s_axis_mm2s_updtptr_tdata}),
        .s_axis_mm2s_updtptr_tlast(s_axis_mm2s_updtptr_tlast),
        .s_axis_mm2s_updtptr_tready(p_35_out),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tdata(I21[32:0]),
        .s_axis_mm2s_updtsts_tlast(I21[33]),
        .s_axis_mm2s_updtsts_tready(p_34_out),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .updt_pending(p_14_out));
(* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_PRMY_CMDFIFO_DEPTH = "4" *) 
   (* C_SG_INCLUDE_DESC_QUEUE = "1" *) 
   (* C_SG_LENGTH_WIDTH = "14" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   DMA_axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.desc_available(p_16_out),
        .desc_fetch_done(p_15_out),
        .desc_fetch_req(p_18_out),
        .desc_update_done(p_12_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_cache_info(p_0_out),
        .mm2s_cmnd_data(mm2s_cmnd_data),
        .mm2s_cmnd_idle(p_20_out),
        .mm2s_cmnd_pending(p_8_out),
        .mm2s_cmnd_wr(\NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED ),
        .mm2s_desc_baddress(mm2s_desc_baddress),
        .mm2s_desc_blength(mm2s_desc_blength),
        .mm2s_desc_blength_s(mm2s_desc_blength_s),
        .mm2s_desc_blength_v(mm2s_desc_blength_v),
        .mm2s_desc_eof(mm2s_desc_eof),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_desc_sof(mm2s_desc_sof),
        .mm2s_ftch_idle(p_59_out),
        .mm2s_keyhole(O16),
        .mm2s_run_stop(I1),
        .mm2s_stop(mm2s_stop_i),
        .mm2s_sts_idle(p_19_out),
        .packet_in_progress(p_13_out),
        .updt_pending(p_14_out));
(* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_ENABLE_QUEUE = "1" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   DMA_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tdata({1'b0,mm2s_sts_wdata[3:1],1'b0,1'b0,1'b0,mm2s_sts_wdata[0]}),
        .m_axis_mm2s_sts_tkeep(1'b1),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid_int),
        .mm2s_cmnd_data(mm2s_cmnd_data),
        .mm2s_cmnd_pending(p_8_out),
        .mm2s_cmnd_wr(p_36_out),
        .mm2s_decerr(mm2s_decerr),
        .mm2s_desc_cmplt(mm2s_desc_cmplt),
        .mm2s_done(p_6_out),
        .mm2s_err(mm2s_err),
        .mm2s_error(dma_mm2s_error),
        .mm2s_interr(mm2s_interr),
        .mm2s_slverr(mm2s_slverr),
        .mm2s_sts_received(p_7_out),
        .mm2s_sts_received_clr(p_11_out),
        .mm2s_tag(p_2_out),
        .mm2s_tailpntr_enble(1'b1),
        .s_axis_mm2s_cmd_tdata({\n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,\n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS ,s_axis_mm2s_cmd_tdata[71:65],mm2s_cmd_wdata[48:16],s_axis_mm2s_cmd_tdata[31],mm2s_cmd_wdata[15],s_axis_mm2s_cmd_tdata[29:24],mm2s_cmd_wdata[14],s_axis_mm2s_cmd_tdata[22:14],mm2s_cmd_wdata[13:0]}),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid_split));
DMA_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.I1(I1),
        .I2(I2),
        .all_is_idle_d1(all_is_idle_d1),
        .ch1_run_stop_d1(ch1_run_stop_d1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(mm2s_halted_set0));
FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(I2));
LUT3 #(
    .INIT(8'hBF)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3 
       (.I0(mm2s_desc_flush),
        .I1(I1),
        .I2(m_axi_sg_aresetn),
        .O(O3));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(s_axis_mm2s_updtptr_tvalid),
        .I1(ptr_queue_full),
        .O(I18));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(sts_queue_full),
        .O(I20));
LUT4 #(
    .INIT(16'h8000)) 
     \GNE_SYNC_RESET.sft_rst_dly2_i_2 
       (.I0(p_19_out),
        .I1(p_59_out),
        .I2(p_20_out),
        .I3(p_53_out),
        .O(mm2s_all_idle));
endmodule

(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) (* C_SG_INCLUDE_DESC_QUEUE = "1" *) 
(* C_M_AXIS_SG_TDATA_WIDTH = "32" *) (* C_S_AXIS_UPDPTR_TDATA_WIDTH = "32" *) (* C_S_AXIS_UPDSTS_TDATA_WIDTH = "33" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_MICRO_DMA = "0" *) (* C_FAMILY = "virtex7" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "axi_dma_mm2s_sg_if" *) 
module DMA_axi_dma_mm2s_sg_if
   (m_axi_sg_aclk,
    m_axi_sg_aresetn,
    m_axis_mm2s_ftch_tdata,
    m_axis_mm2s_ftch_tvalid,
    m_axis_mm2s_ftch_tready,
    m_axis_mm2s_ftch_tlast,
    m_axis_mm2s_ftch_tdata_new,
    m_axis_mm2s_ftch_tdata_mcdma_new,
    m_axis_mm2s_ftch_tvalid_new,
    m_axis_ftch1_desc_available,
    s_axis_mm2s_updtptr_tdata,
    s_axis_mm2s_updtptr_tvalid,
    s_axis_mm2s_updtptr_tready,
    s_axis_mm2s_updtptr_tlast,
    s_axis_mm2s_updtsts_tdata,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_mm2s_updtsts_tready,
    s_axis_mm2s_updtsts_tlast,
    desc_available,
    desc_fetch_req,
    desc_fetch_done,
    updt_pending,
    packet_in_progress,
    desc_update_done,
    mm2s_sts_received_clr,
    mm2s_sts_received,
    mm2s_ftch_stale_desc,
    mm2s_done,
    mm2s_interr,
    mm2s_slverr,
    mm2s_decerr,
    mm2s_tag,
    mm2s_halt,
    cntrlstrm_fifo_wren,
    cntrlstrm_fifo_din,
    cntrlstrm_fifo_full,
    mm2s_new_curdesc,
    mm2s_new_curdesc_wren,
    mm2s_desc_baddress,
    mm2s_desc_blength,
    mm2s_desc_blength_v,
    mm2s_desc_blength_s,
    mm2s_desc_eof,
    mm2s_desc_sof,
    mm2s_desc_cmplt,
    mm2s_desc_info,
    mm2s_desc_app0,
    mm2s_desc_app1,
    mm2s_desc_app2,
    mm2s_desc_app3,
    mm2s_desc_app4);
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input [31:0]m_axis_mm2s_ftch_tdata;
  input m_axis_mm2s_ftch_tvalid;
  output m_axis_mm2s_ftch_tready;
  input m_axis_mm2s_ftch_tlast;
  input [96:0]m_axis_mm2s_ftch_tdata_new;
  input [63:0]m_axis_mm2s_ftch_tdata_mcdma_new;
  input m_axis_mm2s_ftch_tvalid_new;
  input m_axis_ftch1_desc_available;
  output [31:0]s_axis_mm2s_updtptr_tdata;
  output s_axis_mm2s_updtptr_tvalid;
  input s_axis_mm2s_updtptr_tready;
  output s_axis_mm2s_updtptr_tlast;
  output [32:0]s_axis_mm2s_updtsts_tdata;
  output s_axis_mm2s_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tready;
  output s_axis_mm2s_updtsts_tlast;
  output desc_available;
  input desc_fetch_req;
  output desc_fetch_done;
  output updt_pending;
  output packet_in_progress;
  output desc_update_done;
  output mm2s_sts_received_clr;
  input mm2s_sts_received;
  input mm2s_ftch_stale_desc;
  input mm2s_done;
  input mm2s_interr;
  input mm2s_slverr;
  input mm2s_decerr;
  input [3:0]mm2s_tag;
  input mm2s_halt;
  output cntrlstrm_fifo_wren;
  output [32:0]cntrlstrm_fifo_din;
  input cntrlstrm_fifo_full;
  output [31:0]mm2s_new_curdesc;
  output mm2s_new_curdesc_wren;
  output [31:0]mm2s_desc_baddress;
  output [22:0]mm2s_desc_blength;
  output [22:0]mm2s_desc_blength_v;
  output [22:0]mm2s_desc_blength_s;
  output mm2s_desc_eof;
  output mm2s_desc_sof;
  output mm2s_desc_cmplt;
  output [31:0]mm2s_desc_info;
  output [31:0]mm2s_desc_app0;
  output [31:0]mm2s_desc_app1;
  output [31:0]mm2s_desc_app2;
  output [31:0]mm2s_desc_app3;
  output [31:0]mm2s_desc_app4;

  wire \<const0> ;
  wire [4:4]\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in ;
  wire desc_fetch_req;
  wire desc_update_done;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch1_desc_available;
  wire [96:0]m_axis_mm2s_ftch_tdata_new;
  wire m_axis_mm2s_ftch_tready;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_decerr;
  wire mm2s_halt;
  wire mm2s_interr;
  wire mm2s_slverr;
  wire mm2s_sts_received;
  wire mm2s_sts_received_clr;
  wire [3:0]mm2s_tag;
  wire n_0_30;
  wire n_0_31;
  wire n_0_packet_in_progress_i_1;
  wire n_0_updt_data_i_1;
  wire \n_0_updt_desc_reg0[31]_i_2 ;
  wire \n_0_updt_desc_reg0[32]_i_1 ;
  wire \n_0_updt_desc_reg2[31]_i_1 ;
  wire \n_0_updt_desc_reg2[32]_i_1 ;
  wire \n_0_updt_desc_reg2[33]_i_1 ;
  wire n_0_updt_sts_i_1;
  wire [0:22]p_0_out;
  wire packet_in_progress;
  wire [31:4]\^s_axis_mm2s_updtptr_tdata ;
  wire s_axis_mm2s_updtptr_tready;
  wire s_axis_mm2s_updtptr_tvalid;
  wire [32:0]\^s_axis_mm2s_updtsts_tdata ;
  wire s_axis_mm2s_updtsts_tlast;
  wire s_axis_mm2s_updtsts_tready;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_received_d1;
  wire [33:33]updt_desc_reg2;
  wire updt_pending;
  wire updtptr_tlast;
  wire xb_fifo_reset;

  assign cntrlstrm_fifo_din[32] = \<const0> ;
  assign cntrlstrm_fifo_din[31] = \<const0> ;
  assign cntrlstrm_fifo_din[30] = \<const0> ;
  assign cntrlstrm_fifo_din[29] = \<const0> ;
  assign cntrlstrm_fifo_din[28] = \<const0> ;
  assign cntrlstrm_fifo_din[27] = \<const0> ;
  assign cntrlstrm_fifo_din[26] = \<const0> ;
  assign cntrlstrm_fifo_din[25] = \<const0> ;
  assign cntrlstrm_fifo_din[24] = \<const0> ;
  assign cntrlstrm_fifo_din[23] = \<const0> ;
  assign cntrlstrm_fifo_din[22] = \<const0> ;
  assign cntrlstrm_fifo_din[21] = \<const0> ;
  assign cntrlstrm_fifo_din[20] = \<const0> ;
  assign cntrlstrm_fifo_din[19] = \<const0> ;
  assign cntrlstrm_fifo_din[18] = \<const0> ;
  assign cntrlstrm_fifo_din[17] = \<const0> ;
  assign cntrlstrm_fifo_din[16] = \<const0> ;
  assign cntrlstrm_fifo_din[15] = \<const0> ;
  assign cntrlstrm_fifo_din[14] = \<const0> ;
  assign cntrlstrm_fifo_din[13] = \<const0> ;
  assign cntrlstrm_fifo_din[12] = \<const0> ;
  assign cntrlstrm_fifo_din[11] = \<const0> ;
  assign cntrlstrm_fifo_din[10] = \<const0> ;
  assign cntrlstrm_fifo_din[9] = \<const0> ;
  assign cntrlstrm_fifo_din[8] = \<const0> ;
  assign cntrlstrm_fifo_din[7] = \<const0> ;
  assign cntrlstrm_fifo_din[6] = \<const0> ;
  assign cntrlstrm_fifo_din[5] = \<const0> ;
  assign cntrlstrm_fifo_din[4] = \<const0> ;
  assign cntrlstrm_fifo_din[3] = \<const0> ;
  assign cntrlstrm_fifo_din[2] = \<const0> ;
  assign cntrlstrm_fifo_din[1] = \<const0> ;
  assign cntrlstrm_fifo_din[0] = \<const0> ;
  assign cntrlstrm_fifo_wren = \<const0> ;
  assign desc_available = m_axis_ftch1_desc_available;
  assign desc_fetch_done = \<const0> ;
  assign mm2s_desc_app0[31] = \<const0> ;
  assign mm2s_desc_app0[30] = \<const0> ;
  assign mm2s_desc_app0[29] = \<const0> ;
  assign mm2s_desc_app0[28] = \<const0> ;
  assign mm2s_desc_app0[27] = \<const0> ;
  assign mm2s_desc_app0[26] = \<const0> ;
  assign mm2s_desc_app0[25] = \<const0> ;
  assign mm2s_desc_app0[24] = \<const0> ;
  assign mm2s_desc_app0[23] = \<const0> ;
  assign mm2s_desc_app0[22] = \<const0> ;
  assign mm2s_desc_app0[21] = \<const0> ;
  assign mm2s_desc_app0[20] = \<const0> ;
  assign mm2s_desc_app0[19] = \<const0> ;
  assign mm2s_desc_app0[18] = \<const0> ;
  assign mm2s_desc_app0[17] = \<const0> ;
  assign mm2s_desc_app0[16] = \<const0> ;
  assign mm2s_desc_app0[15] = \<const0> ;
  assign mm2s_desc_app0[14] = \<const0> ;
  assign mm2s_desc_app0[13] = \<const0> ;
  assign mm2s_desc_app0[12] = \<const0> ;
  assign mm2s_desc_app0[11] = \<const0> ;
  assign mm2s_desc_app0[10] = \<const0> ;
  assign mm2s_desc_app0[9] = \<const0> ;
  assign mm2s_desc_app0[8] = \<const0> ;
  assign mm2s_desc_app0[7] = \<const0> ;
  assign mm2s_desc_app0[6] = \<const0> ;
  assign mm2s_desc_app0[5] = \<const0> ;
  assign mm2s_desc_app0[4] = \<const0> ;
  assign mm2s_desc_app0[3] = \<const0> ;
  assign mm2s_desc_app0[2] = \<const0> ;
  assign mm2s_desc_app0[1] = \<const0> ;
  assign mm2s_desc_app0[0] = \<const0> ;
  assign mm2s_desc_app1[31] = \<const0> ;
  assign mm2s_desc_app1[30] = \<const0> ;
  assign mm2s_desc_app1[29] = \<const0> ;
  assign mm2s_desc_app1[28] = \<const0> ;
  assign mm2s_desc_app1[27] = \<const0> ;
  assign mm2s_desc_app1[26] = \<const0> ;
  assign mm2s_desc_app1[25] = \<const0> ;
  assign mm2s_desc_app1[24] = \<const0> ;
  assign mm2s_desc_app1[23] = \<const0> ;
  assign mm2s_desc_app1[22] = \<const0> ;
  assign mm2s_desc_app1[21] = \<const0> ;
  assign mm2s_desc_app1[20] = \<const0> ;
  assign mm2s_desc_app1[19] = \<const0> ;
  assign mm2s_desc_app1[18] = \<const0> ;
  assign mm2s_desc_app1[17] = \<const0> ;
  assign mm2s_desc_app1[16] = \<const0> ;
  assign mm2s_desc_app1[15] = \<const0> ;
  assign mm2s_desc_app1[14] = \<const0> ;
  assign mm2s_desc_app1[13] = \<const0> ;
  assign mm2s_desc_app1[12] = \<const0> ;
  assign mm2s_desc_app1[11] = \<const0> ;
  assign mm2s_desc_app1[10] = \<const0> ;
  assign mm2s_desc_app1[9] = \<const0> ;
  assign mm2s_desc_app1[8] = \<const0> ;
  assign mm2s_desc_app1[7] = \<const0> ;
  assign mm2s_desc_app1[6] = \<const0> ;
  assign mm2s_desc_app1[5] = \<const0> ;
  assign mm2s_desc_app1[4] = \<const0> ;
  assign mm2s_desc_app1[3] = \<const0> ;
  assign mm2s_desc_app1[2] = \<const0> ;
  assign mm2s_desc_app1[1] = \<const0> ;
  assign mm2s_desc_app1[0] = \<const0> ;
  assign mm2s_desc_app2[31] = \<const0> ;
  assign mm2s_desc_app2[30] = \<const0> ;
  assign mm2s_desc_app2[29] = \<const0> ;
  assign mm2s_desc_app2[28] = \<const0> ;
  assign mm2s_desc_app2[27] = \<const0> ;
  assign mm2s_desc_app2[26] = \<const0> ;
  assign mm2s_desc_app2[25] = \<const0> ;
  assign mm2s_desc_app2[24] = \<const0> ;
  assign mm2s_desc_app2[23] = \<const0> ;
  assign mm2s_desc_app2[22] = \<const0> ;
  assign mm2s_desc_app2[21] = \<const0> ;
  assign mm2s_desc_app2[20] = \<const0> ;
  assign mm2s_desc_app2[19] = \<const0> ;
  assign mm2s_desc_app2[18] = \<const0> ;
  assign mm2s_desc_app2[17] = \<const0> ;
  assign mm2s_desc_app2[16] = \<const0> ;
  assign mm2s_desc_app2[15] = \<const0> ;
  assign mm2s_desc_app2[14] = \<const0> ;
  assign mm2s_desc_app2[13] = \<const0> ;
  assign mm2s_desc_app2[12] = \<const0> ;
  assign mm2s_desc_app2[11] = \<const0> ;
  assign mm2s_desc_app2[10] = \<const0> ;
  assign mm2s_desc_app2[9] = \<const0> ;
  assign mm2s_desc_app2[8] = \<const0> ;
  assign mm2s_desc_app2[7] = \<const0> ;
  assign mm2s_desc_app2[6] = \<const0> ;
  assign mm2s_desc_app2[5] = \<const0> ;
  assign mm2s_desc_app2[4] = \<const0> ;
  assign mm2s_desc_app2[3] = \<const0> ;
  assign mm2s_desc_app2[2] = \<const0> ;
  assign mm2s_desc_app2[1] = \<const0> ;
  assign mm2s_desc_app2[0] = \<const0> ;
  assign mm2s_desc_app3[31] = \<const0> ;
  assign mm2s_desc_app3[30] = \<const0> ;
  assign mm2s_desc_app3[29] = \<const0> ;
  assign mm2s_desc_app3[28] = \<const0> ;
  assign mm2s_desc_app3[27] = \<const0> ;
  assign mm2s_desc_app3[26] = \<const0> ;
  assign mm2s_desc_app3[25] = \<const0> ;
  assign mm2s_desc_app3[24] = \<const0> ;
  assign mm2s_desc_app3[23] = \<const0> ;
  assign mm2s_desc_app3[22] = \<const0> ;
  assign mm2s_desc_app3[21] = \<const0> ;
  assign mm2s_desc_app3[20] = \<const0> ;
  assign mm2s_desc_app3[19] = \<const0> ;
  assign mm2s_desc_app3[18] = \<const0> ;
  assign mm2s_desc_app3[17] = \<const0> ;
  assign mm2s_desc_app3[16] = \<const0> ;
  assign mm2s_desc_app3[15] = \<const0> ;
  assign mm2s_desc_app3[14] = \<const0> ;
  assign mm2s_desc_app3[13] = \<const0> ;
  assign mm2s_desc_app3[12] = \<const0> ;
  assign mm2s_desc_app3[11] = \<const0> ;
  assign mm2s_desc_app3[10] = \<const0> ;
  assign mm2s_desc_app3[9] = \<const0> ;
  assign mm2s_desc_app3[8] = \<const0> ;
  assign mm2s_desc_app3[7] = \<const0> ;
  assign mm2s_desc_app3[6] = \<const0> ;
  assign mm2s_desc_app3[5] = \<const0> ;
  assign mm2s_desc_app3[4] = \<const0> ;
  assign mm2s_desc_app3[3] = \<const0> ;
  assign mm2s_desc_app3[2] = \<const0> ;
  assign mm2s_desc_app3[1] = \<const0> ;
  assign mm2s_desc_app3[0] = \<const0> ;
  assign mm2s_desc_app4[31] = \<const0> ;
  assign mm2s_desc_app4[30] = \<const0> ;
  assign mm2s_desc_app4[29] = \<const0> ;
  assign mm2s_desc_app4[28] = \<const0> ;
  assign mm2s_desc_app4[27] = \<const0> ;
  assign mm2s_desc_app4[26] = \<const0> ;
  assign mm2s_desc_app4[25] = \<const0> ;
  assign mm2s_desc_app4[24] = \<const0> ;
  assign mm2s_desc_app4[23] = \<const0> ;
  assign mm2s_desc_app4[22] = \<const0> ;
  assign mm2s_desc_app4[21] = \<const0> ;
  assign mm2s_desc_app4[20] = \<const0> ;
  assign mm2s_desc_app4[19] = \<const0> ;
  assign mm2s_desc_app4[18] = \<const0> ;
  assign mm2s_desc_app4[17] = \<const0> ;
  assign mm2s_desc_app4[16] = \<const0> ;
  assign mm2s_desc_app4[15] = \<const0> ;
  assign mm2s_desc_app4[14] = \<const0> ;
  assign mm2s_desc_app4[13] = \<const0> ;
  assign mm2s_desc_app4[12] = \<const0> ;
  assign mm2s_desc_app4[11] = \<const0> ;
  assign mm2s_desc_app4[10] = \<const0> ;
  assign mm2s_desc_app4[9] = \<const0> ;
  assign mm2s_desc_app4[8] = \<const0> ;
  assign mm2s_desc_app4[7] = \<const0> ;
  assign mm2s_desc_app4[6] = \<const0> ;
  assign mm2s_desc_app4[5] = \<const0> ;
  assign mm2s_desc_app4[4] = \<const0> ;
  assign mm2s_desc_app4[3] = \<const0> ;
  assign mm2s_desc_app4[2] = \<const0> ;
  assign mm2s_desc_app4[1] = \<const0> ;
  assign mm2s_desc_app4[0] = \<const0> ;
  assign mm2s_desc_baddress[31:0] = m_axis_mm2s_ftch_tdata_new[31:0];
  assign mm2s_desc_blength[22] = \<const0> ;
  assign mm2s_desc_blength[21] = \<const0> ;
  assign mm2s_desc_blength[20] = \<const0> ;
  assign mm2s_desc_blength[19] = \<const0> ;
  assign mm2s_desc_blength[18] = \<const0> ;
  assign mm2s_desc_blength[17] = \<const0> ;
  assign mm2s_desc_blength[16] = \<const0> ;
  assign mm2s_desc_blength[15] = \<const0> ;
  assign mm2s_desc_blength[14] = \<const0> ;
  assign mm2s_desc_blength[13:0] = m_axis_mm2s_ftch_tdata_new[45:32];
  assign mm2s_desc_blength_s[22] = \<const0> ;
  assign mm2s_desc_blength_s[21] = \<const0> ;
  assign mm2s_desc_blength_s[20] = \<const0> ;
  assign mm2s_desc_blength_s[19] = \<const0> ;
  assign mm2s_desc_blength_s[18] = \<const0> ;
  assign mm2s_desc_blength_s[17] = \<const0> ;
  assign mm2s_desc_blength_s[16] = \<const0> ;
  assign mm2s_desc_blength_s[15] = \<const0> ;
  assign mm2s_desc_blength_s[14] = \<const0> ;
  assign mm2s_desc_blength_s[13] = \<const0> ;
  assign mm2s_desc_blength_s[12] = \<const0> ;
  assign mm2s_desc_blength_s[11] = \<const0> ;
  assign mm2s_desc_blength_s[10] = \<const0> ;
  assign mm2s_desc_blength_s[9] = \<const0> ;
  assign mm2s_desc_blength_s[8] = \<const0> ;
  assign mm2s_desc_blength_s[7] = \<const0> ;
  assign mm2s_desc_blength_s[6] = \<const0> ;
  assign mm2s_desc_blength_s[5] = \<const0> ;
  assign mm2s_desc_blength_s[4] = \<const0> ;
  assign mm2s_desc_blength_s[3] = \<const0> ;
  assign mm2s_desc_blength_s[2] = \<const0> ;
  assign mm2s_desc_blength_s[1] = \<const0> ;
  assign mm2s_desc_blength_s[0] = \<const0> ;
  assign mm2s_desc_blength_v[22] = \<const0> ;
  assign mm2s_desc_blength_v[21] = \<const0> ;
  assign mm2s_desc_blength_v[20] = \<const0> ;
  assign mm2s_desc_blength_v[19] = \<const0> ;
  assign mm2s_desc_blength_v[18] = \<const0> ;
  assign mm2s_desc_blength_v[17] = \<const0> ;
  assign mm2s_desc_blength_v[16] = \<const0> ;
  assign mm2s_desc_blength_v[15] = \<const0> ;
  assign mm2s_desc_blength_v[14] = \<const0> ;
  assign mm2s_desc_blength_v[13] = \<const0> ;
  assign mm2s_desc_blength_v[12] = \<const0> ;
  assign mm2s_desc_blength_v[11] = \<const0> ;
  assign mm2s_desc_blength_v[10] = \<const0> ;
  assign mm2s_desc_blength_v[9] = \<const0> ;
  assign mm2s_desc_blength_v[8] = \<const0> ;
  assign mm2s_desc_blength_v[7] = \<const0> ;
  assign mm2s_desc_blength_v[6] = \<const0> ;
  assign mm2s_desc_blength_v[5] = \<const0> ;
  assign mm2s_desc_blength_v[4] = \<const0> ;
  assign mm2s_desc_blength_v[3] = \<const0> ;
  assign mm2s_desc_blength_v[2] = \<const0> ;
  assign mm2s_desc_blength_v[1] = \<const0> ;
  assign mm2s_desc_blength_v[0] = \<const0> ;
  assign mm2s_desc_cmplt = m_axis_mm2s_ftch_tdata_new[64];
  assign mm2s_desc_eof = m_axis_mm2s_ftch_tdata_new[58];
  assign mm2s_desc_info[31] = \<const0> ;
  assign mm2s_desc_info[30] = \<const0> ;
  assign mm2s_desc_info[29] = \<const0> ;
  assign mm2s_desc_info[28] = \<const0> ;
  assign mm2s_desc_info[27] = \<const0> ;
  assign mm2s_desc_info[26] = \<const0> ;
  assign mm2s_desc_info[25] = \<const0> ;
  assign mm2s_desc_info[24] = \<const0> ;
  assign mm2s_desc_info[23] = \<const0> ;
  assign mm2s_desc_info[22] = \<const0> ;
  assign mm2s_desc_info[21] = \<const0> ;
  assign mm2s_desc_info[20] = \<const0> ;
  assign mm2s_desc_info[19] = \<const0> ;
  assign mm2s_desc_info[18] = \<const0> ;
  assign mm2s_desc_info[17] = \<const0> ;
  assign mm2s_desc_info[16] = \<const0> ;
  assign mm2s_desc_info[15] = \<const0> ;
  assign mm2s_desc_info[14] = \<const0> ;
  assign mm2s_desc_info[13] = \<const0> ;
  assign mm2s_desc_info[12] = \<const0> ;
  assign mm2s_desc_info[11] = \<const0> ;
  assign mm2s_desc_info[10] = \<const0> ;
  assign mm2s_desc_info[9] = \<const0> ;
  assign mm2s_desc_info[8] = \<const0> ;
  assign mm2s_desc_info[7] = \<const0> ;
  assign mm2s_desc_info[6] = \<const0> ;
  assign mm2s_desc_info[5] = \<const0> ;
  assign mm2s_desc_info[4] = \<const0> ;
  assign mm2s_desc_info[3] = \<const0> ;
  assign mm2s_desc_info[2] = \<const0> ;
  assign mm2s_desc_info[1] = \<const0> ;
  assign mm2s_desc_info[0] = \<const0> ;
  assign mm2s_desc_sof = m_axis_mm2s_ftch_tdata_new[59];
  assign mm2s_new_curdesc[31:6] = m_axis_mm2s_ftch_tdata_new[96:71];
  assign mm2s_new_curdesc[5] = \<const0> ;
  assign mm2s_new_curdesc[4] = \<const0> ;
  assign mm2s_new_curdesc[3] = \<const0> ;
  assign mm2s_new_curdesc[2] = \<const0> ;
  assign mm2s_new_curdesc[1] = \<const0> ;
  assign mm2s_new_curdesc[0] = \<const0> ;
  assign mm2s_new_curdesc_wren = m_axis_mm2s_ftch_tvalid_new;
  assign s_axis_mm2s_updtptr_tdata[31:4] = \^s_axis_mm2s_updtptr_tdata [31:4];
  assign s_axis_mm2s_updtptr_tdata[3] = \<const0> ;
  assign s_axis_mm2s_updtptr_tdata[2] = \<const0> ;
  assign s_axis_mm2s_updtptr_tdata[1] = \<const0> ;
  assign s_axis_mm2s_updtptr_tdata[0] = \<const0> ;
  assign s_axis_mm2s_updtptr_tlast = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[32:28] = \^s_axis_mm2s_updtsts_tdata [32:28];
  assign s_axis_mm2s_updtsts_tdata[27] = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[26] = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[25] = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[24] = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[23] = \<const0> ;
  assign s_axis_mm2s_updtsts_tdata[22:0] = \^s_axis_mm2s_updtsts_tdata [22:0];
DMA_srl_fifo_f__parameterized1 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.I1(s_axis_mm2s_updtptr_tvalid),
        .desc_fetch_req(desc_fetch_req),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_ftch_tdata_new(m_axis_mm2s_ftch_tdata_new[54:32]),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_halt(mm2s_halt),
        .mm2s_sts_received(mm2s_sts_received),
        .out({p_0_out[0],p_0_out[1],p_0_out[2],p_0_out[3],p_0_out[4],p_0_out[5],p_0_out[6],p_0_out[7],p_0_out[8],p_0_out[9],p_0_out[10],p_0_out[11],p_0_out[12],p_0_out[13],p_0_out[14],p_0_out[15],p_0_out[16],p_0_out[17],p_0_out[18],p_0_out[19],p_0_out[20],p_0_out[21],p_0_out[22]}),
        .p_0_in(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in ),
        .sts_received_d1(sts_received_d1),
        .updt_pending(updt_pending),
        .xb_fifo_reset(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_sts_received),
        .Q(sts_received_d1),
        .R(xb_fifo_reset));
GND GND
       (.G(\<const0> ));
FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_sts_received_clr),
        .Q(desc_update_done),
        .R(xb_fifo_reset));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT1 #(
    .INIT(2'h1)) 
     i_30
       (.I0(m_axi_sg_aresetn),
        .O(n_0_30));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT1 #(
    .INIT(2'h1)) 
     i_31
       (.I0(m_axi_sg_aresetn),
        .O(n_0_31));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'h80)) 
     mm2s_sts_received_clr_INST_0
       (.I0(s_axis_mm2s_updtsts_tready),
        .I1(updt_desc_reg2),
        .I2(s_axis_mm2s_updtsts_tvalid),
        .O(mm2s_sts_received_clr));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'h00A0E0A0)) 
     packet_in_progress_i_1
       (.I0(packet_in_progress),
        .I1(m_axis_mm2s_ftch_tdata_new[59]),
        .I2(m_axi_sg_aresetn),
        .I3(m_axis_mm2s_ftch_tvalid_new),
        .I4(m_axis_mm2s_ftch_tdata_new[58]),
        .O(n_0_packet_in_progress_i_1));
FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_packet_in_progress_i_1),
        .Q(packet_in_progress),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     s_axis_mm2s_updtsts_tlast_INST_0
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(updt_desc_reg2),
        .O(s_axis_mm2s_updtsts_tlast));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h08C8C8C8)) 
     updt_data_i_1
       (.I0(m_axis_mm2s_ftch_tvalid_new),
        .I1(m_axi_sg_aresetn),
        .I2(s_axis_mm2s_updtptr_tvalid),
        .I3(s_axis_mm2s_updtptr_tready),
        .I4(updtptr_tlast),
        .O(n_0_updt_data_i_1));
FDRE #(
    .INIT(1'b0)) 
     updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_data_i_1),
        .Q(s_axis_mm2s_updtptr_tvalid),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \updt_desc_reg0[31]_i_2 
       (.I0(m_axis_mm2s_ftch_tvalid_new),
        .I1(m_axi_sg_aresetn),
        .O(\n_0_updt_desc_reg0[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hC8)) 
     \updt_desc_reg0[32]_i_1 
       (.I0(m_axis_mm2s_ftch_tvalid_new),
        .I1(m_axi_sg_aresetn),
        .I2(updtptr_tlast),
        .O(\n_0_updt_desc_reg0[32]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[75]),
        .Q(\^s_axis_mm2s_updtptr_tdata [10]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[76]),
        .Q(\^s_axis_mm2s_updtptr_tdata [11]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[77]),
        .Q(\^s_axis_mm2s_updtptr_tdata [12]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[78]),
        .Q(\^s_axis_mm2s_updtptr_tdata [13]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[79]),
        .Q(\^s_axis_mm2s_updtptr_tdata [14]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[80]),
        .Q(\^s_axis_mm2s_updtptr_tdata [15]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[81]),
        .Q(\^s_axis_mm2s_updtptr_tdata [16]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[82]),
        .Q(\^s_axis_mm2s_updtptr_tdata [17]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[83]),
        .Q(\^s_axis_mm2s_updtptr_tdata [18]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[84]),
        .Q(\^s_axis_mm2s_updtptr_tdata [19]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[85]),
        .Q(\^s_axis_mm2s_updtptr_tdata [20]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[86]),
        .Q(\^s_axis_mm2s_updtptr_tdata [21]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[87]),
        .Q(\^s_axis_mm2s_updtptr_tdata [22]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[88]),
        .Q(\^s_axis_mm2s_updtptr_tdata [23]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[89]),
        .Q(\^s_axis_mm2s_updtptr_tdata [24]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[90]),
        .Q(\^s_axis_mm2s_updtptr_tdata [25]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[91]),
        .Q(\^s_axis_mm2s_updtptr_tdata [26]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[92]),
        .Q(\^s_axis_mm2s_updtptr_tdata [27]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[93]),
        .Q(\^s_axis_mm2s_updtptr_tdata [28]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[94]),
        .Q(\^s_axis_mm2s_updtptr_tdata [29]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[95]),
        .Q(\^s_axis_mm2s_updtptr_tdata [30]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[96]),
        .Q(\^s_axis_mm2s_updtptr_tdata [31]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_desc_reg0[32]_i_1 ),
        .Q(updtptr_tlast),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[69]),
        .Q(\^s_axis_mm2s_updtptr_tdata [4]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[70]),
        .Q(\^s_axis_mm2s_updtptr_tdata [5]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[71]),
        .Q(\^s_axis_mm2s_updtptr_tdata [6]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[72]),
        .Q(\^s_axis_mm2s_updtptr_tdata [7]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[73]),
        .Q(\^s_axis_mm2s_updtptr_tdata [8]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg0[31]_i_2 ),
        .D(m_axis_mm2s_ftch_tdata_new[74]),
        .Q(\^s_axis_mm2s_updtptr_tdata [9]),
        .R(xb_fifo_reset));
LUT5 #(
    .INIT(32'hFF001000)) 
     \updt_desc_reg2[31]_i_1 
       (.I0(sts_received_d1),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(m_axi_sg_aresetn),
        .I4(\^s_axis_mm2s_updtsts_tdata [31]),
        .O(\n_0_updt_desc_reg2[31]_i_1 ));
LUT4 #(
    .INIT(16'h10FF)) 
     \updt_desc_reg2[32]_i_1 
       (.I0(sts_received_d1),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(m_axi_sg_aresetn),
        .O(\n_0_updt_desc_reg2[32]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'hFF001000)) 
     \updt_desc_reg2[33]_i_1 
       (.I0(sts_received_d1),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(m_axi_sg_aresetn),
        .I4(updt_desc_reg2),
        .O(\n_0_updt_desc_reg2[33]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[22]),
        .Q(\^s_axis_mm2s_updtsts_tdata [0]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[12]),
        .Q(\^s_axis_mm2s_updtsts_tdata [10]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[11]),
        .Q(\^s_axis_mm2s_updtsts_tdata [11]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[10]),
        .Q(\^s_axis_mm2s_updtsts_tdata [12]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[9]),
        .Q(\^s_axis_mm2s_updtsts_tdata [13]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[8]),
        .Q(\^s_axis_mm2s_updtsts_tdata [14]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[7]),
        .Q(\^s_axis_mm2s_updtsts_tdata [15]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[6]),
        .Q(\^s_axis_mm2s_updtsts_tdata [16]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[5]),
        .Q(\^s_axis_mm2s_updtsts_tdata [17]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[4]),
        .Q(\^s_axis_mm2s_updtsts_tdata [18]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[3]),
        .Q(\^s_axis_mm2s_updtsts_tdata [19]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[21]),
        .Q(\^s_axis_mm2s_updtsts_tdata [1]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[2]),
        .Q(\^s_axis_mm2s_updtsts_tdata [20]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[1]),
        .Q(\^s_axis_mm2s_updtsts_tdata [21]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[0]),
        .Q(\^s_axis_mm2s_updtsts_tdata [22]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(mm2s_interr),
        .Q(\^s_axis_mm2s_updtsts_tdata [28]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(mm2s_slverr),
        .Q(\^s_axis_mm2s_updtsts_tdata [29]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[20]),
        .Q(\^s_axis_mm2s_updtsts_tdata [2]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(mm2s_decerr),
        .Q(\^s_axis_mm2s_updtsts_tdata [30]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_desc_reg2[31]_i_1 ),
        .Q(\^s_axis_mm2s_updtsts_tdata [31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(mm2s_tag[0]),
        .Q(\^s_axis_mm2s_updtsts_tdata [32]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_desc_reg2[33]_i_1 ),
        .Q(updt_desc_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[19]),
        .Q(\^s_axis_mm2s_updtsts_tdata [3]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[18]),
        .Q(\^s_axis_mm2s_updtsts_tdata [4]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[17]),
        .Q(\^s_axis_mm2s_updtsts_tdata [5]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[16]),
        .Q(\^s_axis_mm2s_updtsts_tdata [6]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[15]),
        .Q(\^s_axis_mm2s_updtsts_tdata [7]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[14]),
        .Q(\^s_axis_mm2s_updtsts_tdata [8]),
        .R(xb_fifo_reset));
FDRE #(
    .INIT(1'b0)) 
     \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_updt_desc_reg2[32]_i_1 ),
        .D(p_0_out[13]),
        .Q(\^s_axis_mm2s_updtsts_tdata [9]),
        .R(xb_fifo_reset));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h0CCC8888)) 
     updt_sts_i_1
       (.I0(\I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in ),
        .I1(m_axi_sg_aresetn),
        .I2(s_axis_mm2s_updtsts_tready),
        .I3(updt_desc_reg2),
        .I4(s_axis_mm2s_updtsts_tvalid),
        .O(n_0_updt_sts_i_1));
FDRE #(
    .INIT(1'b0)) 
     updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_sts_i_1),
        .Q(s_axis_mm2s_updtsts_tvalid),
        .R(\<const0> ));
endmodule

(* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_SG_LENGTH_WIDTH = "14" *) (* C_SG_INCLUDE_DESC_QUEUE = "1" *) 
(* C_PRMY_CMDFIFO_DEPTH = "4" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ORIG_REF_NAME = "axi_dma_mm2s_sm" *) 
module DMA_axi_dma_mm2s_sm
   (m_axi_sg_aclk,
    m_axi_sg_aresetn,
    mm2s_run_stop,
    mm2s_keyhole,
    mm2s_ftch_idle,
    mm2s_stop,
    mm2s_cmnd_idle,
    mm2s_sts_idle,
    mm2s_desc_flush,
    desc_available,
    desc_fetch_req,
    desc_fetch_done,
    desc_update_done,
    updt_pending,
    packet_in_progress,
    mm2s_cmnd_wr,
    mm2s_cmnd_data,
    mm2s_cmnd_pending,
    mm2s_cache_info,
    mm2s_desc_baddress,
    mm2s_desc_blength,
    mm2s_desc_blength_v,
    mm2s_desc_blength_s,
    mm2s_desc_eof,
    mm2s_desc_sof);
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input mm2s_run_stop;
  input mm2s_keyhole;
  input mm2s_ftch_idle;
  input mm2s_stop;
  output mm2s_cmnd_idle;
  output mm2s_sts_idle;
  output mm2s_desc_flush;
  input desc_available;
  output desc_fetch_req;
  input desc_fetch_done;
  input desc_update_done;
  input updt_pending;
  input packet_in_progress;
  output mm2s_cmnd_wr;
  output [149:0]mm2s_cmnd_data;
  input mm2s_cmnd_pending;
  input [31:0]mm2s_cache_info;
  input [31:0]mm2s_desc_baddress;
  input [22:0]mm2s_desc_blength;
  input [22:0]mm2s_desc_blength_v;
  input [22:0]mm2s_desc_blength_s;
  input mm2s_desc_eof;
  input mm2s_desc_sof;

  wire \<const0> ;
  wire [3:0]cmnds_queued_shift;
  wire desc_available;
  wire desc_fetch_req;
  wire desc_update_done;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]mm2s_cache_info;
  wire [23:23]\^mm2s_cmnd_data ;
  wire mm2s_cmnd_idle;
  wire mm2s_cmnd_pending;
(* MARK_DEBUG *)   wire mm2s_cmnd_wr_i;
  wire [31:0]mm2s_desc_baddress;
  wire [22:0]mm2s_desc_blength;
  wire [22:0]mm2s_desc_blength_s;
  wire [22:0]mm2s_desc_blength_v;
  wire mm2s_desc_eof;
  wire mm2s_desc_flush;
  wire mm2s_desc_sof;
  wire mm2s_keyhole;
  wire mm2s_ns0;
  wire mm2s_run_stop;
  wire mm2s_stop;
  wire mm2s_sts_idle;
  wire \n_0_FSM_sequential_mm2s_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_mm2s_cs[0]_i_2 ;
  wire \n_0_FSM_sequential_mm2s_cs[1]_i_1 ;
  wire \n_0_FSM_sequential_mm2s_cs[1]_i_3 ;
  wire \n_0_FSM_sequential_mm2s_cs[1]_i_4 ;
  wire \n_0_FSM_sequential_mm2s_cs[1]_i_5 ;
  wire \n_0_FSM_sequential_mm2s_cs[2]_i_1 ;
  wire \n_0_FSM_sequential_mm2s_cs[2]_i_2 ;
  wire \n_0_FSM_sequential_mm2s_cs[2]_i_4 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_mm2s_cs_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_mm2s_cs_reg[1] ;
  wire \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_mm2s_cs_reg[2] ;
  wire \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 ;
  wire \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ;
  wire \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ;
  wire n_0_mm2s_cmnd_idle_INST_0_i_1;
  wire n_0_mm2s_cmnd_idle_INST_0_i_2;
  wire packet_in_progress;
  wire updt_pending;

  assign mm2s_cmnd_data[149:118] = mm2s_cache_info;
  assign mm2s_cmnd_data[117:95] = mm2s_desc_blength_v;
  assign mm2s_cmnd_data[94:72] = mm2s_desc_blength_s;
  assign mm2s_cmnd_data[71] = \<const0> ;
  assign mm2s_cmnd_data[70] = \<const0> ;
  assign mm2s_cmnd_data[69] = \<const0> ;
  assign mm2s_cmnd_data[68] = \<const0> ;
  assign mm2s_cmnd_data[67] = \<const0> ;
  assign mm2s_cmnd_data[66] = \<const0> ;
  assign mm2s_cmnd_data[65] = mm2s_desc_eof;
  assign mm2s_cmnd_data[64] = mm2s_desc_eof;
  assign mm2s_cmnd_data[63:32] = mm2s_desc_baddress;
  assign mm2s_cmnd_data[31] = mm2s_desc_sof;
  assign mm2s_cmnd_data[30] = mm2s_desc_eof;
  assign mm2s_cmnd_data[29] = \<const0> ;
  assign mm2s_cmnd_data[28] = \<const0> ;
  assign mm2s_cmnd_data[27] = \<const0> ;
  assign mm2s_cmnd_data[26] = \<const0> ;
  assign mm2s_cmnd_data[25] = \<const0> ;
  assign mm2s_cmnd_data[24] = \<const0> ;
  assign mm2s_cmnd_data[23] = \^mm2s_cmnd_data [23];
  assign mm2s_cmnd_data[22] = \<const0> ;
  assign mm2s_cmnd_data[21] = \<const0> ;
  assign mm2s_cmnd_data[20] = \<const0> ;
  assign mm2s_cmnd_data[19] = \<const0> ;
  assign mm2s_cmnd_data[18] = \<const0> ;
  assign mm2s_cmnd_data[17] = \<const0> ;
  assign mm2s_cmnd_data[16] = \<const0> ;
  assign mm2s_cmnd_data[15] = \<const0> ;
  assign mm2s_cmnd_data[14] = \<const0> ;
  assign mm2s_cmnd_data[13:0] = mm2s_desc_blength[13:0];
  assign mm2s_cmnd_wr = \<const0> ;
LUT6 #(
    .INIT(64'h000E000200000000)) 
     \FSM_sequential_mm2s_cs[0]_i_1 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[1]_i_2 ),
        .I2(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I3(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I4(\n_0_FSM_sequential_mm2s_cs[0]_i_2 ),
        .I5(m_axi_sg_aresetn),
        .O(\n_0_FSM_sequential_mm2s_cs[0]_i_1 ));
LUT5 #(
    .INIT(32'h75757555)) 
     \FSM_sequential_mm2s_cs[0]_i_2 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I1(mm2s_stop),
        .I2(mm2s_cmnd_pending),
        .I3(packet_in_progress),
        .I4(mm2s_run_stop),
        .O(\n_0_FSM_sequential_mm2s_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h02FE020200000000)) 
     \FSM_sequential_mm2s_cs[1]_i_1 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[1]_i_2 ),
        .I2(\n_0_FSM_sequential_mm2s_cs[1]_i_3 ),
        .I3(\n_0_FSM_sequential_mm2s_cs[1]_i_4 ),
        .I4(\n_0_FSM_sequential_mm2s_cs[1]_i_5 ),
        .I5(m_axi_sg_aresetn),
        .O(\n_0_FSM_sequential_mm2s_cs[1]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_mm2s_cs[1]_i_3 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .O(\n_0_FSM_sequential_mm2s_cs[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_sequential_mm2s_cs[1]_i_4 
       (.I0(packet_in_progress),
        .I1(mm2s_run_stop),
        .O(\n_0_FSM_sequential_mm2s_cs[1]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \FSM_sequential_mm2s_cs[1]_i_5 
       (.I0(mm2s_cmnd_pending),
        .I1(updt_pending),
        .I2(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I3(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I4(mm2s_stop),
        .I5(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .O(\n_0_FSM_sequential_mm2s_cs[1]_i_5 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_sequential_mm2s_cs[2]_i_1 
       (.I0(\n_0_FSM_sequential_mm2s_cs[2]_i_2 ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I2(m_axi_sg_aresetn),
        .O(\n_0_FSM_sequential_mm2s_cs[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFFEEEFE)) 
     \FSM_sequential_mm2s_cs[2]_i_2 
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I2(mm2s_ns0),
        .I3(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I4(\n_0_FSM_sequential_mm2s_cs[2]_i_4 ),
        .O(\n_0_FSM_sequential_mm2s_cs[2]_i_2 ));
LUT5 #(
    .INIT(32'h10101000)) 
     \FSM_sequential_mm2s_cs[2]_i_3 
       (.I0(mm2s_stop),
        .I1(updt_pending),
        .I2(desc_available),
        .I3(mm2s_run_stop),
        .I4(packet_in_progress),
        .O(mm2s_ns0));
LUT5 #(
    .INIT(32'hEFEFEFFF)) 
     \FSM_sequential_mm2s_cs[2]_i_4 
       (.I0(mm2s_cmnd_pending),
        .I1(mm2s_stop),
        .I2(updt_pending),
        .I3(packet_in_progress),
        .I4(mm2s_run_stop),
        .O(\n_0_FSM_sequential_mm2s_cs[2]_i_4 ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mm2s_cs[0]_i_1 ),
        .Q(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .R(\<const0> ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mm2s_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mm2s_cs[1]_i_1 ),
        .Q(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .R(\<const0> ));
MUXF7 \FSM_sequential_mm2s_cs_reg[1]_i_2 
       (.I0(mm2s_ns0),
        .I1(\n_0_FSM_sequential_mm2s_cs[2]_i_4 ),
        .O(\n_0_FSM_sequential_mm2s_cs_reg[1]_i_2 ),
        .S(\n_0_FSM_sequential_mm2s_cs_reg[0] ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mm2s_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mm2s_cs[2]_i_1 ),
        .Q(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 
       (.I0(packet_in_progress),
        .I1(mm2s_run_stop),
        .I2(\n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 ),
        .I3(m_axi_sg_aresetn),
        .O(\n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 
       (.I0(updt_pending),
        .I1(mm2s_cmnd_pending),
        .I2(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I3(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I4(mm2s_stop),
        .I5(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .O(\n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 ),
        .Q(mm2s_cmnd_wr_i),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'hFB38)) 
     \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(desc_update_done),
        .I2(mm2s_cmnd_wr_i),
        .I3(cmnds_queued_shift[0]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ));
LUT5 #(
    .INIT(32'hFCAF0CA0)) 
     \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(cmnds_queued_shift[2]),
        .I2(mm2s_cmnd_wr_i),
        .I3(desc_update_done),
        .I4(cmnds_queued_shift[1]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ));
LUT5 #(
    .INIT(32'hFCAF0CA0)) 
     \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(cmnds_queued_shift[3]),
        .I2(mm2s_cmnd_wr_i),
        .I3(desc_update_done),
        .I4(cmnds_queued_shift[2]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(mm2s_stop),
        .I1(m_axi_sg_aresetn),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
LUT4 #(
    .INIT(16'hCB08)) 
     \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(cmnds_queued_shift[2]),
        .I1(mm2s_cmnd_wr_i),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[3]),
        .O(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1 ),
        .Q(cmnds_queued_shift[0]),
        .R(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1 ),
        .Q(cmnds_queued_shift[1]),
        .R(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1 ),
        .Q(cmnds_queued_shift[2]),
        .R(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2 ),
        .Q(cmnds_queued_shift[3]),
        .R(\n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     desc_fetch_req_INST_0
       (.I0(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I1(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I2(n_0_mm2s_cmnd_idle_INST_0_i_2),
        .I3(n_0_mm2s_cmnd_idle_INST_0_i_1),
        .I4(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .I5(desc_available),
        .O(desc_fetch_req));
LUT1 #(
    .INIT(2'h1)) 
     \mm2s_cmnd_data[23]_INST_0 
       (.I0(mm2s_keyhole),
        .O(\^mm2s_cmnd_data ));
LUT6 #(
    .INIT(64'h00000000000000EF)) 
     mm2s_cmnd_idle_INST_0
       (.I0(n_0_mm2s_cmnd_idle_INST_0_i_1),
        .I1(n_0_mm2s_cmnd_idle_INST_0_i_2),
        .I2(desc_available),
        .I3(\n_0_FSM_sequential_mm2s_cs_reg[2] ),
        .I4(\n_0_FSM_sequential_mm2s_cs_reg[0] ),
        .I5(\n_0_FSM_sequential_mm2s_cs_reg[1] ),
        .O(mm2s_cmnd_idle));
LUT2 #(
    .INIT(4'hE)) 
     mm2s_cmnd_idle_INST_0_i_1
       (.I0(updt_pending),
        .I1(mm2s_stop),
        .O(n_0_mm2s_cmnd_idle_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT2 #(
    .INIT(4'h1)) 
     mm2s_cmnd_idle_INST_0_i_2
       (.I0(mm2s_run_stop),
        .I1(packet_in_progress),
        .O(n_0_mm2s_cmnd_idle_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     mm2s_desc_flush_INST_0
       (.I0(mm2s_stop),
        .I1(mm2s_run_stop),
        .I2(packet_in_progress),
        .O(mm2s_desc_flush));
LUT1 #(
    .INIT(2'h1)) 
     mm2s_sts_idle_INST_0
       (.I0(cmnds_queued_shift[0]),
        .O(mm2s_sts_idle));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module DMA_axi_dma_mm2s_sts_mngr
   (ch1_run_stop_d1,
    mm2s_halted_set,
    all_is_idle_d1,
    I2,
    I1,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle);
  output ch1_run_stop_d1;
  output mm2s_halted_set;
  output all_is_idle_d1;
  input [0:0]I2;
  input I1;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;

  wire I1;
  wire [0:0]I2;
  wire all_is_idle_d1;
  wire ch1_run_stop_d1;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;

FDRE #(
    .INIT(1'b0)) 
     all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(I2));
FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ch1_run_stop_d1),
        .R(I2));
FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(I2));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module DMA_axi_dma_reg_module
   (O1,
    soft_reset,
    s_axi_lite_awready,
    s_axi_lite_arready,
    mm2s_irqthresh_wren,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    mm2s_introut,
    O2,
    O3,
    data_concat,
    Q,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    soft_reset_re0,
    O15,
    p_11_out,
    O16,
    S,
    cyclic_enable,
    O17,
    ch1_dly_fast_incr3_out,
    O18,
    s_axi_lite_rdata,
    m_axi_sg_aclk,
    s_axi_lite_aclk,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    I1,
    sg_ftch_error0,
    s_axi_lite_wdata,
    mm2s_stop,
    p_51_out,
    p_50_out,
    p_49_out,
    m_axi_sg_aresetn,
    mm2s_new_curdesc_wren,
    I2,
    mm2s_new_curdesc,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    soft_reset_clr,
    I28,
    ch1_delay_cnt_en,
    p_44_out,
    m_axi_sg_rdata,
    I29,
    I30,
    I31,
    soft_reset_d1,
    scndry_out,
    I32,
    E,
    out,
    s_axi_lite_rready,
    I33,
    s_axi_lite_bready,
    ch1_run_stop_d1,
    mm2s_halted_set,
    all_is_idle_d1,
    mm2s_all_idle,
    p_48_out,
    p_47_out,
    p_46_out,
    p_58_out,
    p_57_out,
    p_56_out,
    I34,
    I35,
    I36,
    I37,
    p_45_out,
    s_axi_lite_araddr);
  output O1;
  output soft_reset;
  output s_axi_lite_awready;
  output s_axi_lite_arready;
  output mm2s_irqthresh_wren;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output mm2s_introut;
  output [0:0]O2;
  output O3;
  output [0:0]data_concat;
  output [23:0]Q;
  output [25:0]O4;
  output [0:0]O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output [1:0]O14;
  output soft_reset_re0;
  output O15;
  output p_11_out;
  output [0:0]O16;
  output [0:0]S;
  output cyclic_enable;
  output O17;
  output ch1_dly_fast_incr3_out;
  output [0:0]O18;
  output [31:0]s_axi_lite_rdata;
  input m_axi_sg_aclk;
  input s_axi_lite_aclk;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]I1;
  input sg_ftch_error0;
  input [29:0]s_axi_lite_wdata;
  input mm2s_stop;
  input p_51_out;
  input p_50_out;
  input p_49_out;
  input m_axi_sg_aresetn;
  input mm2s_new_curdesc_wren;
  input I2;
  input [25:0]mm2s_new_curdesc;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input soft_reset_clr;
  input I28;
  input ch1_delay_cnt_en;
  input p_44_out;
  input [0:0]m_axi_sg_rdata;
  input [0:0]I29;
  input [7:0]I30;
  input [7:0]I31;
  input soft_reset_d1;
  input scndry_out;
  input I32;
  input [0:0]E;
  input [1:0]out;
  input s_axi_lite_rready;
  input I33;
  input s_axi_lite_bready;
  input ch1_run_stop_d1;
  input mm2s_halted_set;
  input all_is_idle_d1;
  input mm2s_all_idle;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input p_58_out;
  input p_57_out;
  input p_56_out;
  input I34;
  input I35;
  input I36;
  input I37;
  input p_45_out;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire [0:0]I29;
  wire I3;
  wire [7:0]I30;
  wire [7:0]I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [1:0]O14;
  wire O15;
  wire [0:0]O16;
  wire O17;
  wire [0:0]O18;
  wire [0:0]O2;
  wire O3;
  wire [25:0]O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [23:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire all_is_idle_d1;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr3_out;
  wire ch1_run_stop_d1;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire idle;
  wire [15:6]ip2axi_rddata;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire mm2s_all_idle;
  wire mm2s_halted_set;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire [25:0]mm2s_new_curdesc;
  wire mm2s_new_curdesc_wren;
  wire mm2s_stop;
  wire \n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I ;
  wire \n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire \n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_2_in;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire sg_ftch_error0;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire [31:30]taildesc_lsb_i;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

DMA_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(ip2axi_rddata),
        .E(p_2_in),
        .I1(soft_reset),
        .I10(O12),
        .I11(O13),
        .I12({\n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O14[1],\n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O14[0],\n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER }),
        .I13(O4[25:10]),
        .I14({\n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O16}),
        .I15(\n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I16(\n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I17(\n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I18(\n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I2(\n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .I3(O1),
        .I30(I30),
        .I31(I31),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I4(O6),
        .I5(O7),
        .I6(O8),
        .I7(O9),
        .I8(O10),
        .I9(O11),
        .O1(\n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O10(\n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O11(\n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O12(\n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O13(\n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O14(\n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O15(\n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O16(\n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O17(\n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O2(\n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O3(\n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O4(\n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O5(\n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O6(O15),
        .O7(\n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O8(O17),
        .O9(\n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .Q({taildesc_lsb_i,Q[23:10]}),
        .SR(SR),
        .idle(idle),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_0_in1_in(p_0_in1_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[21:14],s_axi_lite_wdata[1]}),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out),
        .soft_reset_clr(soft_reset_clr));
DMA_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(ip2axi_rddata),
        .E(E),
        .I1(\n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I10(\n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I11(\n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I12(\n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I13(\n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I14(I2),
        .I15(I3),
        .I16(I4),
        .I17(I5),
        .I18(I6),
        .I19(I7),
        .I2(I1),
        .I20(I8),
        .I21(I9),
        .I22(I10),
        .I23(I11),
        .I24(I12),
        .I25(I13),
        .I26(I14),
        .I27(I15),
        .I28(I16),
        .I29(I17),
        .I3(\n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I30(I18),
        .I31(I19),
        .I32(I20),
        .I33(I21),
        .I34(I22),
        .I35(I23),
        .I36(I24),
        .I37(I25),
        .I38(I26),
        .I39(I27),
        .I4(\n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I40(I28),
        .I41(I29),
        .I42(\n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I43(\n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I44(\n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I45({I31[7:5],I31[3:2],I31[0]}),
        .I46(I32),
        .I47(I33),
        .I48(p_2_in),
        .I5(\n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I6(\n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I7(\n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I8(\n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .I9(\n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I ),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O2),
        .O15(O3),
        .O16({taildesc_lsb_i,Q}),
        .O17(O4),
        .O18(O5),
        .O19({\n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O14[1],\n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,\n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O14[0],\n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER }),
        .O2(soft_reset),
        .O20(\n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O21(O18),
        .O22(\n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O3(\n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O4(\n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O5(\n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q({\n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER ,O16}),
        .S(S),
        .all_is_idle_d1(all_is_idle_d1),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_dly_fast_incr3_out(ch1_dly_fast_incr3_out),
        .ch1_run_stop_d1(ch1_run_stop_d1),
        .cyclic_enable(cyclic_enable),
        .data_concat(data_concat),
        .idle(idle),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_new_curdesc(mm2s_new_curdesc),
        .mm2s_new_curdesc_wren(mm2s_new_curdesc_wren),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_11_out(p_11_out),
        .p_44_out(p_44_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_56_out(p_56_out),
        .p_57_out(p_57_out),
        .p_58_out(p_58_out),
        .s_axi_lite_wdata({s_axi_lite_wdata[29:2],s_axi_lite_wdata[0]}),
        .sg_ftch_error0(sg_ftch_error0),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module DMA_axi_dma_register
   (O1,
    O2,
    mm2s_irqthresh_wren,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    mm2s_introut,
    O13,
    O12,
    O11,
    O10,
    O9,
    O8,
    O7,
    O6,
    O3,
    O4,
    O5,
    O14,
    O15,
    data_concat,
    Q,
    D,
    O16,
    O17,
    O18,
    soft_reset_re0,
    O19,
    p_11_out,
    S,
    cyclic_enable,
    O20,
    ch1_dly_fast_incr3_out,
    O21,
    O22,
    idle,
    m_axi_sg_aclk,
    I1,
    I2,
    sg_ftch_error0,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    s_axi_lite_wdata,
    mm2s_stop,
    p_51_out,
    p_50_out,
    p_49_out,
    m_axi_sg_aresetn,
    mm2s_new_curdesc_wren,
    I13,
    I14,
    mm2s_new_curdesc,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    ch1_delay_cnt_en,
    p_44_out,
    m_axi_sg_rdata,
    I41,
    I42,
    I43,
    I44,
    soft_reset_d1,
    I45,
    I46,
    E,
    out,
    I47,
    ch1_run_stop_d1,
    mm2s_halted_set,
    all_is_idle_d1,
    mm2s_all_idle,
    p_48_out,
    p_47_out,
    p_46_out,
    p_58_out,
    p_57_out,
    p_56_out,
    p_0_in1_in,
    p_45_out,
    I48);
  output O1;
  output O2;
  output mm2s_irqthresh_wren;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output mm2s_introut;
  output O13;
  output O12;
  output O11;
  output O10;
  output O9;
  output O8;
  output O7;
  output O6;
  output O3;
  output O4;
  output O5;
  output [0:0]O14;
  output O15;
  output [0:0]data_concat;
  output [1:0]Q;
  output [9:0]D;
  output [25:0]O16;
  output [25:0]O17;
  output [0:0]O18;
  output soft_reset_re0;
  output [7:0]O19;
  output p_11_out;
  output [0:0]S;
  output cyclic_enable;
  output O20;
  output ch1_dly_fast_incr3_out;
  output [0:0]O21;
  output O22;
  output idle;
  input m_axi_sg_aclk;
  input I1;
  input [0:0]I2;
  input sg_ftch_error0;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [28:0]s_axi_lite_wdata;
  input mm2s_stop;
  input p_51_out;
  input p_50_out;
  input p_49_out;
  input m_axi_sg_aresetn;
  input mm2s_new_curdesc_wren;
  input I13;
  input I14;
  input [25:0]mm2s_new_curdesc;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input ch1_delay_cnt_en;
  input p_44_out;
  input [0:0]m_axi_sg_rdata;
  input [0:0]I41;
  input I42;
  input I43;
  input I44;
  input soft_reset_d1;
  input [5:0]I45;
  input I46;
  input [0:0]E;
  input [1:0]out;
  input I47;
  input ch1_run_stop_d1;
  input mm2s_halted_set;
  input all_is_idle_d1;
  input mm2s_all_idle;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input p_58_out;
  input p_57_out;
  input p_56_out;
  input p_0_in1_in;
  input p_45_out;
  input [0:0]I48;

  wire [9:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire [0:0]I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire [0:0]I41;
  wire I42;
  wire I43;
  wire I44;
  wire [5:0]I45;
  wire I46;
  wire I47;
  wire [0:0]I48;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [0:0]O14;
  wire O15;
  wire [25:0]O16;
  wire [25:0]O17;
  wire [0:0]O18;
  wire [7:0]O19;
  wire O2;
  wire O20;
  wire [0:0]O21;
  wire O22;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]S;
  wire all_is_idle_d1;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr3_out;
  wire ch1_run_stop_d1;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire error_d1;
  wire error_pointer_set;
  wire idle;
  wire introut0;
  wire introut04_out;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire mm2s_all_idle;
  wire mm2s_halted_set;
  wire mm2s_introut;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire [25:0]mm2s_new_curdesc;
  wire mm2s_new_curdesc_wren;
  wire mm2s_stop;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 ;
  wire \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ;
  wire n_0_dly_irq_i_1;
  wire n_0_dly_irq_reg;
  wire n_0_dma_decerr_i_1;
  wire n_0_dma_decerr_reg;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_slverr_i_1;
  wire \n_0_dmacr_i[0]_i_1 ;
  wire \n_0_dmacr_i[0]_i_2 ;
  wire \n_0_dmacr_i[10]_i_1 ;
  wire \n_0_dmacr_i[11]_i_1 ;
  wire \n_0_dmacr_i[5]_i_1 ;
  wire \n_0_dmacr_i[6]_i_1 ;
  wire \n_0_dmacr_i[7]_i_1 ;
  wire \n_0_dmacr_i[8]_i_1 ;
  wire \n_0_dmacr_i[9]_i_1 ;
  wire \n_0_dmacr_i_reg[10] ;
  wire \n_0_dmacr_i_reg[11] ;
  wire \n_0_dmacr_i_reg[12] ;
  wire \n_0_dmacr_i_reg[14] ;
  wire \n_0_dmacr_i_reg[15] ;
  wire \n_0_dmacr_i_reg[6] ;
  wire \n_0_dmacr_i_reg[7] ;
  wire \n_0_dmacr_i_reg[8] ;
  wire \n_0_dmacr_i_reg[9] ;
  wire n_0_err_irq_i_1;
  wire n_0_err_irq_reg;
  wire n_0_error_d1_i_1;
  wire n_0_halted_i_1;
  wire n_0_idle_i_1;
  wire n_0_introut_i_1;
  wire n_0_ioc_irq_i_1;
  wire n_0_ioc_irq_reg;
  wire n_0_irqdelay_wren_i_2;
  wire n_0_irqdelay_wren_i_3;
  wire n_0_irqdelay_wren_i_4;
  wire n_0_irqthresh_wren_i_2;
  wire n_0_irqthresh_wren_i_3;
  wire n_0_irqthresh_wren_i_4;
  wire n_0_sg_decerr_i_1;
  wire n_0_sg_decerr_reg;
  wire n_0_sg_interr_i_1;
  wire n_0_sg_interr_reg;
  wire n_0_sg_slverr_i_1;
  wire n_0_sg_slverr_reg;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire [28:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(I2));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(I35),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[7]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[4]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(I34),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[8]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[5]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(I33),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[9]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[6]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(I32),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[10]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[7]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(I31),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[11]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[8]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(I30),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[12]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[9]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(I29),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[13]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[10]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(I28),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[14]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[11]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(I27),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[15]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[12]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(I26),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[16]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[13]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(I25),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[17]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[14]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(I24),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[18]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[15]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(I23),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[19]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[16]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(I22),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[20]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[17]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(I21),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[21]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[18]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(I20),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[22]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[19]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(I19),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[23]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[20]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(I18),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[24]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[21]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(I17),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[25]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[22]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(I16),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[26]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[23]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(I15),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[27]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[24]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(O1),
        .I1(mm2s_new_curdesc_wren),
        .I2(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I3(I13),
        .I4(O5),
        .I5(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(I14),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[28]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[25]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(I39),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[3]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[0]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(I38),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[4]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[1]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(I37),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[5]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[2]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 ));
LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(I36),
        .I1(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I2(s_axi_lite_wdata[6]),
        .I3(O1),
        .I4(mm2s_new_curdesc_wren),
        .I5(mm2s_new_curdesc[3]),
        .O(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 ),
        .Q(O17[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 ),
        .Q(O17[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 ),
        .Q(O17[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 ),
        .Q(O17[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 ),
        .Q(O17[8]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 ),
        .Q(O17[9]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 ),
        .Q(O17[10]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 ),
        .Q(O17[11]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 ),
        .Q(O17[12]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 ),
        .Q(O17[13]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 ),
        .Q(O17[14]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 ),
        .Q(O17[15]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 ),
        .Q(O17[16]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 ),
        .Q(O17[17]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 ),
        .Q(O17[18]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 ),
        .Q(O17[19]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 ),
        .Q(O17[20]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 ),
        .Q(O17[21]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 ),
        .Q(O17[22]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 ),
        .Q(O17[23]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 ),
        .Q(O17[24]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 ),
        .Q(O17[25]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 ),
        .Q(O17[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 ),
        .Q(O17[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 ),
        .Q(O17[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 ),
        .D(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 ),
        .Q(O17[3]),
        .R(I2));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(\n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 ),
        .I1(error_pointer_set),
        .O(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 ),
        .Q(error_pointer_set),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[7]),
        .Q(O16[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[8]),
        .Q(O16[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[9]),
        .Q(O16[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[10]),
        .Q(O16[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[11]),
        .Q(O16[8]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[12]),
        .Q(O16[9]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[13]),
        .Q(O16[10]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[14]),
        .Q(O16[11]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[15]),
        .Q(O16[12]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[16]),
        .Q(O16[13]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[17]),
        .Q(O16[14]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[18]),
        .Q(O16[15]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[19]),
        .Q(O16[16]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[20]),
        .Q(O16[17]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[21]),
        .Q(O16[18]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[22]),
        .Q(O16[19]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[23]),
        .Q(O16[20]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[24]),
        .Q(O16[21]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[25]),
        .Q(O16[22]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[26]),
        .Q(O16[23]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[27]),
        .Q(O16[24]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[28]),
        .Q(O16[25]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[3]),
        .Q(O16[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[4]),
        .Q(O16[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[5]),
        .Q(O16[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I48),
        .D(s_axi_lite_wdata[6]),
        .Q(O16[3]),
        .R(I2));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(I40),
        .I1(mm2s_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 ),
        .O(O14));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(I40),
        .I1(mm2s_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 ),
        .I5(I47),
        .O(ch1_dly_fast_incr3_out));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 
       (.I0(O19[1]),
        .I1(O19[4]),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'hFFF7)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 
       (.I0(O1),
        .I1(m_axi_sg_aresetn),
        .I2(n_0_dly_irq_reg),
        .I3(p_44_out),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5 
       (.I0(O19[6]),
        .I1(O19[0]),
        .I2(O19[5]),
        .I3(O19[3]),
        .I4(O19[2]),
        .I5(O19[7]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'hFEFFFFFF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ),
        .I1(p_44_out),
        .I2(n_0_dly_irq_reg),
        .I3(m_axi_sg_aresetn),
        .I4(O1),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(I40),
        .I1(mm2s_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3 ),
        .I5(p_11_out),
        .O(O21));
LUT6 #(
    .INIT(64'h0000000020020000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .I1(I40),
        .I2(O19[3]),
        .I3(I45[2]),
        .I4(I46),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2 ),
        .O(p_11_out));
LUT6 #(
    .INIT(64'h8200000000008200)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ),
        .I1(O19[5]),
        .I2(I45[3]),
        .I3(E),
        .I4(I45[1]),
        .I5(O19[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(O19[0]),
        .I1(I45[0]),
        .I2(O19[7]),
        .I3(I45[5]),
        .I4(I45[4]),
        .I5(O19[6]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 
       (.I0(O16[24]),
        .I1(out[0]),
        .I2(O16[25]),
        .I3(out[1]),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_29 
       (.I0(m_axi_sg_rdata),
        .I1(Q[1]),
        .I2(I41),
        .O(data_concat));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(I41),
        .I1(Q[1]),
        .O(cyclic_enable));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ),
        .I1(\n_0_dmacr_i_reg[10] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[4]),
        .I5(I44),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(n_0_sg_decerr_reg),
        .I1(I43),
        .I2(O17[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 ));
LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(O17[5]),
        .I1(\n_0_dmacr_i_reg[11] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[5]),
        .I5(I44),
        .O(D[5]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ),
        .I1(\n_0_dmacr_i_reg[12] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[6]),
        .I5(I44),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(n_0_ioc_irq_reg),
        .I1(I43),
        .I2(O17[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ),
        .I1(O18),
        .I2(I42),
        .I3(I43),
        .I4(O16[7]),
        .I5(I44),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(n_0_dly_irq_reg),
        .I1(I43),
        .I2(O17[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ),
        .I1(\n_0_dmacr_i_reg[14] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[8]),
        .I5(I44),
        .O(D[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(n_0_err_irq_reg),
        .I1(I43),
        .I2(O17[8]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ));
LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(O17[9]),
        .I1(\n_0_dmacr_i_reg[15] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[9]),
        .I5(I44),
        .O(D[9]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ),
        .I1(\n_0_dmacr_i_reg[6] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[0]),
        .I5(I44),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(n_0_dma_decerr_reg),
        .I1(I43),
        .I2(O17[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ));
LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(O17[1]),
        .I1(\n_0_dmacr_i_reg[7] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[1]),
        .I5(I44),
        .O(D[1]));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ),
        .I1(\n_0_dmacr_i_reg[8] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[2]),
        .I5(I44),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(n_0_sg_interr_reg),
        .I1(I43),
        .I2(O17[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ),
        .I1(\n_0_dmacr_i_reg[9] ),
        .I2(I42),
        .I3(I43),
        .I4(O16[3]),
        .I5(I44),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(n_0_sg_slverr_reg),
        .I1(I43),
        .I2(O17[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 ));
LUT4 #(
    .INIT(16'hF7F0)) 
     dly_irq_i_1
       (.I0(s_axi_lite_wdata[10]),
        .I1(p_0_in1_in),
        .I2(p_44_out),
        .I3(n_0_dly_irq_reg),
        .O(n_0_dly_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dly_irq_i_1),
        .Q(n_0_dly_irq_reg),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hE)) 
     dma_decerr_i_1
       (.I0(p_46_out),
        .I1(n_0_dma_decerr_reg),
        .O(n_0_dma_decerr_i_1));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_decerr_i_1),
        .Q(n_0_dma_decerr_reg),
        .R(I2));
LUT2 #(
    .INIT(4'hE)) 
     dma_interr_i_1
       (.I0(p_48_out),
        .I1(O3),
        .O(n_0_dma_interr_i_1));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_interr_i_1),
        .Q(O3),
        .R(I2));
LUT2 #(
    .INIT(4'hE)) 
     dma_slverr_i_1
       (.I0(p_47_out),
        .I1(O4),
        .O(n_0_dma_slverr_i_1));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_slverr_i_1),
        .Q(O4),
        .R(I2));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     \dmacr_i[0]_i_1 
       (.I0(O1),
        .I1(I12),
        .I2(s_axi_lite_wdata[0]),
        .I3(mm2s_stop),
        .I4(\n_0_dmacr_i[0]_i_2 ),
        .I5(introut0),
        .O(\n_0_dmacr_i[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[0]_i_2 
       (.I0(O4),
        .I1(O3),
        .I2(n_0_sg_slverr_reg),
        .I3(n_0_sg_interr_reg),
        .I4(n_0_sg_decerr_reg),
        .I5(n_0_dma_decerr_reg),
        .O(\n_0_dmacr_i[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \dmacr_i[0]_i_3 
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .O(introut0));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[10]_i_1 
       (.I0(\n_0_dmacr_i_reg[10] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[11]_i_1 
       (.I0(\n_0_dmacr_i_reg[11] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[11]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[14]),
        .I1(s_axi_lite_wdata[15]),
        .I2(s_axi_lite_wdata[18]),
        .I3(s_axi_lite_wdata[13]),
        .I4(s_axi_lite_wdata[20]),
        .I5(s_axi_lite_wdata[19]),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[5]_i_1 
       (.I0(O22),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[6]_i_1 
       (.I0(\n_0_dmacr_i_reg[6] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[7]_i_1 
       (.I0(\n_0_dmacr_i_reg[7] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[8]_i_1 
       (.I0(\n_0_dmacr_i_reg[8] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \dmacr_i[9]_i_1 
       (.I0(\n_0_dmacr_i_reg[9] ),
        .I1(m_axi_sg_aresetn),
        .I2(I12),
        .O(\n_0_dmacr_i[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[0]_i_1 ),
        .Q(O1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[10]_i_1 ),
        .Q(\n_0_dmacr_i_reg[10] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[11]_i_1 ),
        .Q(\n_0_dmacr_i_reg[11] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[9]),
        .Q(\n_0_dmacr_i_reg[12] ),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[10]),
        .Q(O18),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[11]),
        .Q(\n_0_dmacr_i_reg[14] ),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(1'b0),
        .Q(\n_0_dmacr_i_reg[15] ),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I11),
        .Q(O6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(O7),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O8),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O9),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O10),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O11),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(O12),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(O13),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[21]),
        .Q(O19[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[22]),
        .Q(O19[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[23]),
        .Q(O19[2]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[24]),
        .Q(O19[3]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[25]),
        .Q(O19[4]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[26]),
        .Q(O19[5]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[27]),
        .Q(O19[6]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[28]),
        .Q(O19[7]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[1]),
        .Q(Q[0]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I12),
        .D(s_axi_lite_wdata[2]),
        .Q(Q[1]),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[5]_i_1 ),
        .Q(O22),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[6]_i_1 ),
        .Q(\n_0_dmacr_i_reg[6] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[7]_i_1 ),
        .Q(\n_0_dmacr_i_reg[7] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[8]_i_1 ),
        .Q(\n_0_dmacr_i_reg[8] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_dmacr_i[9]_i_1 ),
        .Q(\n_0_dmacr_i_reg[9] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h777F000F)) 
     err_irq_i_1
       (.I0(s_axi_lite_wdata[11]),
        .I1(p_0_in1_in),
        .I2(error_d1),
        .I3(\n_0_dmacr_i[0]_i_2 ),
        .I4(n_0_err_irq_reg),
        .O(n_0_err_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_err_irq_i_1),
        .Q(n_0_err_irq_reg),
        .R(I2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1
       (.I0(n_0_dma_decerr_reg),
        .I1(n_0_sg_decerr_reg),
        .I2(n_0_sg_interr_reg),
        .I3(n_0_sg_slverr_reg),
        .I4(O3),
        .I5(O4),
        .O(n_0_error_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_error_d1_i_1),
        .Q(error_d1),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hFF4F)) 
     halted_i_1
       (.I0(ch1_run_stop_d1),
        .I1(O5),
        .I2(m_axi_sg_aresetn),
        .I3(mm2s_halted_set),
        .O(n_0_halted_i_1));
FDRE #(
    .INIT(1'b0)) 
     halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_halted_i_1),
        .Q(O5),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000AE0A00000000)) 
     idle_i_1
       (.I0(idle),
        .I1(O1),
        .I2(all_is_idle_d1),
        .I3(mm2s_all_idle),
        .I4(mm2s_halted_set),
        .I5(m_axi_sg_aresetn),
        .O(n_0_idle_i_1));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_idle_i_1),
        .Q(idle),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'h08)) 
     introut_i_1
       (.I0(introut04_out),
        .I1(m_axi_sg_aresetn),
        .I2(O2),
        .O(n_0_introut_i_1));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_2
       (.I0(\n_0_dmacr_i_reg[12] ),
        .I1(n_0_ioc_irq_reg),
        .I2(n_0_dly_irq_reg),
        .I3(O18),
        .I4(n_0_err_irq_reg),
        .I5(\n_0_dmacr_i_reg[14] ),
        .O(introut04_out));
FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_introut_i_1),
        .Q(mm2s_introut),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF7F0)) 
     ioc_irq_i_1
       (.I0(s_axi_lite_wdata[9]),
        .I1(p_0_in1_in),
        .I2(p_45_out),
        .I3(n_0_ioc_irq_reg),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ioc_irq_i_1),
        .Q(n_0_ioc_irq_reg),
        .R(I2));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1
       (.I0(I12),
        .I1(n_0_irqdelay_wren_i_2),
        .I2(n_0_irqdelay_wren_i_3),
        .I3(n_0_irqdelay_wren_i_4),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2
       (.I0(O19[3]),
        .I1(s_axi_lite_wdata[24]),
        .I2(O19[4]),
        .I3(s_axi_lite_wdata[25]),
        .I4(s_axi_lite_wdata[26]),
        .I5(O19[5]),
        .O(n_0_irqdelay_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3
       (.I0(O19[2]),
        .I1(s_axi_lite_wdata[23]),
        .I2(O19[1]),
        .I3(s_axi_lite_wdata[22]),
        .I4(s_axi_lite_wdata[21]),
        .I5(O19[0]),
        .O(n_0_irqdelay_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4
       (.I0(s_axi_lite_wdata[27]),
        .I1(O19[6]),
        .I2(s_axi_lite_wdata[28]),
        .I3(O19[7]),
        .O(n_0_irqdelay_wren_i_4));
FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(I2));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1
       (.I0(I12),
        .I1(n_0_irqthresh_wren_i_2),
        .I2(n_0_irqthresh_wren_i_3),
        .I3(n_0_irqthresh_wren_i_4),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2
       (.I0(O9),
        .I1(s_axi_lite_wdata[16]),
        .I2(O10),
        .I3(s_axi_lite_wdata[17]),
        .I4(s_axi_lite_wdata[18]),
        .I5(O11),
        .O(n_0_irqthresh_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3
       (.I0(O8),
        .I1(s_axi_lite_wdata[15]),
        .I2(O7),
        .I3(s_axi_lite_wdata[14]),
        .I4(s_axi_lite_wdata[13]),
        .I5(O6),
        .O(n_0_irqthresh_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4
       (.I0(s_axi_lite_wdata[19]),
        .I1(O12),
        .I2(s_axi_lite_wdata[20]),
        .I3(O13),
        .O(n_0_irqthresh_wren_i_4));
FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(mm2s_irqthresh_wren),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_decerr_i_1
       (.I0(p_49_out),
        .I1(p_56_out),
        .I2(n_0_sg_decerr_reg),
        .O(n_0_sg_decerr_i_1));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sg_decerr_i_1),
        .Q(n_0_sg_decerr_reg),
        .R(I2));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_interr_i_1
       (.I0(p_51_out),
        .I1(p_58_out),
        .I2(n_0_sg_interr_reg),
        .O(n_0_sg_interr_i_1));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sg_interr_i_1),
        .Q(n_0_sg_interr_reg),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_slverr_i_1
       (.I0(p_50_out),
        .I1(p_57_out),
        .I2(n_0_sg_slverr_reg),
        .O(n_0_sg_slverr_i_1));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sg_slverr_i_1),
        .Q(n_0_sg_slverr_reg),
        .R(I2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1
       (.I0(O4),
        .I1(O3),
        .I2(p_51_out),
        .I3(n_0_dma_decerr_reg),
        .I4(p_50_out),
        .I5(p_49_out),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(I2));
LUT2 #(
    .INIT(4'h2)) 
     soft_reset_re_i_1
       (.I0(O2),
        .I1(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module DMA_axi_dma_reset
   (assert_sftrst_d1,
    min_assert_sftrst,
    soft_reset_d1,
    mm2s_halt,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    O1,
    mm2s_prmry_reset_out_n,
    I2,
    O2,
    sig_stream_rst,
    O7,
    m_axi_sg_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    m_axi_sg_rvalid,
    scndry_out,
    mm2s_stop,
    sig_rst2all_stop_request,
    soft_reset_clr,
    mm2s_halt_cmplt);
  output assert_sftrst_d1;
  output min_assert_sftrst;
  output soft_reset_d1;
  output mm2s_halt;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output O1;
  output mm2s_prmry_reset_out_n;
  output [0:0]I2;
  output O2;
  output sig_stream_rst;
  output O7;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input m_axi_sg_rvalid;
  input scndry_out;
  input mm2s_stop;
  input sig_rst2all_stop_request;
  input soft_reset_clr;
  input mm2s_halt_cmplt;

  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O7;
  wire assert_sftrst_d1;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire \n_0_GNE_SYNC_RESET.halt_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ;
  wire \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ;
  wire \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ;
  wire p_1_out;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire sft_rst_dly1;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(m_axi_sg_aresetn),
        .O(I2));
LUT6 #(
    .INIT(64'h1010101010101000)) 
     \GNE_SYNC_RESET.halt_i_i_1 
       (.I0(min_assert_sftrst),
        .I1(s_soft_reset_i),
        .I2(scndry_out),
        .I3(mm2s_halt),
        .I4(soft_reset_re),
        .I5(mm2s_stop),
        .O(\n_0_GNE_SYNC_RESET.halt_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.halt_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.halt_i_i_1 ),
        .Q(mm2s_halt),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly7),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_i_1 
       (.I0(scndry_out),
        .I1(s_soft_reset_i),
        .I2(min_assert_sftrst),
        .O(p_1_out));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.prmry_reset_out_n_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(mm2s_prmry_reset_out_n),
        .R(1'b0));
LUT3 #(
    .INIT(8'h02)) 
     \GNE_SYNC_RESET.prmry_resetn_i_1 
       (.I0(scndry_out),
        .I1(s_soft_reset_i),
        .I2(min_assert_sftrst),
        .O(dm_m_axi_sg_aresetn));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.prmry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hF4444444)) 
     \GNE_SYNC_RESET.s_soft_reset_i_i_1 
       (.I0(soft_reset_clr),
        .I1(s_soft_reset_i),
        .I2(soft_reset),
        .I3(mm2s_halt_cmplt),
        .I4(mm2s_all_idle),
        .O(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \GNE_SYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(m_axi_sg_aresetn),
        .R(1'b0));
LUT4 #(
    .INIT(16'h4F44)) 
     \GNE_SYNC_RESET.sft_rst_dly1_i_1 
       (.I0(mm2s_all_idle),
        .I1(sft_rst_dly1),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1 ),
        .Q(sft_rst_dly1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GNE_SYNC_RESET.sft_rst_dly2_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
FDRE #(
    .INIT(1'b0)) 
     \GNE_SYNC_RESET.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
LUT2 #(
    .INIT(4'hE)) 
     \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \counter[7]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_aresetn),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     mm2s_rready_i_1
       (.I0(O1),
        .O(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module DMA_axi_dma_rst_module
   (soft_reset_d1,
    mm2s_halt,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    O1,
    mm2s_prmry_reset_out_n,
    I2,
    O2,
    sig_stream_rst,
    SR,
    scndry_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    soft_reset_clr,
    m_axi_sg_aclk,
    mm2s_all_idle,
    soft_reset,
    soft_reset_re0,
    m_axi_sg_rvalid,
    mm2s_stop,
    s_axi_lite_awaddr,
    sig_rst2all_stop_request,
    axi_resetn,
    s_axi_lite_aclk,
    mm2s_halt_cmplt);
  output soft_reset_d1;
  output mm2s_halt;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output O1;
  output mm2s_prmry_reset_out_n;
  output [0:0]I2;
  output O2;
  output sig_stream_rst;
  output [0:0]SR;
  output scndry_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output soft_reset_clr;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input soft_reset;
  input soft_reset_re0;
  input m_axi_sg_rvalid;
  input mm2s_stop;
  input [4:0]s_axi_lite_awaddr;
  input sig_rst2all_stop_request;
  input axi_resetn;
  input s_axi_lite_aclk;
  input mm2s_halt_cmplt;

  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]SR;
  wire assert_sftrst_d1;
  wire axi_resetn;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_hrdresetn;
  wire m_axi_sg_rvalid;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;
  wire scndry_out;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

DMA_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.I2(I2),
        .O1(O1),
        .O2(O2),
        .O7(O7),
        .assert_sftrst_d1(assert_sftrst_d1),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .scndry_out(m_axi_sg_hrdresetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
LUT4 #(
    .INIT(16'h0040)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(m_axi_sg_hrdresetn),
        .I3(soft_reset_clr),
        .O(\n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 ),
        .Q(soft_reset_clr),
        .R(1'b0));
DMA_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .scndry_out(m_axi_sg_hrdresetn));
DMA_cdc_sync_0 REG_HRD_RST_OUT
       (.O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .SR(SR),
        .axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module DMA_axi_dma_s2mm_mngr
   (s2mm_cmnd_wr,
    out,
    s2mm_interr,
    s2mm_slverr,
    s2mm_decerr);
  output s2mm_cmnd_wr;
  output [149:0]out;
  output s2mm_interr;
  output s2mm_slverr;
  output s2mm_decerr;

  wire [149:0]out;
  wire s2mm_cmnd_wr;
  wire s2mm_decerr;
  wire s2mm_interr;
  wire s2mm_slverr;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s2mm_cmnd_wr));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(out[149]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(out[140]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(1'b0),
        .O(out[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(1'b0),
        .O(out[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(1'b0),
        .O(out[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_103
       (.I0(1'b0),
        .O(out[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_104
       (.I0(1'b0),
        .O(out[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_105
       (.I0(1'b0),
        .O(out[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_106
       (.I0(1'b0),
        .O(out[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_107
       (.I0(1'b0),
        .O(out[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_108
       (.I0(1'b0),
        .O(out[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_109
       (.I0(1'b0),
        .O(out[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(out[139]));
LUT1 #(
    .INIT(2'h2)) 
     i_110
       (.I0(1'b0),
        .O(out[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_111
       (.I0(1'b0),
        .O(out[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_112
       (.I0(1'b0),
        .O(out[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_113
       (.I0(1'b0),
        .O(out[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_114
       (.I0(1'b0),
        .O(out[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_115
       (.I0(1'b0),
        .O(out[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_116
       (.I0(1'b0),
        .O(out[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_117
       (.I0(1'b0),
        .O(out[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_118
       (.I0(1'b0),
        .O(out[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_119
       (.I0(1'b0),
        .O(out[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(out[138]));
LUT1 #(
    .INIT(2'h2)) 
     i_120
       (.I0(1'b0),
        .O(out[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_121
       (.I0(1'b0),
        .O(out[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_122
       (.I0(1'b0),
        .O(out[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_123
       (.I0(1'b0),
        .O(out[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_124
       (.I0(1'b0),
        .O(out[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_125
       (.I0(1'b0),
        .O(out[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_126
       (.I0(1'b0),
        .O(out[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_127
       (.I0(1'b0),
        .O(out[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_128
       (.I0(1'b0),
        .O(out[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_129
       (.I0(1'b0),
        .O(out[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(out[137]));
LUT1 #(
    .INIT(2'h2)) 
     i_130
       (.I0(1'b0),
        .O(out[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_131
       (.I0(1'b0),
        .O(out[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_132
       (.I0(1'b0),
        .O(out[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_133
       (.I0(1'b0),
        .O(out[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_134
       (.I0(1'b0),
        .O(out[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_135
       (.I0(1'b0),
        .O(out[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_136
       (.I0(1'b0),
        .O(out[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_137
       (.I0(1'b0),
        .O(out[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_138
       (.I0(1'b0),
        .O(out[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_139
       (.I0(1'b0),
        .O(out[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(out[136]));
LUT1 #(
    .INIT(2'h2)) 
     i_140
       (.I0(1'b0),
        .O(out[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_141
       (.I0(1'b0),
        .O(out[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_142
       (.I0(1'b0),
        .O(out[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_143
       (.I0(1'b0),
        .O(out[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_144
       (.I0(1'b0),
        .O(out[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_145
       (.I0(1'b0),
        .O(out[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_146
       (.I0(1'b0),
        .O(out[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_147
       (.I0(1'b0),
        .O(out[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_148
       (.I0(1'b0),
        .O(out[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_149
       (.I0(1'b0),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(out[135]));
LUT1 #(
    .INIT(2'h2)) 
     i_150
       (.I0(1'b0),
        .O(out[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_151
       (.I0(1'b0),
        .O(s2mm_interr));
LUT1 #(
    .INIT(2'h2)) 
     i_152
       (.I0(1'b0),
        .O(s2mm_slverr));
LUT1 #(
    .INIT(2'h2)) 
     i_153
       (.I0(1'b0),
        .O(s2mm_decerr));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(out[134]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(out[133]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(out[132]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(out[131]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(out[148]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(out[130]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(out[129]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(out[128]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(out[127]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(out[126]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(out[125]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(out[124]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(out[123]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(out[122]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(out[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(out[147]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(out[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(out[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(1'b0),
        .O(out[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(1'b0),
        .O(out[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(1'b0),
        .O(out[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(1'b0),
        .O(out[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(1'b0),
        .O(out[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(1'b0),
        .O(out[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(1'b0),
        .O(out[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(1'b0),
        .O(out[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(out[146]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(1'b0),
        .O(out[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(1'b0),
        .O(out[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(1'b0),
        .O(out[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(1'b0),
        .O(out[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(1'b0),
        .O(out[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(1'b0),
        .O(out[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(1'b0),
        .O(out[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(1'b0),
        .O(out[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(1'b0),
        .O(out[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(1'b0),
        .O(out[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(out[145]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(1'b0),
        .O(out[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(1'b0),
        .O(out[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(1'b0),
        .O(out[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(1'b0),
        .O(out[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(1'b0),
        .O(out[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(1'b0),
        .O(out[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(1'b0),
        .O(out[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(1'b0),
        .O(out[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(1'b0),
        .O(out[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(1'b0),
        .O(out[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(out[144]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(1'b0),
        .O(out[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(1'b0),
        .O(out[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(1'b0),
        .O(out[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(1'b0),
        .O(out[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(1'b0),
        .O(out[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(1'b0),
        .O(out[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(1'b0),
        .O(out[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(1'b0),
        .O(out[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(1'b0),
        .O(out[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(1'b0),
        .O(out[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(out[143]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(1'b0),
        .O(out[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(1'b0),
        .O(out[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(1'b0),
        .O(out[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(1'b0),
        .O(out[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(1'b0),
        .O(out[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(1'b0),
        .O(out[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(1'b0),
        .O(out[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(1'b0),
        .O(out[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(1'b0),
        .O(out[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(1'b0),
        .O(out[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(out[142]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(1'b0),
        .O(out[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(1'b0),
        .O(out[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(1'b0),
        .O(out[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(1'b0),
        .O(out[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(1'b0),
        .O(out[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(1'b0),
        .O(out[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(1'b0),
        .O(out[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(1'b0),
        .O(out[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(1'b0),
        .O(out[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(1'b0),
        .O(out[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(out[141]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(1'b0),
        .O(out[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(1'b0),
        .O(out[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(1'b0),
        .O(out[58]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(1'b0),
        .O(out[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(1'b0),
        .O(out[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(1'b0),
        .O(out[55]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(1'b0),
        .O(out[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(1'b0),
        .O(out[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(1'b0),
        .O(out[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(1'b0),
        .O(out[51]));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module DMA_axi_dma_sofeof_gen
   (O1,
    axi_dma_tstvec,
    SR,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    I1);
  output O1;
  output [0:0]axi_dma_tstvec;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input I1;

  wire I1;
  wire O1;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire \n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ;
  wire p_0_out;
  wire p_5_in;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

LUT3 #(
    .INIT(8'h80)) 
     \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_last),
        .I1(s_ready),
        .I2(s_valid),
        .O(p_0_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000FAF20000)) 
     \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(p_5_in),
        .I1(s_valid_d1),
        .I2(s_sof_generated),
        .I3(s_sof_d1_cdc_tig),
        .I4(I1),
        .I5(axi_dma_tstvec),
        .O(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_FOR_SYNC.s_sof_generated_i_1 ),
        .Q(s_sof_generated),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .O(p_5_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'h20003000)) 
     \axi_dma_tstvec[0]_INST_0 
       (.I0(s_sof_d1_cdc_tig),
        .I1(s_sof_generated),
        .I2(s_ready),
        .I3(s_valid),
        .I4(s_valid_d1),
        .O(O1));
LUT6 #(
    .INIT(64'h0000800080808080)) 
     \axi_dma_tstvec[1]_INST_0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .I3(s_sof_d1_cdc_tig),
        .I4(s_sof_generated),
        .I5(s_last_d1),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module DMA_axi_sg
   (p_54_out,
    ch1_active_i,
    ch2_stale_descriptor,
    out,
    O1,
    m_axis_ftch1_tdata,
    p_40_out,
    p_39_out,
    m_axis_ftch1_tdata_new,
    m_axis_ftch1_tdata_mcdma_new,
    p_36_out,
    m_axis_ftch1_desc_available,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tlast,
    E,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    O2,
    p_44_out,
    p_45_out,
    p_59_out,
    p_53_out,
    mm2s_halted_set0,
    mm2s_stop_i,
    m_axi_sg_wvalid,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    p_58_out,
    Q,
    O3,
    p_49_out,
    p_50_out,
    p_47_out,
    p_51_out,
    p_57_out,
    p_56_out,
    p_48_out,
    p_46_out,
    sg_ftch_error0,
    O4,
    m_axi_sg_wdata,
    sts_queue_full,
    O5,
    ptr_queue_full,
    p_34_out,
    p_35_out,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    ch1_delay_cnt_en,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_sg_aresetn,
    I1,
    mm2s_desc_flush,
    I2,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    data_concat,
    m_axis_mm2s_ftch_tready,
    m_axis_mm2s_cntrl_tready,
    ch1_dly_fast_incr3_out,
    SR,
    m_axi_sg_rresp,
    sig_stream_rst,
    I3,
    p_11_out,
    S,
    mm2s_halt_cmplt,
    mm2s_all_idle,
    I4,
    dma_mm2s_error,
    soft_reset,
    m_axi_sg_wready,
    m_axi_sg_bvalid,
    I5,
    mm2s_irqthresh_wren,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    tailpntr_updated_d1,
    tailpntr_updated_d2,
    I16,
    cyclic_enable,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_mm2s_updtsts_tvalid,
    I17,
    s_axis_mm2s_updtptr_tvalid,
    m_axi_sg_bresp,
    I18,
    D,
    ch1_run_stop_d1,
    I19,
    I20,
    I21,
    I22,
    axi_dma_tstvec,
    I23,
    I24);
  output p_54_out;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output [1:0]out;
  output [31:0]O1;
  output [31:0]m_axis_ftch1_tdata;
  output p_40_out;
  output p_39_out;
  output [96:0]m_axis_ftch1_tdata_new;
  output [63:0]m_axis_ftch1_tdata_mcdma_new;
  output p_36_out;
  output m_axis_ftch1_desc_available;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  output m_axis_mm2s_cntrl_tlast;
  output [0:0]E;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output O2;
  output p_44_out;
  output p_45_out;
  output p_59_out;
  output p_53_out;
  output mm2s_halted_set0;
  output mm2s_stop_i;
  output m_axi_sg_wvalid;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output p_58_out;
  output [7:0]Q;
  output [7:0]O3;
  output p_49_out;
  output p_50_out;
  output p_47_out;
  output p_51_out;
  output p_57_out;
  output p_56_out;
  output p_48_out;
  output p_46_out;
  output sg_ftch_error0;
  output O4;
  output [31:0]m_axi_sg_wdata;
  output sts_queue_full;
  output O5;
  output ptr_queue_full;
  output p_34_out;
  output p_35_out;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output ch1_delay_cnt_en;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_sg_aresetn;
  input I1;
  input mm2s_desc_flush;
  input [0:0]I2;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [0:0]data_concat;
  input m_axis_mm2s_ftch_tready;
  input m_axis_mm2s_cntrl_tready;
  input ch1_dly_fast_incr3_out;
  input [0:0]SR;
  input [1:0]m_axi_sg_rresp;
  input sig_stream_rst;
  input [0:0]I3;
  input p_11_out;
  input [0:0]S;
  input mm2s_halt_cmplt;
  input mm2s_all_idle;
  input I4;
  input dma_mm2s_error;
  input soft_reset;
  input m_axi_sg_wready;
  input m_axi_sg_bvalid;
  input I5;
  input mm2s_irqthresh_wren;
  input [0:0]I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input [23:0]I14;
  input [25:0]I15;
  input tailpntr_updated_d1;
  input tailpntr_updated_d2;
  input I16;
  input cyclic_enable;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_mm2s_updtsts_tvalid;
  input [1:0]I17;
  input s_axis_mm2s_updtptr_tvalid;
  input [1:0]m_axi_sg_bresp;
  input [0:0]I18;
  input [27:0]D;
  input ch1_run_stop_d1;
  input I19;
  input [0:0]I20;
  input [33:0]I21;
  input I22;
  input [0:0]axi_dma_tstvec;
  input I23;
  input [0:0]I24;

  wire [27:0]D;
  wire [0:0]E;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg ;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire [23:0]I14;
  wire [25:0]I15;
  wire I16;
  wire [1:0]I17;
  wire [0:0]I18;
  wire I19;
  wire [0:0]I2;
  wire [0:0]I20;
  wire [33:0]I21;
  wire I22;
  wire I23;
  wire [0:0]I24;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_interr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/p_2_in ;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire [4:4]L;
  wire [31:0]O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [7:0]O3;
  wire O30;
  wire O31;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire ch1_active_i;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_incr3_out;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_stale_descriptor;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire dma_mm2s_error;
  wire [63:38]ftch_cmnd_data;
  wire ftch_cmnd_wr;
  wire [31:6]ftch_error_addr_reg;
  wire ftch_stale_desc;
  wire m_axi_mm2s_aclk;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch1_desc_available;
  wire [31:0]m_axis_ftch1_tdata;
  wire [63:0]m_axis_ftch1_tdata_mcdma_new;
  wire [96:0]m_axis_ftch1_tdata_new;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_ftch_tready;
  wire mm2s_all_idle;
  wire mm2s_desc_flush;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_irqthresh_wren;
  wire mm2s_stop_i;
  wire \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_0_ftch_error_addr[10]_i_1 ;
  wire \n_0_ftch_error_addr[11]_i_1 ;
  wire \n_0_ftch_error_addr[12]_i_1 ;
  wire \n_0_ftch_error_addr[13]_i_1 ;
  wire \n_0_ftch_error_addr[14]_i_1 ;
  wire \n_0_ftch_error_addr[15]_i_1 ;
  wire \n_0_ftch_error_addr[16]_i_1 ;
  wire \n_0_ftch_error_addr[17]_i_1 ;
  wire \n_0_ftch_error_addr[18]_i_1 ;
  wire \n_0_ftch_error_addr[19]_i_1 ;
  wire \n_0_ftch_error_addr[20]_i_1 ;
  wire \n_0_ftch_error_addr[21]_i_1 ;
  wire \n_0_ftch_error_addr[22]_i_1 ;
  wire \n_0_ftch_error_addr[23]_i_1 ;
  wire \n_0_ftch_error_addr[24]_i_1 ;
  wire \n_0_ftch_error_addr[25]_i_1 ;
  wire \n_0_ftch_error_addr[26]_i_1 ;
  wire \n_0_ftch_error_addr[27]_i_1 ;
  wire \n_0_ftch_error_addr[28]_i_1 ;
  wire \n_0_ftch_error_addr[29]_i_1 ;
  wire \n_0_ftch_error_addr[30]_i_1 ;
  wire \n_0_ftch_error_addr[31]_i_1 ;
  wire \n_0_ftch_error_addr[6]_i_1 ;
  wire \n_0_ftch_error_addr[7]_i_1 ;
  wire \n_0_ftch_error_addr[8]_i_1 ;
  wire \n_0_ftch_error_addr[9]_i_1 ;
  wire \n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_16_I_SG_AXI_DATAMOVER;
  wire n_17_I_SG_AXI_DATAMOVER;
  wire n_18_I_SG_AXI_DATAMOVER;
  wire n_270_I_SG_FETCH_QUEUE;
  wire n_271_I_SG_FETCH_QUEUE;
  wire \n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_48_I_SG_FETCH_MNGR;
  wire \n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_51_I_SG_FETCH_MNGR;
  wire \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_5_I_SG_AXI_DATAMOVER;
  wire \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire [31:0]nxtdesc;
  wire [1:0]out;
  wire p_10_out_3;
  wire p_11_out;
  wire p_11_out_2;
  wire p_14_out_1;
  wire p_16_out;
  wire p_18_out;
  wire p_34_out;
  wire p_35_out;
  wire p_36_out;
  wire p_36_out_0;
  wire p_39_out;
  wire p_40_out;
  wire p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_56_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_5_out;
  wire p_8_out_4;
  wire p_9_out;
  wire ptr_queue_full;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [63:36]s_axis_updt_cmd_tdata;
  wire s_axis_updt_cmd_tready;
  wire sg_ftch_error0;
  wire sig_stream_rst;
  wire soft_reset;
  wire sts_queue_full;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [31:6]updt_error_addr_reg;

DMA_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(p_14_out_1),
        .I1(n_16_I_SG_AXI_DATAMOVER),
        .I10({\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I11({\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I2(\n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I3(\n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I4(p_44_out),
        .I5({\n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I6(I6),
        .I7({\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I8({\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I9({\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .L(L),
        .O1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O2(O2),
        .O3(\n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O4(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O5(p_47_out),
        .O6(\n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O7(p_48_out),
        .O8(p_46_out),
        .O9(updt_error_addr_reg),
        .Q(s_axis_updt_cmd_tdata),
        .S({\n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in005_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ),
        .p_10_out_3(p_10_out_3),
        .p_11_out_2(p_11_out_2),
        .p_18_out(p_18_out),
        .p_36_out_0(p_36_out_0),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_5_out(p_5_out),
        .p_8_out_4(p_8_out_4),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
DMA_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.D(D),
        .E(p_14_out_1),
        .I1(n_18_I_SG_AXI_DATAMOVER),
        .I10({\n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I11({\n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I18(I18),
        .I2(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I20(I20),
        .I21(I21),
        .I3(O2),
        .I4(n_17_I_SG_AXI_DATAMOVER),
        .I5({\n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I7({\n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I8({\n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I9({\n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .O1(\n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O2(\n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O3(\n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O4(sts_queue_full),
        .O5(ptr_queue_full),
        .O6(L),
        .S({\n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in005_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ),
        .p_10_out_3(p_10_out_3),
        .p_11_out_2(p_11_out_2),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_36_out_0(p_36_out_0),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_5_out(p_5_out),
        .p_8_out_4(p_8_out_4),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sig_halt_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg ));
DMA_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(E),
        .I1(\n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I17(I17),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I3(I3),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(p_44_out),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .axi_dma_tstvec(axi_dma_tstvec),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_dly_fast_incr3_out(ch1_dly_fast_incr3_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .p_11_out(p_11_out),
        .p_45_out(p_45_out));
DMA_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D(ftch_cmnd_data),
        .I1(I1),
        .I2(\n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I3(s_axis_updt_cmd_tdata),
        .O1(n_5_I_SG_AXI_DATAMOVER),
        .O2(n_16_I_SG_AXI_DATAMOVER),
        .O3(n_17_I_SG_AXI_DATAMOVER),
        .O4(n_18_I_SG_AXI_DATAMOVER),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out_0(p_36_out_0),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_halt_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_stream_rst(sig_stream_rst),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
DMA_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.CO(\I_FTCH_PNTR_MNGR/p_2_in ),
        .D(ftch_cmnd_data),
        .E(ftch_cmnd_wr),
        .I1(n_5_I_SG_AXI_DATAMOVER),
        .I14(I14),
        .I15(I15),
        .I2(n_271_I_SG_FETCH_QUEUE),
        .I3(I2),
        .I4(I4),
        .I5(\n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I6(n_270_I_SG_FETCH_QUEUE),
        .I7(nxtdesc),
        .O1(O1),
        .O2(p_58_out),
        .O3(n_48_I_SG_FETCH_MNGR),
        .O4(p_57_out),
        .O5(p_56_out),
        .O6(n_51_I_SG_FETCH_MNGR),
        .Q(ftch_error_addr_reg),
        .S(S),
        .SR(SR),
        .ch1_active_i(ch1_active_i),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_run_stop_d1(ch1_run_stop_d1),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_stale_descriptor(ch2_stale_descriptor),
        .dma_mm2s_error(dma_mm2s_error),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_16_out(p_16_out),
        .p_46_out(p_46_out),
        .p_48_out(p_48_out),
        .p_54_out(p_54_out),
        .p_59_out(p_59_out),
        .p_5_out(p_5_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .soft_reset(soft_reset));
DMA_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.CO(\I_FTCH_PNTR_MNGR/p_2_in ),
        .E(ftch_cmnd_wr),
        .I1(I1),
        .I16(I16),
        .I19(I19),
        .I2(\n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(I4),
        .O1(n_270_I_SG_FETCH_QUEUE),
        .O2(n_271_I_SG_FETCH_QUEUE),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .cyclic_enable(cyclic_enable),
        .data_concat(data_concat),
        .ftch_cmnd_data({I2,ftch_cmnd_data}),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch1_desc_available(m_axis_ftch1_desc_available),
        .m_axis_ftch1_tdata(m_axis_ftch1_tdata),
        .m_axis_ftch1_tdata_mcdma_new(m_axis_ftch1_tdata_mcdma_new),
        .m_axis_ftch1_tdata_new(m_axis_ftch1_tdata_new),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .out(nxtdesc),
        .p_36_out(p_36_out),
        .p_39_out(p_39_out),
        .p_40_out(p_40_out),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[10]_i_1 
       (.I0(updt_error_addr_reg[10]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[10]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O27),
        .O(\n_0_ftch_error_addr[10]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[11]_i_1 
       (.I0(updt_error_addr_reg[11]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[11]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O26),
        .O(\n_0_ftch_error_addr[11]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[12]_i_1 
       (.I0(updt_error_addr_reg[12]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[12]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O25),
        .O(\n_0_ftch_error_addr[12]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[13]_i_1 
       (.I0(updt_error_addr_reg[13]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[13]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O24),
        .O(\n_0_ftch_error_addr[13]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[14]_i_1 
       (.I0(updt_error_addr_reg[14]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[14]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O23),
        .O(\n_0_ftch_error_addr[14]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[15]_i_1 
       (.I0(updt_error_addr_reg[15]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[15]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O22),
        .O(\n_0_ftch_error_addr[15]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[16]_i_1 
       (.I0(updt_error_addr_reg[16]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[16]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O21),
        .O(\n_0_ftch_error_addr[16]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[17]_i_1 
       (.I0(updt_error_addr_reg[17]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[17]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O20),
        .O(\n_0_ftch_error_addr[17]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[18]_i_1 
       (.I0(updt_error_addr_reg[18]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[18]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O19),
        .O(\n_0_ftch_error_addr[18]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[19]_i_1 
       (.I0(updt_error_addr_reg[19]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[19]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O18),
        .O(\n_0_ftch_error_addr[19]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[20]_i_1 
       (.I0(updt_error_addr_reg[20]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[20]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O17),
        .O(\n_0_ftch_error_addr[20]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[21]_i_1 
       (.I0(updt_error_addr_reg[21]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[21]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O16),
        .O(\n_0_ftch_error_addr[21]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[22]_i_1 
       (.I0(updt_error_addr_reg[22]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[22]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O15),
        .O(\n_0_ftch_error_addr[22]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[23]_i_1 
       (.I0(updt_error_addr_reg[23]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[23]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O14),
        .O(\n_0_ftch_error_addr[23]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[24]_i_1 
       (.I0(updt_error_addr_reg[24]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[24]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O13),
        .O(\n_0_ftch_error_addr[24]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[25]_i_1 
       (.I0(updt_error_addr_reg[25]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[25]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O12),
        .O(\n_0_ftch_error_addr[25]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[26]_i_1 
       (.I0(updt_error_addr_reg[26]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[26]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O11),
        .O(\n_0_ftch_error_addr[26]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[27]_i_1 
       (.I0(updt_error_addr_reg[27]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[27]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O10),
        .O(\n_0_ftch_error_addr[27]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[28]_i_1 
       (.I0(updt_error_addr_reg[28]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[28]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O9),
        .O(\n_0_ftch_error_addr[28]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[29]_i_1 
       (.I0(updt_error_addr_reg[29]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[29]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O8),
        .O(\n_0_ftch_error_addr[29]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[30]_i_1 
       (.I0(updt_error_addr_reg[30]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[30]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O7),
        .O(\n_0_ftch_error_addr[30]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[31]_i_1 
       (.I0(updt_error_addr_reg[31]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[31]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O6),
        .O(\n_0_ftch_error_addr[31]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[6]_i_1 
       (.I0(updt_error_addr_reg[6]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[6]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O31),
        .O(\n_0_ftch_error_addr[6]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[7]_i_1 
       (.I0(updt_error_addr_reg[7]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[7]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O30),
        .O(\n_0_ftch_error_addr[7]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[8]_i_1 
       (.I0(updt_error_addr_reg[8]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[8]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O29),
        .O(\n_0_ftch_error_addr[8]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[9]_i_1 
       (.I0(updt_error_addr_reg[9]),
        .I1(n_51_I_SG_FETCH_MNGR),
        .I2(ftch_error_addr_reg[9]),
        .I3(\n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I4(n_48_I_SG_FETCH_MNGR),
        .I5(O28),
        .O(\n_0_ftch_error_addr[9]_i_1 ));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[10]_i_1 ),
        .Q(O27),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[11]_i_1 ),
        .Q(O26),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[12]_i_1 ),
        .Q(O25),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[13]_i_1 ),
        .Q(O24),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[14]_i_1 ),
        .Q(O23),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[15]_i_1 ),
        .Q(O22),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[16]_i_1 ),
        .Q(O21),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[17]_i_1 ),
        .Q(O20),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[18]_i_1 ),
        .Q(O19),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[19]_i_1 ),
        .Q(O18),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[20]_i_1 ),
        .Q(O17),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[21]_i_1 ),
        .Q(O16),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[22]_i_1 ),
        .Q(O15),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[23]_i_1 ),
        .Q(O14),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[24]_i_1 ),
        .Q(O13),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[25]_i_1 ),
        .Q(O12),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[26]_i_1 ),
        .Q(O11),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[27]_i_1 ),
        .Q(O10),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[28]_i_1 ),
        .Q(O9),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[29]_i_1 ),
        .Q(O8),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[30]_i_1 ),
        .Q(O7),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[31]_i_1 ),
        .Q(O6),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[6]_i_1 ),
        .Q(O31),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[7]_i_1 ),
        .Q(O30),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[8]_i_1 ),
        .Q(O29),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_ftch_error_addr[9]_i_1 ),
        .Q(O28),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module DMA_axi_sg_addr_cntl
   (m_axi_sg_arvalid,
    O1,
    O2,
    SR,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    sig_push_addr_reg1_out,
    sm_set_error,
    m_axi_sg_aclk,
    I1,
    sig_stream_rst,
    I2,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    I3,
    m_axi_sg_arready,
    Q,
    I4);
  output m_axi_sg_arvalid;
  output O1;
  output O2;
  output [0:0]SR;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input sig_push_addr_reg1_out;
  input sm_set_error;
  input m_axi_sg_aclk;
  input I1;
  input sig_stream_rst;
  input I2;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input I3;
  input m_axi_sg_arready;
  input [31:0]Q;
  input [1:0]I4;

  wire I1;
  wire I2;
  wire I3;
  wire [1:0]I4;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__0 ;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sm_set_error;

(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(I2),
        .I1(O1),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .O(O2));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(O1),
        .I2(I3),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I3),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_arready),
        .I4(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_arvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \sig_cmd_addr_reg[31]_i_1 
       (.I0(I3),
        .I1(O1),
        .I2(I2),
        .O(SR));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arready),
        .I2(sig_addr_reg_full),
        .I3(I3),
        .O(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_araddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_araddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_araddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_araddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_araddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_araddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[0]),
        .Q(m_axi_sg_arburst[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[1]),
        .Q(m_axi_sg_arburst[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__0 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module DMA_axi_sg_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    m_axi_sg_awvalid,
    sig_addr2wsc_cmd_fifo_empty,
    O1,
    O2,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_push_addr_reg1_out,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    I1,
    sig_stream_rst,
    I2,
    sig_data2all_tlast_error,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    I3,
    m_axi_sg_awready,
    Q,
    I4);
  output sig_addr2data_addr_posted;
  output m_axi_sg_awvalid;
  output sig_addr2wsc_cmd_fifo_empty;
  output O1;
  output O2;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_push_addr_reg1_out;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input I1;
  input sig_stream_rst;
  input I2;
  input sig_data2all_tlast_error;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input I3;
  input m_axi_sg_awready;
  input [31:0]Q;
  input [1:0]I4;

  wire I1;
  wire I2;
  wire I3;
  wire [1:0]I4;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire n_0_sig_addr_reg_empty_i_1__0;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_0_sig_next_addr_reg[31]_i_1__1 ;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
LUT5 #(
    .INIT(32'h02000000)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I2),
        .I2(sig_data2all_tlast_error),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .O(O1));
LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
     sig_addr_reg_empty_i_1__0
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I3),
        .I3(sig_addr_reg_full),
        .I4(m_axi_sg_awready),
        .I5(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1__0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I3),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_awvalid),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
LUT4 #(
    .INIT(16'h0200)) 
     sig_btt_is_zero_reg_i_3
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I2),
        .I2(sig_data2all_tlast_error),
        .I3(I3),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awready),
        .I2(sig_addr_reg_full),
        .I3(I3),
        .O(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[10]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[11]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[12]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[13]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[14]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[15]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[16]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[17]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[18]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[19]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[20]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[21]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[22]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[23]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[24]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[25]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[26]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[27]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[28]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[29]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_awaddr[30]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_awaddr[31]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[8]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[9]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[0]),
        .Q(m_axi_sg_awburst[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I4[1]),
        .Q(m_axi_sg_awburst[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[3]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[4]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[5]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[6]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[7]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[0]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize[1]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[2]),
        .R(\n_0_sig_next_addr_reg[31]_i_1__1 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module DMA_axi_sg_cmd_status
   (O1,
    O2,
    O3,
    sig_stat2wsc_status_ready,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O4,
    sig_cmd2mstr_cmd_valid,
    O5,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    p_18_out,
    sig_wsc2stat_status_valid,
    I1,
    I2,
    p_16_out,
    sig_cmd_reg_empty,
    I3,
    I4,
    m_axi_sg_aresetn,
    D,
    I5);
  output O1;
  output O2;
  output O3;
  output sig_stat2wsc_status_ready;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O4;
  output sig_cmd2mstr_cmd_valid;
  output O5;
  output [32:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input p_18_out;
  input sig_wsc2stat_status_valid;
  input I1;
  input I2;
  input p_16_out;
  input sig_cmd_reg_empty;
  input I3;
  input I4;
  input m_axi_sg_aresetn;
  input [3:0]D;
  input [27:0]I5;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [32:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_16_out;
  wire p_18_out;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

DMA_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I1(O1),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O5(O5),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
DMA_axi_sg_fifo I_CMD_FIFO
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module DMA_axi_sg_cmd_status_3
   (s_axis_ftch_cmd_tready,
    sig_stat2rsc_status_ready,
    O1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    O2,
    sig_cmd2mstr_cmd_valid,
    Q,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    sig_rsc2stat_status_valid,
    I1,
    I2,
    p_16_out,
    sig_cmd_reg_empty,
    I3,
    sig_btt_is_zero_reg,
    sig_init_reg2,
    sig_init_reg,
    I4,
    I5,
    sig_stream_rst,
    D,
    I6);
  output s_axis_ftch_cmd_tready;
  output sig_stat2rsc_status_ready;
  output O1;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output O2;
  output sig_cmd2mstr_cmd_valid;
  output [32:0]Q;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input sig_rsc2stat_status_valid;
  input I1;
  input I2;
  input p_16_out;
  input sig_cmd_reg_empty;
  input I3;
  input sig_btt_is_zero_reg;
  input sig_init_reg2;
  input sig_init_reg;
  input I4;
  input I5;
  input sig_stream_rst;
  input [3:0]D;
  input [25:0]I6;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [25:0]I6;
  wire O1;
  wire O2;
  wire [32:0]Q;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

DMA_axi_sg_fifo__parameterized0_4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I2(I2),
        .O1(sig_stat2rsc_status_ready),
        .O2(O1),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_16_out(p_16_out),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_fifo_5 I_CMD_FIFO
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O2(O2),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module DMA_axi_sg_datamover
   (m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    O1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    sig_halt_reg,
    m_axi_sg_wvalid,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O2,
    O3,
    O4,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_stream_rst,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    s_axis_ftch_cmd_tvalid,
    I1,
    p_18_out,
    I2,
    m_axi_sg_wready,
    p_3_in,
    p_36_out_0,
    p_2_in,
    m_axi_sg_bvalid,
    p_16_out,
    m_axi_sg_aresetn,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    m_axi_sg_awready,
    follower_full_mm2s,
    m_axi_sg_bresp,
    D,
    I3);
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output O1;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output sig_halt_reg;
  output m_axi_sg_wvalid;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O2;
  output O3;
  output O4;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input s_axis_ftch_cmd_tvalid;
  input I1;
  input p_18_out;
  input I2;
  input m_axi_sg_wready;
  input p_3_in;
  input p_36_out_0;
  input p_2_in;
  input m_axi_sg_bvalid;
  input p_16_out;
  input m_axi_sg_aresetn;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_awready;
  input follower_full_mm2s;
  input [1:0]m_axi_sg_bresp;
  input [25:0]D;
  input [27:0]I3;

  wire [25:0]D;
  wire I1;
  wire I2;
  wire [27:0]I3;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire follower_full_mm2s;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire \n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER ;
  wire p_16_out;
  wire p_18_out;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_halt_reg;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

DMA_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .I1(sig_halt_reg),
        .I2(I1),
        .I3(\n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER ),
        .O1(O1),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(s_axis_updt_cmd_tready),
        .O2(sig_halt_reg),
        .O3(O2),
        .O4(O3),
        .O5(O4),
        .O6(\n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER ),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_2_in(p_2_in),
        .p_36_out_0(p_36_out_0),
        .p_3_in(p_3_in),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stream_rst(sig_stream_rst),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo
   (O1,
    O2,
    O3,
    O4,
    sig_cmd2mstr_cmd_valid,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    p_18_out,
    I1,
    I2,
    sig_cmd_reg_empty,
    I3,
    I4,
    I5);
  output O1;
  output O2;
  output O3;
  output O4;
  output sig_cmd2mstr_cmd_valid;
  output [32:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input p_18_out;
  input I1;
  input I2;
  input sig_cmd_reg_empty;
  input I3;
  input I4;
  input [27:0]I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [32:0]Q;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2__0;
  wire n_0_sig_init_done_i_1;
  wire p_18_out;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_push_regfifo;
  wire sig_stream_rst;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(O3),
        .I1(p_18_out),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[0]),
        .Q(Q[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[1]),
        .Q(Q[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[2]),
        .Q(Q[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[3]),
        .Q(Q[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[4]),
        .Q(Q[9]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[5]),
        .Q(Q[10]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[6]),
        .Q(Q[11]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[7]),
        .Q(Q[12]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[8]),
        .Q(Q[13]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[9]),
        .Q(Q[14]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[10]),
        .Q(Q[15]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[11]),
        .Q(Q[16]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[12]),
        .Q(Q[17]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[13]),
        .Q(Q[18]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[14]),
        .Q(Q[19]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[15]),
        .Q(Q[20]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[16]),
        .Q(Q[21]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[17]),
        .Q(Q[22]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[18]),
        .Q(Q[23]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[19]),
        .Q(Q[24]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[20]),
        .Q(Q[25]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[21]),
        .Q(Q[26]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[22]),
        .Q(Q[27]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[23]),
        .Q(Q[28]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[24]),
        .Q(Q[29]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[25]),
        .Q(Q[30]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[26]),
        .Q(Q[31]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I5[27]),
        .Q(Q[32]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(sig_stream_rst));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(I1),
        .I1(O3),
        .I2(p_18_out),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EA00)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(p_18_out),
        .I2(O3),
        .I3(I2),
        .I4(I1),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2__0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .I4(I3),
        .I5(I4),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .O(n_0_sig_btt_is_zero_reg_i_2__0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(O1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(O1),
        .Q(O2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo_5
   (s_axis_ftch_cmd_tready,
    O2,
    sig_cmd2mstr_cmd_valid,
    Q,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    I1,
    I2,
    sig_cmd_reg_empty,
    I3,
    sig_btt_is_zero_reg,
    sig_init_reg2,
    sig_init_reg,
    I4,
    I5,
    sig_stream_rst,
    I6);
  output s_axis_ftch_cmd_tready;
  output O2;
  output sig_cmd2mstr_cmd_valid;
  output [32:0]Q;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input I1;
  input I2;
  input sig_cmd_reg_empty;
  input I3;
  input sig_btt_is_zero_reg;
  input sig_init_reg2;
  input sig_init_reg;
  input I4;
  input I5;
  input sig_stream_rst;
  input [25:0]I6;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [25:0]I6;
  wire O2;
  wire [32:0]Q;
  wire m_axi_sg_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2;
  wire n_0_sig_init_done_i_1;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_stream_rst;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_ftch_cmd_tready),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[0]),
        .Q(Q[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[1]),
        .Q(Q[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[2]),
        .Q(Q[9]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[3]),
        .Q(Q[10]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[4]),
        .Q(Q[11]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[5]),
        .Q(Q[12]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[6]),
        .Q(Q[13]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[7]),
        .Q(Q[14]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[8]),
        .Q(Q[15]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[9]),
        .Q(Q[16]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[10]),
        .Q(Q[17]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[11]),
        .Q(Q[18]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[12]),
        .Q(Q[19]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[13]),
        .Q(Q[20]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[14]),
        .Q(Q[21]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[15]),
        .Q(Q[22]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[16]),
        .Q(Q[23]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[17]),
        .Q(Q[24]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[18]),
        .Q(Q[25]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[19]),
        .Q(Q[26]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[20]),
        .Q(Q[27]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[21]),
        .Q(Q[28]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[22]),
        .Q(Q[29]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[23]),
        .Q(Q[30]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[24]),
        .Q(Q[31]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(I6[25]),
        .Q(Q[32]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(sig_stream_rst));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(I1),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0CC8888CCCC8888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(I4),
        .I3(I5),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_cmd_reg_empty),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .I4(I3),
        .I5(sig_btt_is_zero_reg),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .O(n_0_sig_btt_is_zero_reg_i_2));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo__parameterized0
   (O1,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O5,
    m_axi_sg_aclk,
    sig_wsc2stat_status_valid,
    I2,
    p_16_out,
    m_axi_sg_aresetn,
    O2,
    I1,
    sig_stream_rst,
    D);
  output O1;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O5;
  input m_axi_sg_aclk;
  input sig_wsc2stat_status_valid;
  input I2;
  input p_16_out;
  input m_axi_sg_aresetn;
  input O2;
  input I1;
  input sig_stream_rst;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O5;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_push_regfifo;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(I1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[4]),
        .I1(m_axis_updt_sts_tdata[6]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[7]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(m_axi_sg_aresetn),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
LUT2 #(
    .INIT(4'h8)) 
     updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo__parameterized0_4
   (O1,
    O2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_aclk,
    sig_rsc2stat_status_valid,
    I2,
    p_16_out,
    sig_init_reg2,
    sig_init_reg,
    sig_stream_rst,
    D);
  output O1;
  output O2;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  input m_axi_sg_aclk;
  input sig_rsc2stat_status_valid;
  input I2;
  input p_16_out;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_stream_rst;
  input [3:0]D;

  wire [3:0]D;
  wire I2;
  wire O1;
  wire O2;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:4]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_ftch_sts_tdata[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(I2),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_done_i_1
       (.I0(m_axis_ftch_sts_tdata[7]),
        .I1(m_axis_ftch_sts_tvalid),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_interr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[4]),
        .O(ftch_interr_i));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo__parameterized1
   (m_axi_sg_bready,
    Q,
    O1,
    O2,
    O3,
    m_axi_sg_aclk,
    I1,
    I2,
    sig_coelsc_reg_empty,
    O5,
    m_axi_sg_bvalid,
    I3,
    out,
    D,
    m_axi_sg_bresp,
    sig_stream_rst,
    sig_init_reg2,
    sig_init_reg);
  output m_axi_sg_bready;
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O3;
  input m_axi_sg_aclk;
  input I1;
  input I2;
  input sig_coelsc_reg_empty;
  input [0:0]O5;
  input m_axi_sg_bvalid;
  input I3;
  input [0:0]out;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input sig_stream_rst;
  input sig_init_reg2;
  input sig_init_reg;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O5;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_stream_rst;

DMA_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module DMA_axi_sg_fifo__parameterized2
   (O1,
    O2,
    O3,
    O4,
    O5,
    out,
    sig_push_coelsc_reg,
    O6,
    p_4_out,
    O7,
    sig_inhibit_rdy_n,
    O8,
    O9,
    m_axi_sg_aclk,
    sig_wr_fifo,
    sig_wdc_statcnt,
    I1,
    I2,
    Q,
    sig_coelsc_reg_empty,
    D,
    I3,
    sig_push_to_wsc,
    I4,
    in,
    sig_stream_rst,
    sig_init_reg2,
    sig_init_reg);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]O5;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output O6;
  output p_4_out;
  output O7;
  output sig_inhibit_rdy_n;
  output O8;
  output O9;
  input m_axi_sg_aclk;
  input sig_wr_fifo;
  input [2:0]sig_wdc_statcnt;
  input I1;
  input I2;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]I3;
  input sig_push_to_wsc;
  input I4;
  input [2:0]in;
  input sig_stream_rst;
  input sig_init_reg2;
  input sig_init_reg;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wr_fifo;

DMA_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_statcnt(sig_wdc_statcnt),
        .sig_wr_fifo(sig_wr_fifo));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I4),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module DMA_axi_sg_ftch_cmdsts_if
   (p_16_out,
    ftch_done,
    ftch_decerr,
    ftch_interr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    mm2s_halted_set0,
    mm2s_stop_i,
    O1,
    D,
    m_axi_sg_aresetn,
    m_axi_sg_aclk,
    SR,
    I1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    mm2s_halt_cmplt,
    mm2s_all_idle,
    I4,
    I3,
    dma_mm2s_error,
    I5,
    soft_reset,
    Q,
    s_axis_ftch_cmd_tready);
  output p_16_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_interr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output mm2s_halted_set0;
  output mm2s_stop_i;
  output O1;
  output [0:0]D;
  input m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input I1;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input mm2s_halt_cmplt;
  input mm2s_all_idle;
  input I4;
  input [0:0]I3;
  input dma_mm2s_error;
  input I5;
  input soft_reset;
  input [1:0]Q;
  input s_axis_ftch_cmd_tready;

  wire [0:0]D;
  wire I1;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire [1:0]Q;
  wire [0:0]SR;
  wire dma_mm2s_error;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_early;
  wire ftch_interr;
  wire ftch_interr_i;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_all_idle;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_stop_i;
  wire n_0_ftch_error_early_i_1;
  wire n_0_ftch_error_i_1;
  wire n_0_mm2s_halted_set_i_2;
  wire n_0_s_axis_ftch_cmd_tvalid_i_1;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [1:1]sg_rresp;
  wire sg_rvalid;
  wire soft_reset;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_1 
       (.I0(ftch_error_early),
        .I1(I3),
        .I2(O1),
        .I3(dma_mm2s_error),
        .I4(I5),
        .I5(soft_reset),
        .O(mm2s_stop_i));
LUT4 #(
    .INIT(16'hFFF4)) 
     \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(O1),
        .O(D));
FDRE #(
    .INIT(1'b0)) 
     ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ftch_done),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     ftch_error_early_i_1
       (.I0(sg_rvalid),
        .I1(sg_rresp),
        .I2(ftch_error_early),
        .O(n_0_ftch_error_early_i_1));
FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ftch_error_early_i_1),
        .Q(ftch_error_early),
        .R(SR));
LUT4 #(
    .INIT(16'hFFFE)) 
     ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_interr),
        .I2(ftch_slverr),
        .I3(O1),
        .O(n_0_ftch_error_i_1));
FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_ftch_error_i_1),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_interr_i),
        .Q(ftch_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_aresetn),
        .Q(p_16_out),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00E0)) 
     mm2s_halted_set_i_1
       (.I0(n_0_mm2s_halted_set_i_2),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_all_idle),
        .I3(I4),
        .O(mm2s_halted_set0));
LUT6 #(
    .INIT(64'h0000000100010001)) 
     mm2s_halted_set_i_2
       (.I0(soft_reset),
        .I1(I5),
        .I2(dma_mm2s_error),
        .I3(O1),
        .I4(I3),
        .I5(ftch_error_early),
        .O(n_0_mm2s_halted_set_i_2));
LUT6 #(
    .INIT(64'h1000FF0010001000)) 
     s_axis_ftch_cmd_tvalid_i_1
       (.I0(O1),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_sg_aresetn),
        .I4(s_axis_ftch_cmd_tready),
        .I5(s_axis_ftch_cmd_tvalid),
        .O(n_0_s_axis_ftch_cmd_tvalid_i_1));
FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_s_axis_ftch_cmd_tvalid_i_1),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module DMA_axi_sg_ftch_mngr
   (ch2_ftch_active,
    p_54_out,
    ch1_active_i,
    ch2_stale_descriptor,
    out,
    O1,
    p_16_out,
    p_59_out,
    ch1_sg_idle,
    s_axis_ftch_cmd_tvalid,
    CO,
    mm2s_halted_set0,
    mm2s_stop_i,
    p_5_out,
    E,
    O2,
    O3,
    O4,
    O5,
    O6,
    sg_ftch_error0,
    D,
    Q,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    SR,
    I1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    I2,
    S,
    mm2s_halt_cmplt,
    mm2s_all_idle,
    I4,
    I3,
    dma_mm2s_error,
    I5,
    soft_reset,
    I14,
    p_48_out,
    p_46_out,
    I6,
    I7,
    ch1_nxtdesc_wren,
    I15,
    ch1_ftch_queue_empty,
    s_axis_ftch_cmd_tready,
    ftch_stale_desc,
    ch1_run_stop_d1);
  output ch2_ftch_active;
  output p_54_out;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output [1:0]out;
  output [31:0]O1;
  output p_16_out;
  output p_59_out;
  output ch1_sg_idle;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]CO;
  output mm2s_halted_set0;
  output mm2s_stop_i;
  output p_5_out;
  output [0:0]E;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sg_ftch_error0;
  output [25:0]D;
  output [25:0]Q;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input [0:0]SR;
  input I1;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input I2;
  input [0:0]S;
  input mm2s_halt_cmplt;
  input mm2s_all_idle;
  input I4;
  input [0:0]I3;
  input dma_mm2s_error;
  input I5;
  input soft_reset;
  input [23:0]I14;
  input p_48_out;
  input p_46_out;
  input I6;
  input [31:0]I7;
  input ch1_nxtdesc_wren;
  input [25:0]I15;
  input ch1_ftch_queue_empty;
  input s_axis_ftch_cmd_tready;
  input ftch_stale_desc;
  input ch1_run_stop_d1;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire [23:0]I14;
  wire [25:0]I15;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [31:0]I7;
  wire [31:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [25:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ch1_active_i;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_stale_descriptor;
  wire dma_mm2s_error;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_interr;
  wire ftch_interr_i;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_all_idle;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_stop_i;
  wire [1:0]out;
  wire p_16_out;
  wire p_46_out;
  wire p_48_out;
  wire p_54_out;
  wire p_59_out;
  wire p_5_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire soft_reset;

DMA_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .I1(I1),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(p_5_out),
        .Q(ftch_cs),
        .SR(SR),
        .dma_mm2s_error(dma_mm2s_error),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_stop_i(mm2s_stop_i),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .soft_reset(soft_reset));
DMA_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(CO),
        .D(D),
        .I14(I14),
        .I15(I15),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .O1(O1),
        .S(S),
        .SR(SR),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_run_stop_d1(ch1_run_stop_d1),
        .ch1_sg_idle(ch1_sg_idle),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .out(out));
DMA_axi_sg_ftch_sm I_FTCH_SG
       (.D(ftch_ns),
        .E(E),
        .I1(p_5_out),
        .I2(D),
        .I3(I3),
        .I6(I6),
        .O1(ch2_ftch_active),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(Q),
        .Q(ftch_cs),
        .SR(SR),
        .ch1_active_i(ch1_active_i),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_stale_descriptor(ch2_stale_descriptor),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_46_out(p_46_out),
        .p_48_out(p_48_out),
        .p_54_out(p_54_out),
        .p_59_out(p_59_out),
        .sg_ftch_error0(sg_ftch_error0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module DMA_axi_sg_ftch_pntr
   (out,
    O1,
    ch1_sg_idle,
    CO,
    D,
    I2,
    m_axi_sg_aclk,
    S,
    I14,
    I3,
    I7,
    ch1_nxtdesc_wren,
    I15,
    ch1_run_stop_d1,
    I4,
    m_axi_sg_aresetn,
    SR);
  output [1:0]out;
  output [31:0]O1;
  output ch1_sg_idle;
  output [0:0]CO;
  output [25:0]D;
  input I2;
  input m_axi_sg_aclk;
  input [0:0]S;
  input [23:0]I14;
  input [0:0]I3;
  input [31:0]I7;
  input ch1_nxtdesc_wren;
  input [25:0]I15;
  input ch1_run_stop_d1;
  input I4;
  input m_axi_sg_aresetn;
  input [0:0]SR;

  wire [0:0]CO;
  wire [25:0]D;
  wire [23:0]I14;
  wire [25:0]I15;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire [31:0]I7;
  wire [31:0]O1;
  wire [0:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire [31:0]ch1_fetch_address_i;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED ;

  assign out[1:0] = ch1_fetch_address_i[31:30];
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 
       (.I0(ch1_fetch_address_i[0]),
        .I1(I7[0]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(I15[4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[10]),
        .I4(ch1_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(I15[5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[11]),
        .I4(ch1_fetch_address_i[11]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(I15[6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[12]),
        .I4(ch1_fetch_address_i[12]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(I15[7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[13]),
        .I4(ch1_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(I15[8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[14]),
        .I4(ch1_fetch_address_i[14]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(I15[9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[15]),
        .I4(ch1_fetch_address_i[15]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(I15[10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[16]),
        .I4(ch1_fetch_address_i[16]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(I15[11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[17]),
        .I4(ch1_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(I15[12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[18]),
        .I4(ch1_fetch_address_i[18]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(I15[13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[19]),
        .I4(ch1_fetch_address_i[19]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 
       (.I0(ch1_fetch_address_i[1]),
        .I1(I7[1]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(I15[14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[20]),
        .I4(ch1_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(I15[15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[21]),
        .I4(ch1_fetch_address_i[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(I15[16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[22]),
        .I4(ch1_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(I15[17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[23]),
        .I4(ch1_fetch_address_i[23]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(I15[18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[24]),
        .I4(ch1_fetch_address_i[24]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(I15[19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[25]),
        .I4(ch1_fetch_address_i[25]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(I15[20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[26]),
        .I4(ch1_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(I15[21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[27]),
        .I4(ch1_fetch_address_i[27]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(I15[22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[28]),
        .I4(ch1_fetch_address_i[28]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(I15[23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[29]),
        .I4(ch1_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 
       (.I0(ch1_fetch_address_i[2]),
        .I1(I7[2]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(I15[24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[30]),
        .I4(ch1_fetch_address_i[30]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(I15[25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[31]),
        .I4(ch1_fetch_address_i[31]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 
       (.I0(ch1_fetch_address_i[3]),
        .I1(I7[3]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 
       (.I0(ch1_fetch_address_i[4]),
        .I1(I7[4]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ));
LUT4 #(
    .INIT(16'hC0CA)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 
       (.I0(ch1_fetch_address_i[5]),
        .I1(I7[5]),
        .I2(ch1_nxtdesc_wren),
        .I3(ch1_use_crntdesc),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(I15[0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[6]),
        .I4(ch1_fetch_address_i[6]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(I15[1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[7]),
        .I4(ch1_fetch_address_i[7]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(I15[2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[8]),
        .I4(ch1_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(I15[3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I7[9]),
        .I4(ch1_fetch_address_i[9]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ),
        .Q(ch1_fetch_address_i[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ),
        .Q(ch1_fetch_address_i[10]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ),
        .Q(ch1_fetch_address_i[11]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ),
        .Q(ch1_fetch_address_i[12]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ),
        .Q(ch1_fetch_address_i[13]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ),
        .Q(ch1_fetch_address_i[14]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ),
        .Q(ch1_fetch_address_i[15]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ),
        .Q(ch1_fetch_address_i[16]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ),
        .Q(ch1_fetch_address_i[17]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ),
        .Q(ch1_fetch_address_i[18]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ),
        .Q(ch1_fetch_address_i[19]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ),
        .Q(ch1_fetch_address_i[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ),
        .Q(ch1_fetch_address_i[20]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ),
        .Q(ch1_fetch_address_i[21]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ),
        .Q(ch1_fetch_address_i[22]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ),
        .Q(ch1_fetch_address_i[23]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ),
        .Q(ch1_fetch_address_i[24]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ),
        .Q(ch1_fetch_address_i[25]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ),
        .Q(ch1_fetch_address_i[26]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ),
        .Q(ch1_fetch_address_i[27]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ),
        .Q(ch1_fetch_address_i[28]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ),
        .Q(ch1_fetch_address_i[29]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ),
        .Q(ch1_fetch_address_i[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ),
        .Q(ch1_fetch_address_i[30]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ),
        .Q(ch1_fetch_address_i[31]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ),
        .Q(ch1_fetch_address_i[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ),
        .Q(ch1_fetch_address_i[4]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ),
        .Q(ch1_fetch_address_i[5]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ),
        .Q(ch1_fetch_address_i[6]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ),
        .Q(ch1_fetch_address_i[7]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ),
        .Q(ch1_fetch_address_i[8]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ),
        .Q(ch1_fetch_address_i[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 
       (.I0(ch1_fetch_address_i[19]),
        .I1(I14[13]),
        .I2(ch1_fetch_address_i[18]),
        .I3(I14[12]),
        .I4(I14[14]),
        .I5(ch1_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 
       (.I0(ch1_fetch_address_i[16]),
        .I1(I14[10]),
        .I2(ch1_fetch_address_i[15]),
        .I3(I14[9]),
        .I4(I14[11]),
        .I5(ch1_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 
       (.I0(ch1_fetch_address_i[14]),
        .I1(I14[8]),
        .I2(ch1_fetch_address_i[12]),
        .I3(I14[6]),
        .I4(I14[7]),
        .I5(ch1_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 
       (.I0(ch1_fetch_address_i[11]),
        .I1(I14[5]),
        .I2(ch1_fetch_address_i[9]),
        .I3(I14[3]),
        .I4(I14[4]),
        .I5(ch1_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 
       (.I0(ch1_fetch_address_i[7]),
        .I1(I14[1]),
        .I2(ch1_fetch_address_i[6]),
        .I3(I14[0]),
        .I4(I14[2]),
        .I5(ch1_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 
       (.I0(ch1_fetch_address_i[4]),
        .I1(ch1_fetch_address_i[3]),
        .I2(ch1_fetch_address_i[5]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 ));
LUT3 #(
    .INIT(8'h01)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 
       (.I0(ch1_fetch_address_i[1]),
        .I1(ch1_fetch_address_i[0]),
        .I2(ch1_fetch_address_i[2]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 
       (.I0(ch1_fetch_address_i[28]),
        .I1(I14[22]),
        .I2(ch1_fetch_address_i[27]),
        .I3(I14[21]),
        .I4(I14[23]),
        .I5(ch1_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 
       (.I0(ch1_fetch_address_i[25]),
        .I1(I14[19]),
        .I2(ch1_fetch_address_i[24]),
        .I3(I14[18]),
        .I4(I14[20]),
        .I5(ch1_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 
       (.I0(ch1_fetch_address_i[23]),
        .I1(I14[17]),
        .I2(ch1_fetch_address_i[21]),
        .I3(I14[15]),
        .I4(I14[16]),
        .I5(ch1_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ));
FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(ch1_sg_idle),
        .R(1'b0));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED [3],CO,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,S,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 
       (.CI(1'b0),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 }));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_run_stop_d1),
        .I2(I4),
        .I3(m_axi_sg_aresetn),
        .I4(ch1_nxtdesc_wren),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_10 
       (.I0(I3),
        .I1(ch1_fetch_address_i[24]),
        .O(D[18]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_11 
       (.I0(I3),
        .I1(ch1_fetch_address_i[23]),
        .O(D[17]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_12 
       (.I0(I3),
        .I1(ch1_fetch_address_i[22]),
        .O(D[16]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_13 
       (.I0(I3),
        .I1(ch1_fetch_address_i[21]),
        .O(D[15]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_14 
       (.I0(I3),
        .I1(ch1_fetch_address_i[20]),
        .O(D[14]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_15 
       (.I0(I3),
        .I1(ch1_fetch_address_i[19]),
        .O(D[13]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_16 
       (.I0(I3),
        .I1(ch1_fetch_address_i[18]),
        .O(D[12]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_17 
       (.I0(I3),
        .I1(ch1_fetch_address_i[17]),
        .O(D[11]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_18 
       (.I0(I3),
        .I1(ch1_fetch_address_i[16]),
        .O(D[10]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_19 
       (.I0(I3),
        .I1(ch1_fetch_address_i[15]),
        .O(D[9]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_20 
       (.I0(I3),
        .I1(ch1_fetch_address_i[14]),
        .O(D[8]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_21 
       (.I0(I3),
        .I1(ch1_fetch_address_i[13]),
        .O(D[7]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_22 
       (.I0(I3),
        .I1(ch1_fetch_address_i[12]),
        .O(D[6]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_23 
       (.I0(I3),
        .I1(ch1_fetch_address_i[11]),
        .O(D[5]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_24 
       (.I0(I3),
        .I1(ch1_fetch_address_i[10]),
        .O(D[4]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_25 
       (.I0(I3),
        .I1(ch1_fetch_address_i[9]),
        .O(D[3]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_26 
       (.I0(I3),
        .I1(ch1_fetch_address_i[8]),
        .O(D[2]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_27 
       (.I0(I3),
        .I1(ch1_fetch_address_i[7]),
        .O(D[1]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_28 
       (.I0(I3),
        .I1(ch1_fetch_address_i[6]),
        .O(D[0]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_3 
       (.I0(I3),
        .I1(ch1_fetch_address_i[31]),
        .O(D[25]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_4 
       (.I0(I3),
        .I1(ch1_fetch_address_i[30]),
        .O(D[24]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_5 
       (.I0(I3),
        .I1(ch1_fetch_address_i[29]),
        .O(D[23]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_6 
       (.I0(I3),
        .I1(ch1_fetch_address_i[28]),
        .O(D[22]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_7 
       (.I0(I3),
        .I1(ch1_fetch_address_i[27]),
        .O(D[21]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_8 
       (.I0(I3),
        .I1(ch1_fetch_address_i[26]),
        .O(D[20]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_9 
       (.I0(I3),
        .I1(ch1_fetch_address_i[25]),
        .O(D[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O1[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(O1[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O1[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O1[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O1[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O1[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O1[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O1[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O1[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O1[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O1[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O1[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(O1[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(O1[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(O1[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(O1[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(O1[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(O1[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(O1[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(O1[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(O1[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(O1[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(O1[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(O1[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(O1[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(O1[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(O1[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(O1[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(O1[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O1[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O1[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O1[22]));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module DMA_axi_sg_ftch_q_mngr
   (ch1_ftch_queue_empty,
    m_axis_ftch1_tdata,
    p_40_out,
    p_39_out,
    m_axis_ftch1_tdata_new,
    m_axis_ftch1_tdata_mcdma_new,
    p_36_out,
    m_axis_ftch1_desc_available,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tlast,
    out,
    ch1_nxtdesc_wren,
    ftch_stale_desc,
    O1,
    O2,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_sg_aresetn,
    I1,
    mm2s_desc_flush,
    ftch_cmnd_data,
    ch2_ftch_active,
    E,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    data_concat,
    m_axis_mm2s_ftch_tready,
    m_axis_mm2s_cntrl_tready,
    SR,
    ch1_sg_idle,
    I4,
    I2,
    CO,
    tailpntr_updated_d1,
    tailpntr_updated_d2,
    I16,
    cyclic_enable,
    I19);
  output ch1_ftch_queue_empty;
  output [31:0]m_axis_ftch1_tdata;
  output p_40_out;
  output p_39_out;
  output [96:0]m_axis_ftch1_tdata_new;
  output [63:0]m_axis_ftch1_tdata_mcdma_new;
  output p_36_out;
  output m_axis_ftch1_desc_available;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]out;
  output ch1_nxtdesc_wren;
  output ftch_stale_desc;
  output O1;
  output O2;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_sg_aresetn;
  input I1;
  input mm2s_desc_flush;
  input [26:0]ftch_cmnd_data;
  input ch2_ftch_active;
  input [0:0]E;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [0:0]data_concat;
  input m_axis_mm2s_ftch_tready;
  input m_axis_mm2s_cntrl_tready;
  input [0:0]SR;
  input ch1_sg_idle;
  input I4;
  input I2;
  input [0:0]CO;
  input tailpntr_updated_d1;
  input tailpntr_updated_d2;
  input I16;
  input cyclic_enable;
  input I19;

  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I16;
  wire I19;
  wire I2;
  wire I4;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_queue_full;
  wire ch1_ftch_tready;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_ftch_queue_full;
(* MARK_DEBUG *)   wire [7:0]counter;
  wire cyclic_enable;
  wire [0:0]data_concat;
(* MARK_DEBUG *)   wire data_concat_tlast;
(* MARK_DEBUG *)   wire data_concat_valid;
  wire [26:0]ftch_cmnd_data;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_mm2s_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch1_desc_available;
  wire [31:0]m_axis_ftch1_tdata;
  wire [63:0]m_axis_ftch1_tdata_mcdma_new;
  wire [96:0]m_axis_ftch1_tdata_new;
  wire m_axis_ftch2_desc_available;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_ftch_tready;
  wire mm2s_desc_flush;
  wire \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ;
  wire \n_0_counter[0]_i_1 ;
  wire \n_0_counter[7]_i_1 ;
  wire \n_0_nxtdesc_int[0]_i_1 ;
  wire \n_0_nxtdesc_int[1]_i_1 ;
  wire \n_0_nxtdesc_int[2]_i_1 ;
  wire \n_0_nxtdesc_int[3]_i_1 ;
  wire \n_0_nxtdesc_int[4]_i_1 ;
  wire \n_0_nxtdesc_int[5]_i_1 ;
(* MARK_DEBUG *)   wire [31:0]nxtdesc_int;
  wire [63:0]p_10_out;
  wire [96:0]p_11_out__0;
  wire p_12_out;
  wire p_13_out;
  wire [31:0]p_14_out;
  wire p_2_out;
  wire p_36_out;
  wire p_39_out;
  wire [63:0]p_3_out;
  wire p_40_out;
  wire p_4_out;
  wire p_5_out;
  wire p_8_out;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
(* MARK_DEBUG *)   wire tlast_new;
(* MARK_DEBUG *)   wire tvalid_new;

  assign out[31:0] = nxtdesc_int;
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \DMA_REG2.data_concat_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(counter[6]),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[63]),
        .R(SR));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(ftch_cmnd_data[26]),
        .I1(counter[1]),
        .I2(m_axi_sg_rvalid),
        .O(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFF0FFFFF8808)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(CO),
        .I2(tailpntr_updated_d1),
        .I3(tailpntr_updated_d2),
        .I4(I16),
        .I5(ch1_sg_idle),
        .O(O2));
(* C_ASYNC = "0" *) 
   (* C_AXIS_IS_ASYNC = "0" *) 
   (* C_ENABLE_CDMA = "0" *) 
   (* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_S2MM = "0" *) 
   (* C_M_AXIS_SG_TDATA_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_SG2_WORDS_TO_FETCH = "8" *) 
   (* C_SG_FTCH_DESC2QUEUE = "4" *) 
   (* C_SG_WORDS_TO_FETCH = "8" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   DMA_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.ch1_cntrl_strm_stop(1'b0),
        .ch2_sg_idle(1'b0),
        .data_concat({data_concat,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_3_out}),
        .data_concat_mcdma({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .data_concat_tlast(data_concat_tlast),
        .data_concat_valid(data_concat_valid),
        .desc1_flush(mm2s_desc_flush),
        .desc2_flush(1'b0),
        .ftch1_active(ftch_cmnd_data[26]),
        .ftch1_pause(ch1_ftch_pause),
        .ftch1_queue_empty(ch1_ftch_queue_empty),
        .ftch1_queue_full(ch1_ftch_queue_full),
        .ftch2_active(ch2_ftch_active),
        .ftch2_pause(ch2_ftch_pause),
        .ftch2_queue_empty(ch2_ftch_queue_empty),
        .ftch2_queue_full(ch2_ftch_queue_full),
        .ftch_cmnd_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ftch_cmnd_data,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ftch_cmnd_wr(E),
        .m_axi_primary_aclk(m_axi_mm2s_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis1_mm2s_tready(ch1_ftch_tready),
        .m_axis2_mm2s_tready(p_2_out),
        .m_axis_ftch1_desc_available(m_axis_ftch1_desc_available),
        .m_axis_ftch1_tdata(m_axis_ftch1_tdata),
        .m_axis_ftch1_tdata_mcdma_new(m_axis_ftch1_tdata_mcdma_new),
        .m_axis_ftch1_tdata_new(m_axis_ftch1_tdata_new),
        .m_axis_ftch1_tlast(p_39_out),
        .m_axis_ftch1_tready(m_axis_mm2s_ftch_tready),
        .m_axis_ftch1_tvalid(p_40_out),
        .m_axis_ftch1_tvalid_new(p_36_out),
        .m_axis_ftch2_desc_available(m_axis_ftch2_desc_available),
        .m_axis_ftch2_tdata(p_14_out),
        .m_axis_ftch2_tdata_mcdma_new(p_10_out),
        .m_axis_ftch2_tdata_new(p_11_out__0),
        .m_axis_ftch2_tlast(p_12_out),
        .m_axis_ftch2_tready(1'b0),
        .m_axis_ftch2_tvalid(p_13_out),
        .m_axis_ftch2_tvalid_new(p_8_out),
        .m_axis_ftch_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_tdata(m_axi_sg_rdata),
        .m_axis_mm2s_tlast(m_axi_sg_rlast),
        .m_axis_mm2s_tvalid(m_axi_sg_rvalid),
        .next_bd(nxtdesc_int),
        .p_reset_n(I1),
        .sof_ftch_desc(1'b0),
        .writing1_curdesc_out(p_5_out),
        .writing2_curdesc_out(p_4_out),
        .writing_nxtdesc_in(1'b0));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(counter[7]),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rdata[31]),
        .I3(m_axi_sg_aresetn),
        .I4(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ),
        .I5(cyclic_enable),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ));
LUT6 #(
    .INIT(64'h7777777077777777)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(mm2s_desc_flush),
        .I1(ftch_cmnd_data[26]),
        .I2(E),
        .I3(p_4_out),
        .I4(p_5_out),
        .I5(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 
       (.I0(ch1_ftch_tready),
        .I1(ftch_cmnd_data[26]),
        .I2(ch2_ftch_active),
        .I3(p_2_out),
        .I4(counter[1]),
        .I5(counter[0]),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ));
FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBF8F)) 
     \counter[0]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_aresetn),
        .I3(counter[0]),
        .O(\n_0_counter[0]_i_1 ));
LUT3 #(
    .INIT(8'hB3)) 
     \counter[7]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .O(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_counter[0]_i_1 ),
        .Q(counter[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[0]),
        .Q(counter[1]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[1]),
        .Q(counter[2]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[2]),
        .Q(counter[3]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[3]),
        .Q(counter[4]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[4]),
        .Q(counter[5]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[5]),
        .Q(counter[6]),
        .R(\n_0_counter[7]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I19),
        .D(counter[6]),
        .Q(counter[7]),
        .R(\n_0_counter[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
     \ftch_cs[0]_i_2 
       (.I0(mm2s_desc_flush),
        .I1(ch1_ftch_queue_full),
        .I2(ch1_sg_idle),
        .I3(ch1_ftch_pause),
        .I4(I4),
        .I5(I2),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(tlast_new),
        .O(data_concat_tlast));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(tvalid_new),
        .O(data_concat_valid));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[0]_i_1 
       (.I0(nxtdesc_int[0]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[0]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[1]_i_1 
       (.I0(nxtdesc_int[1]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[1]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[2]_i_1 
       (.I0(nxtdesc_int[2]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[2]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(counter[0]),
        .O(lsbnxtdesc_tready));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[3]_i_1 
       (.I0(nxtdesc_int[3]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[3]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[4]_i_1 
       (.I0(nxtdesc_int[4]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[4]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[5]_i_1 
       (.I0(nxtdesc_int[5]),
        .I1(m_axi_sg_aresetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[5]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[0]_i_1 ),
        .Q(nxtdesc_int[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[1]_i_1 ),
        .Q(nxtdesc_int[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[2]_i_1 ),
        .Q(nxtdesc_int[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[3]_i_1 ),
        .Q(nxtdesc_int[3]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[4]_i_1 ),
        .Q(nxtdesc_int[4]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[5]_i_1 ),
        .Q(nxtdesc_int[5]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int[9]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     tlast_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tlast_new));
LUT2 #(
    .INIT(4'h8)) 
     tvalid_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[7]),
        .O(tvalid_new));
endmodule

(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXIS_SG_TDATA_WIDTH = "32" *) (* C_SG_FTCH_DESC2QUEUE = "4" *) 
(* C_SG_WORDS_TO_FETCH = "8" *) (* C_SG2_WORDS_TO_FETCH = "8" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_S2MM = "0" *) (* C_ENABLE_CDMA = "0" *) 
(* C_AXIS_IS_ASYNC = "0" *) (* C_ASYNC = "0" *) (* C_FAMILY = "virtex7" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module DMA_axi_sg_ftch_queue
   (m_axi_sg_aclk,
    m_axi_primary_aclk,
    m_axi_sg_aresetn,
    p_reset_n,
    ch2_sg_idle,
    desc1_flush,
    ch1_cntrl_strm_stop,
    desc2_flush,
    ftch1_active,
    ftch2_active,
    ftch1_queue_empty,
    ftch2_queue_empty,
    ftch1_queue_full,
    ftch2_queue_full,
    ftch1_pause,
    ftch2_pause,
    writing_nxtdesc_in,
    writing1_curdesc_out,
    writing2_curdesc_out,
    ftch_cmnd_wr,
    ftch_cmnd_data,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    sof_ftch_desc,
    m_axis1_mm2s_tready,
    m_axis2_mm2s_tready,
    data_concat,
    data_concat_mcdma,
    data_concat_tlast,
    next_bd,
    data_concat_valid,
    m_axis_ftch_aclk,
    m_axis_ftch1_tdata,
    m_axis_ftch1_tvalid,
    m_axis_ftch1_tready,
    m_axis_ftch1_tlast,
    m_axis_ftch1_tdata_new,
    m_axis_ftch1_tdata_mcdma_new,
    m_axis_ftch1_tvalid_new,
    m_axis_ftch1_desc_available,
    m_axis_ftch2_tdata,
    m_axis_ftch2_tvalid,
    m_axis_ftch2_tdata_new,
    m_axis_ftch2_tdata_mcdma_new,
    m_axis_ftch2_tvalid_new,
    m_axis_ftch2_desc_available,
    m_axis_ftch2_tready,
    m_axis_ftch2_tlast,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast);
  input m_axi_sg_aclk;
  input m_axi_primary_aclk;
  input m_axi_sg_aresetn;
  input p_reset_n;
  input ch2_sg_idle;
  input desc1_flush;
  input ch1_cntrl_strm_stop;
  input desc2_flush;
  input ftch1_active;
  input ftch2_active;
  output ftch1_queue_empty;
  output ftch2_queue_empty;
  output ftch1_queue_full;
  output ftch2_queue_full;
  output ftch1_pause;
  output ftch2_pause;
  input writing_nxtdesc_in;
  output writing1_curdesc_out;
  output writing2_curdesc_out;
  input ftch_cmnd_wr;
  input [71:0]ftch_cmnd_data;
  input [31:0]m_axis_mm2s_tdata;
  input m_axis_mm2s_tlast;
  input m_axis_mm2s_tvalid;
  input sof_ftch_desc;
  output m_axis1_mm2s_tready;
  output m_axis2_mm2s_tready;
  input [95:0]data_concat;
  input [63:0]data_concat_mcdma;
  input data_concat_tlast;
  input [31:0]next_bd;
  input data_concat_valid;
  input m_axis_ftch_aclk;
  output [31:0]m_axis_ftch1_tdata;
  output m_axis_ftch1_tvalid;
  input m_axis_ftch1_tready;
  output m_axis_ftch1_tlast;
  output [96:0]m_axis_ftch1_tdata_new;
  output [63:0]m_axis_ftch1_tdata_mcdma_new;
  output m_axis_ftch1_tvalid_new;
  output m_axis_ftch1_desc_available;
  output [31:0]m_axis_ftch2_tdata;
  output m_axis_ftch2_tvalid;
  output [96:0]m_axis_ftch2_tdata_new;
  output [63:0]m_axis_ftch2_tdata_mcdma_new;
  output m_axis_ftch2_tvalid_new;
  output m_axis_ftch2_desc_available;
  input m_axis_ftch2_tready;
  output m_axis_ftch2_tlast;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;

  wire \<const0> ;
  wire ch2_sg_idle;
  wire current_bd0;
(* MARK_DEBUG *)   wire [95:0]data_concat;
  wire data_concat_valid;
  wire desc1_flush;
  wire ftch1_active;
  wire ftch1_queue_empty;
  wire ftch1_queue_full;
  wire ftch2_active;
(* MARK_DEBUG *)   wire ftch_active;
  wire [71:0]ftch_cmnd_data;
  wire ftch_cmnd_wr;
(* MARK_DEBUG *)   wire [90:65]ftch_tdata_new_orig;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch1_desc_available;
  wire m_axis_ftch1_tready;
  wire \n_0_GEN_MM2S.queue_dout_new[90]_i_1 ;
  wire \n_0_GEN_MM2S.queue_dout_valid_i_1 ;
  wire \n_0_GEN_MM2S.queue_empty_new_i_1 ;
  wire \n_0_GEN_MM2S.queue_full_new_i_1 ;
  wire \n_0_GEN_MM2S.reg1[90]_i_1 ;
  wire \n_0_current_bd[31]_i_1 ;
(* MARK_DEBUG *)   wire [90:0]queue_dout2_new;
(* MARK_DEBUG *)   wire queue_dout2_valid;
(* MARK_DEBUG *)   wire [90:0]queue_dout_new;
(* MARK_DEBUG *)   wire queue_dout_valid;
  wire queue_wren_new;
  wire [90:0]reg1;

  assign ftch1_pause = ftch1_queue_full;
  assign ftch2_pause = \<const0> ;
  assign ftch2_queue_empty = \<const0> ;
  assign ftch2_queue_full = \<const0> ;
  assign m_axis1_mm2s_tready = ftch1_active;
  assign m_axis2_mm2s_tready = \<const0> ;
  assign m_axis_ftch1_tdata[31] = \<const0> ;
  assign m_axis_ftch1_tdata[30] = \<const0> ;
  assign m_axis_ftch1_tdata[29] = \<const0> ;
  assign m_axis_ftch1_tdata[28] = \<const0> ;
  assign m_axis_ftch1_tdata[27] = \<const0> ;
  assign m_axis_ftch1_tdata[26] = \<const0> ;
  assign m_axis_ftch1_tdata[25] = \<const0> ;
  assign m_axis_ftch1_tdata[24] = \<const0> ;
  assign m_axis_ftch1_tdata[23] = \<const0> ;
  assign m_axis_ftch1_tdata[22] = \<const0> ;
  assign m_axis_ftch1_tdata[21] = \<const0> ;
  assign m_axis_ftch1_tdata[20] = \<const0> ;
  assign m_axis_ftch1_tdata[19] = \<const0> ;
  assign m_axis_ftch1_tdata[18] = \<const0> ;
  assign m_axis_ftch1_tdata[17] = \<const0> ;
  assign m_axis_ftch1_tdata[16] = \<const0> ;
  assign m_axis_ftch1_tdata[15] = \<const0> ;
  assign m_axis_ftch1_tdata[14] = \<const0> ;
  assign m_axis_ftch1_tdata[13] = \<const0> ;
  assign m_axis_ftch1_tdata[12] = \<const0> ;
  assign m_axis_ftch1_tdata[11] = \<const0> ;
  assign m_axis_ftch1_tdata[10] = \<const0> ;
  assign m_axis_ftch1_tdata[9] = \<const0> ;
  assign m_axis_ftch1_tdata[8] = \<const0> ;
  assign m_axis_ftch1_tdata[7] = \<const0> ;
  assign m_axis_ftch1_tdata[6] = \<const0> ;
  assign m_axis_ftch1_tdata[5] = \<const0> ;
  assign m_axis_ftch1_tdata[4] = \<const0> ;
  assign m_axis_ftch1_tdata[3] = \<const0> ;
  assign m_axis_ftch1_tdata[2] = \<const0> ;
  assign m_axis_ftch1_tdata[1] = \<const0> ;
  assign m_axis_ftch1_tdata[0] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[63] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[62] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[61] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[60] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[59] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[58] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[57] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[56] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[55] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[54] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[53] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[52] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[51] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[50] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[49] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[48] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[47] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[46] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[45] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[44] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[43] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[42] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[41] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[40] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[39] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[38] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[37] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[36] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[35] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[34] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[33] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[32] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[31] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[30] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[29] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[28] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[27] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[26] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[25] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[24] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[23] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[22] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[21] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[20] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[19] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[18] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[17] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[16] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[15] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[14] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[13] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[12] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[11] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[10] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[9] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[8] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[7] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[6] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[5] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[4] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[3] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[2] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[1] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[0] = \<const0> ;
  assign m_axis_ftch1_tdata_new[96:71] = queue_dout_new[90:65];
  assign m_axis_ftch1_tdata_new[70] = \<const0> ;
  assign m_axis_ftch1_tdata_new[69] = \<const0> ;
  assign m_axis_ftch1_tdata_new[68] = \<const0> ;
  assign m_axis_ftch1_tdata_new[67] = \<const0> ;
  assign m_axis_ftch1_tdata_new[66] = \<const0> ;
  assign m_axis_ftch1_tdata_new[65] = \<const0> ;
  assign m_axis_ftch1_tdata_new[64] = queue_dout_new[64];
  assign m_axis_ftch1_tdata_new[63] = \<const0> ;
  assign m_axis_ftch1_tdata_new[62] = \<const0> ;
  assign m_axis_ftch1_tdata_new[61] = \<const0> ;
  assign m_axis_ftch1_tdata_new[60] = \<const0> ;
  assign m_axis_ftch1_tdata_new[59:58] = queue_dout_new[59:58];
  assign m_axis_ftch1_tdata_new[57] = \<const0> ;
  assign m_axis_ftch1_tdata_new[56] = \<const0> ;
  assign m_axis_ftch1_tdata_new[55] = \<const0> ;
  assign m_axis_ftch1_tdata_new[54:0] = queue_dout_new[54:0];
  assign m_axis_ftch1_tlast = \<const0> ;
  assign m_axis_ftch1_tvalid = \<const0> ;
  assign m_axis_ftch1_tvalid_new = queue_dout_valid;
  assign m_axis_ftch2_desc_available = \<const0> ;
  assign m_axis_ftch2_tdata[31] = \<const0> ;
  assign m_axis_ftch2_tdata[30] = \<const0> ;
  assign m_axis_ftch2_tdata[29] = \<const0> ;
  assign m_axis_ftch2_tdata[28] = \<const0> ;
  assign m_axis_ftch2_tdata[27] = \<const0> ;
  assign m_axis_ftch2_tdata[26] = \<const0> ;
  assign m_axis_ftch2_tdata[25] = \<const0> ;
  assign m_axis_ftch2_tdata[24] = \<const0> ;
  assign m_axis_ftch2_tdata[23] = \<const0> ;
  assign m_axis_ftch2_tdata[22] = \<const0> ;
  assign m_axis_ftch2_tdata[21] = \<const0> ;
  assign m_axis_ftch2_tdata[20] = \<const0> ;
  assign m_axis_ftch2_tdata[19] = \<const0> ;
  assign m_axis_ftch2_tdata[18] = \<const0> ;
  assign m_axis_ftch2_tdata[17] = \<const0> ;
  assign m_axis_ftch2_tdata[16] = \<const0> ;
  assign m_axis_ftch2_tdata[15] = \<const0> ;
  assign m_axis_ftch2_tdata[14] = \<const0> ;
  assign m_axis_ftch2_tdata[13] = \<const0> ;
  assign m_axis_ftch2_tdata[12] = \<const0> ;
  assign m_axis_ftch2_tdata[11] = \<const0> ;
  assign m_axis_ftch2_tdata[10] = \<const0> ;
  assign m_axis_ftch2_tdata[9] = \<const0> ;
  assign m_axis_ftch2_tdata[8] = \<const0> ;
  assign m_axis_ftch2_tdata[7] = \<const0> ;
  assign m_axis_ftch2_tdata[6] = \<const0> ;
  assign m_axis_ftch2_tdata[5] = \<const0> ;
  assign m_axis_ftch2_tdata[4] = \<const0> ;
  assign m_axis_ftch2_tdata[3] = \<const0> ;
  assign m_axis_ftch2_tdata[2] = \<const0> ;
  assign m_axis_ftch2_tdata[1] = \<const0> ;
  assign m_axis_ftch2_tdata[0] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[63] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[62] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[61] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[60] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[59] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[58] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[57] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[56] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[55] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[54] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[53] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[52] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[51] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[50] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[49] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[48] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[47] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[46] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[45] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[44] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[43] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[42] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[41] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[40] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[39] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[38] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[37] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[36] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[35] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[34] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[33] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[32] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[31] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[30] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[29] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[28] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[27] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[26] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[25] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[24] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[23] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[22] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[21] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[20] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[19] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[18] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[17] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[16] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[15] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[14] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[13] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[12] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[11] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[10] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[9] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[8] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[7] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[6] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[5] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[4] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[3] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[2] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[1] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[0] = \<const0> ;
  assign m_axis_ftch2_tdata_new[96] = \<const0> ;
  assign m_axis_ftch2_tdata_new[95] = \<const0> ;
  assign m_axis_ftch2_tdata_new[94] = \<const0> ;
  assign m_axis_ftch2_tdata_new[93] = \<const0> ;
  assign m_axis_ftch2_tdata_new[92] = \<const0> ;
  assign m_axis_ftch2_tdata_new[91] = \<const0> ;
  assign m_axis_ftch2_tdata_new[90] = \<const0> ;
  assign m_axis_ftch2_tdata_new[89] = \<const0> ;
  assign m_axis_ftch2_tdata_new[88] = \<const0> ;
  assign m_axis_ftch2_tdata_new[87] = \<const0> ;
  assign m_axis_ftch2_tdata_new[86] = \<const0> ;
  assign m_axis_ftch2_tdata_new[85] = \<const0> ;
  assign m_axis_ftch2_tdata_new[84] = \<const0> ;
  assign m_axis_ftch2_tdata_new[83] = \<const0> ;
  assign m_axis_ftch2_tdata_new[82] = \<const0> ;
  assign m_axis_ftch2_tdata_new[81] = \<const0> ;
  assign m_axis_ftch2_tdata_new[80] = \<const0> ;
  assign m_axis_ftch2_tdata_new[79] = \<const0> ;
  assign m_axis_ftch2_tdata_new[78] = \<const0> ;
  assign m_axis_ftch2_tdata_new[77] = \<const0> ;
  assign m_axis_ftch2_tdata_new[76] = \<const0> ;
  assign m_axis_ftch2_tdata_new[75] = \<const0> ;
  assign m_axis_ftch2_tdata_new[74] = \<const0> ;
  assign m_axis_ftch2_tdata_new[73] = \<const0> ;
  assign m_axis_ftch2_tdata_new[72] = \<const0> ;
  assign m_axis_ftch2_tdata_new[71] = \<const0> ;
  assign m_axis_ftch2_tdata_new[70] = \<const0> ;
  assign m_axis_ftch2_tdata_new[69] = \<const0> ;
  assign m_axis_ftch2_tdata_new[68] = \<const0> ;
  assign m_axis_ftch2_tdata_new[67] = \<const0> ;
  assign m_axis_ftch2_tdata_new[66] = \<const0> ;
  assign m_axis_ftch2_tdata_new[65] = \<const0> ;
  assign m_axis_ftch2_tdata_new[64] = \<const0> ;
  assign m_axis_ftch2_tdata_new[63] = \<const0> ;
  assign m_axis_ftch2_tdata_new[62] = \<const0> ;
  assign m_axis_ftch2_tdata_new[61] = \<const0> ;
  assign m_axis_ftch2_tdata_new[60] = \<const0> ;
  assign m_axis_ftch2_tdata_new[59] = \<const0> ;
  assign m_axis_ftch2_tdata_new[58] = \<const0> ;
  assign m_axis_ftch2_tdata_new[57] = \<const0> ;
  assign m_axis_ftch2_tdata_new[56] = \<const0> ;
  assign m_axis_ftch2_tdata_new[55] = \<const0> ;
  assign m_axis_ftch2_tdata_new[54] = \<const0> ;
  assign m_axis_ftch2_tdata_new[53] = \<const0> ;
  assign m_axis_ftch2_tdata_new[52] = \<const0> ;
  assign m_axis_ftch2_tdata_new[51] = \<const0> ;
  assign m_axis_ftch2_tdata_new[50] = \<const0> ;
  assign m_axis_ftch2_tdata_new[49] = \<const0> ;
  assign m_axis_ftch2_tdata_new[48] = \<const0> ;
  assign m_axis_ftch2_tdata_new[47] = \<const0> ;
  assign m_axis_ftch2_tdata_new[46] = \<const0> ;
  assign m_axis_ftch2_tdata_new[45] = \<const0> ;
  assign m_axis_ftch2_tdata_new[44] = \<const0> ;
  assign m_axis_ftch2_tdata_new[43] = \<const0> ;
  assign m_axis_ftch2_tdata_new[42] = \<const0> ;
  assign m_axis_ftch2_tdata_new[41] = \<const0> ;
  assign m_axis_ftch2_tdata_new[40] = \<const0> ;
  assign m_axis_ftch2_tdata_new[39] = \<const0> ;
  assign m_axis_ftch2_tdata_new[38] = \<const0> ;
  assign m_axis_ftch2_tdata_new[37] = \<const0> ;
  assign m_axis_ftch2_tdata_new[36] = \<const0> ;
  assign m_axis_ftch2_tdata_new[35] = \<const0> ;
  assign m_axis_ftch2_tdata_new[34] = \<const0> ;
  assign m_axis_ftch2_tdata_new[33] = \<const0> ;
  assign m_axis_ftch2_tdata_new[32] = \<const0> ;
  assign m_axis_ftch2_tdata_new[31] = \<const0> ;
  assign m_axis_ftch2_tdata_new[30] = \<const0> ;
  assign m_axis_ftch2_tdata_new[29] = \<const0> ;
  assign m_axis_ftch2_tdata_new[28] = \<const0> ;
  assign m_axis_ftch2_tdata_new[27] = \<const0> ;
  assign m_axis_ftch2_tdata_new[26] = \<const0> ;
  assign m_axis_ftch2_tdata_new[25] = \<const0> ;
  assign m_axis_ftch2_tdata_new[24] = \<const0> ;
  assign m_axis_ftch2_tdata_new[23] = \<const0> ;
  assign m_axis_ftch2_tdata_new[22] = \<const0> ;
  assign m_axis_ftch2_tdata_new[21] = \<const0> ;
  assign m_axis_ftch2_tdata_new[20] = \<const0> ;
  assign m_axis_ftch2_tdata_new[19] = \<const0> ;
  assign m_axis_ftch2_tdata_new[18] = \<const0> ;
  assign m_axis_ftch2_tdata_new[17] = \<const0> ;
  assign m_axis_ftch2_tdata_new[16] = \<const0> ;
  assign m_axis_ftch2_tdata_new[15] = \<const0> ;
  assign m_axis_ftch2_tdata_new[14] = \<const0> ;
  assign m_axis_ftch2_tdata_new[13] = \<const0> ;
  assign m_axis_ftch2_tdata_new[12] = \<const0> ;
  assign m_axis_ftch2_tdata_new[11] = \<const0> ;
  assign m_axis_ftch2_tdata_new[10] = \<const0> ;
  assign m_axis_ftch2_tdata_new[9] = \<const0> ;
  assign m_axis_ftch2_tdata_new[8] = \<const0> ;
  assign m_axis_ftch2_tdata_new[7] = \<const0> ;
  assign m_axis_ftch2_tdata_new[6] = \<const0> ;
  assign m_axis_ftch2_tdata_new[5] = \<const0> ;
  assign m_axis_ftch2_tdata_new[4] = \<const0> ;
  assign m_axis_ftch2_tdata_new[3] = \<const0> ;
  assign m_axis_ftch2_tdata_new[2] = \<const0> ;
  assign m_axis_ftch2_tdata_new[1] = \<const0> ;
  assign m_axis_ftch2_tdata_new[0] = \<const0> ;
  assign m_axis_ftch2_tlast = \<const0> ;
  assign m_axis_ftch2_tvalid = \<const0> ;
  assign m_axis_ftch2_tvalid_new = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign writing1_curdesc_out = \<const0> ;
  assign writing2_curdesc_out = \<const0> ;
LUT2 #(
    .INIT(4'h2)) 
     \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(m_axis_ftch1_tready),
        .I1(ftch1_queue_empty),
        .O(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[0]),
        .Q(queue_dout_new[0]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[10]),
        .Q(queue_dout_new[10]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[11]),
        .Q(queue_dout_new[11]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[12]),
        .Q(queue_dout_new[12]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[13]),
        .Q(queue_dout_new[13]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[14]),
        .Q(queue_dout_new[14]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[15]),
        .Q(queue_dout_new[15]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[16]),
        .Q(queue_dout_new[16]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[17]),
        .Q(queue_dout_new[17]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[18]),
        .Q(queue_dout_new[18]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[19]),
        .Q(queue_dout_new[19]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[1]),
        .Q(queue_dout_new[1]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[20]),
        .Q(queue_dout_new[20]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[21]),
        .Q(queue_dout_new[21]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[22]),
        .Q(queue_dout_new[22]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[23]),
        .Q(queue_dout_new[23]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[24]),
        .Q(queue_dout_new[24]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[25]),
        .Q(queue_dout_new[25]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[26]),
        .Q(queue_dout_new[26]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[27]),
        .Q(queue_dout_new[27]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[28]),
        .Q(queue_dout_new[28]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[29]),
        .Q(queue_dout_new[29]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[2]),
        .Q(queue_dout_new[2]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[30]),
        .Q(queue_dout_new[30]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[31]),
        .Q(queue_dout_new[31]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[32]),
        .Q(queue_dout_new[32]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[33]),
        .Q(queue_dout_new[33]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[34]),
        .Q(queue_dout_new[34]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[35]),
        .Q(queue_dout_new[35]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[36]),
        .Q(queue_dout_new[36]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[37]),
        .Q(queue_dout_new[37]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[38]),
        .Q(queue_dout_new[38]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[39]),
        .Q(queue_dout_new[39]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[3]),
        .Q(queue_dout_new[3]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[40]),
        .Q(queue_dout_new[40]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[41]),
        .Q(queue_dout_new[41]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[42]),
        .Q(queue_dout_new[42]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[43]),
        .Q(queue_dout_new[43]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[44]),
        .Q(queue_dout_new[44]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[45]),
        .Q(queue_dout_new[45]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[46]),
        .Q(queue_dout_new[46]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[47]),
        .Q(queue_dout_new[47]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[48]),
        .Q(queue_dout_new[48]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[49]),
        .Q(queue_dout_new[49]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[4]),
        .Q(queue_dout_new[4]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[50]),
        .Q(queue_dout_new[50]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[51]),
        .Q(queue_dout_new[51]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[52]),
        .Q(queue_dout_new[52]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[53]),
        .Q(queue_dout_new[53]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[54]),
        .Q(queue_dout_new[54]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[55]),
        .Q(queue_dout_new[55]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[56]),
        .Q(queue_dout_new[56]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[57]),
        .Q(queue_dout_new[57]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[58]),
        .Q(queue_dout_new[58]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[59]),
        .Q(queue_dout_new[59]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[5]),
        .Q(queue_dout_new[5]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[60]),
        .Q(queue_dout_new[60]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[61]),
        .Q(queue_dout_new[61]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[62]),
        .Q(queue_dout_new[62]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[63]),
        .Q(queue_dout_new[63]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[64]),
        .Q(queue_dout_new[64]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[65]),
        .Q(queue_dout_new[65]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[66]),
        .Q(queue_dout_new[66]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[67]),
        .Q(queue_dout_new[67]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[68]),
        .Q(queue_dout_new[68]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[69]),
        .Q(queue_dout_new[69]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[6]),
        .Q(queue_dout_new[6]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[70]),
        .Q(queue_dout_new[70]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[71]),
        .Q(queue_dout_new[71]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[72]),
        .Q(queue_dout_new[72]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[73]),
        .Q(queue_dout_new[73]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[74]),
        .Q(queue_dout_new[74]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[75]),
        .Q(queue_dout_new[75]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[76]),
        .Q(queue_dout_new[76]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[77]),
        .Q(queue_dout_new[77]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[78]),
        .Q(queue_dout_new[78]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[79]),
        .Q(queue_dout_new[79]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[7]),
        .Q(queue_dout_new[7]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[80]),
        .Q(queue_dout_new[80]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[81]),
        .Q(queue_dout_new[81]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[82]),
        .Q(queue_dout_new[82]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[83]),
        .Q(queue_dout_new[83]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[84]),
        .Q(queue_dout_new[84]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[85]),
        .Q(queue_dout_new[85]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[86]),
        .Q(queue_dout_new[86]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[87]),
        .Q(queue_dout_new[87]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[88]),
        .Q(queue_dout_new[88]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[89]),
        .Q(queue_dout_new[89]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[8]),
        .Q(queue_dout_new[8]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[90]),
        .Q(queue_dout_new[90]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[90]_i_1 ),
        .D(reg1[9]),
        .Q(queue_dout_new[9]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
LUT6 #(
    .INIT(64'h0000000040444040)) 
     \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(desc1_flush),
        .I1(m_axi_sg_aresetn),
        .I2(queue_dout_valid),
        .I3(ftch1_queue_empty),
        .I4(m_axis_ftch1_tready),
        .I5(queue_dout_valid),
        .O(\n_0_GEN_MM2S.queue_dout_valid_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_dout_valid_i_1 ),
        .Q(queue_dout_valid),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hBFBFFFBB)) 
     \GEN_MM2S.queue_empty_new_i_1 
       (.I0(desc1_flush),
        .I1(m_axi_sg_aresetn),
        .I2(queue_wren_new),
        .I3(m_axis_ftch1_tready),
        .I4(ftch1_queue_empty),
        .O(\n_0_GEN_MM2S.queue_empty_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_empty_new_i_1 ),
        .Q(ftch1_queue_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h4440444000004440)) 
     \GEN_MM2S.queue_full_new_i_1 
       (.I0(desc1_flush),
        .I1(m_axi_sg_aresetn),
        .I2(ftch1_queue_full),
        .I3(queue_wren_new),
        .I4(m_axis_ftch1_tready),
        .I5(ftch1_queue_empty),
        .O(\n_0_GEN_MM2S.queue_full_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_full_new_i_1 ),
        .Q(ftch1_queue_full),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \GEN_MM2S.reg1[90]_i_1 
       (.I0(desc1_flush),
        .I1(m_axi_sg_aresetn),
        .O(\n_0_GEN_MM2S.reg1[90]_i_1 ));
LUT4 #(
    .INIT(16'h2000)) 
     \GEN_MM2S.reg1[90]_i_2 
       (.I0(data_concat_valid),
        .I1(ftch1_queue_full),
        .I2(ftch_active),
        .I3(ftch1_active),
        .O(queue_wren_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[0]),
        .Q(reg1[0]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[10]),
        .Q(reg1[10]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[11]),
        .Q(reg1[11]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[12]),
        .Q(reg1[12]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[13]),
        .Q(reg1[13]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[14]),
        .Q(reg1[14]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[15]),
        .Q(reg1[15]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[16]),
        .Q(reg1[16]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[17]),
        .Q(reg1[17]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[18]),
        .Q(reg1[18]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[19]),
        .Q(reg1[19]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[1]),
        .Q(reg1[1]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[20]),
        .Q(reg1[20]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[21]),
        .Q(reg1[21]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[22]),
        .Q(reg1[22]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[23]),
        .Q(reg1[23]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[24]),
        .Q(reg1[24]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[25]),
        .Q(reg1[25]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[26]),
        .Q(reg1[26]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[27]),
        .Q(reg1[27]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[28]),
        .Q(reg1[28]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[29]),
        .Q(reg1[29]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[2]),
        .Q(reg1[2]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[30]),
        .Q(reg1[30]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[31]),
        .Q(reg1[31]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[32]),
        .Q(reg1[32]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[33]),
        .Q(reg1[33]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[34]),
        .Q(reg1[34]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[35]),
        .Q(reg1[35]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[36]),
        .Q(reg1[36]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[37]),
        .Q(reg1[37]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[38]),
        .Q(reg1[38]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[39]),
        .Q(reg1[39]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[3]),
        .Q(reg1[3]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[40]),
        .Q(reg1[40]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[41]),
        .Q(reg1[41]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[42]),
        .Q(reg1[42]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[43]),
        .Q(reg1[43]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[44]),
        .Q(reg1[44]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[45]),
        .Q(reg1[45]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[46]),
        .Q(reg1[46]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[47]),
        .Q(reg1[47]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[48]),
        .Q(reg1[48]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[49]),
        .Q(reg1[49]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[4]),
        .Q(reg1[4]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[50]),
        .Q(reg1[50]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[51]),
        .Q(reg1[51]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[52]),
        .Q(reg1[52]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[53]),
        .Q(reg1[53]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[54]),
        .Q(reg1[54]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[55]),
        .Q(reg1[55]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[56]),
        .Q(reg1[56]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[57]),
        .Q(reg1[57]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[58]),
        .Q(reg1[58]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[59]),
        .Q(reg1[59]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[5]),
        .Q(reg1[5]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[60]),
        .Q(reg1[60]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[61]),
        .Q(reg1[61]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[62]),
        .Q(reg1[62]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[63]),
        .Q(reg1[63]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[95]),
        .Q(reg1[64]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[65]),
        .Q(reg1[65]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[66]),
        .Q(reg1[66]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[67]),
        .Q(reg1[67]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[68]),
        .Q(reg1[68]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[69]),
        .Q(reg1[69]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[6]),
        .Q(reg1[6]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[70]),
        .Q(reg1[70]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[71]),
        .Q(reg1[71]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[72]),
        .Q(reg1[72]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[73]),
        .Q(reg1[73]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[74]),
        .Q(reg1[74]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[75]),
        .Q(reg1[75]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[76]),
        .Q(reg1[76]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[77]),
        .Q(reg1[77]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[78]),
        .Q(reg1[78]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[79]),
        .Q(reg1[79]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[7]),
        .Q(reg1[7]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[80]),
        .Q(reg1[80]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[81]),
        .Q(reg1[81]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[82]),
        .Q(reg1[82]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[83]),
        .Q(reg1[83]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[84]),
        .Q(reg1[84]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[85]),
        .Q(reg1[85]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[86]),
        .Q(reg1[86]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[87]),
        .Q(reg1[87]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[88]),
        .Q(reg1[88]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[89]),
        .Q(reg1[89]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[8]),
        .Q(reg1[8]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[90]),
        .Q(reg1[90]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[9]),
        .Q(reg1[9]),
        .R(\n_0_GEN_MM2S.reg1[90]_i_1 ));
GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \current_bd[31]_i_1 
       (.I0(m_axi_sg_aresetn),
        .O(\n_0_current_bd[31]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \current_bd[31]_i_2 
       (.I0(ftch_cmnd_wr),
        .I1(ftch_active),
        .O(current_bd0));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[42]),
        .Q(ftch_tdata_new_orig[69]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[43]),
        .Q(ftch_tdata_new_orig[70]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[44]),
        .Q(ftch_tdata_new_orig[71]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[45]),
        .Q(ftch_tdata_new_orig[72]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[46]),
        .Q(ftch_tdata_new_orig[73]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[47]),
        .Q(ftch_tdata_new_orig[74]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[48]),
        .Q(ftch_tdata_new_orig[75]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[49]),
        .Q(ftch_tdata_new_orig[76]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[50]),
        .Q(ftch_tdata_new_orig[77]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[51]),
        .Q(ftch_tdata_new_orig[78]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[52]),
        .Q(ftch_tdata_new_orig[79]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[53]),
        .Q(ftch_tdata_new_orig[80]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[54]),
        .Q(ftch_tdata_new_orig[81]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[55]),
        .Q(ftch_tdata_new_orig[82]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[56]),
        .Q(ftch_tdata_new_orig[83]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[57]),
        .Q(ftch_tdata_new_orig[84]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[58]),
        .Q(ftch_tdata_new_orig[85]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[59]),
        .Q(ftch_tdata_new_orig[86]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[60]),
        .Q(ftch_tdata_new_orig[87]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[61]),
        .Q(ftch_tdata_new_orig[88]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[62]),
        .Q(ftch_tdata_new_orig[89]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[63]),
        .Q(ftch_tdata_new_orig[90]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[38]),
        .Q(ftch_tdata_new_orig[65]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[39]),
        .Q(ftch_tdata_new_orig[66]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[40]),
        .Q(ftch_tdata_new_orig[67]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[41]),
        .Q(ftch_tdata_new_orig[68]),
        .R(\n_0_current_bd[31]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     ftch_active_inferred_i_1
       (.I0(ftch1_active),
        .I1(ftch2_active),
        .O(ftch_active));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(\<const0> ),
        .O(queue_dout2_valid));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(\<const0> ),
        .O(queue_dout2_new[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(\<const0> ),
        .O(queue_dout2_new[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(\<const0> ),
        .O(queue_dout2_new[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(\<const0> ),
        .O(queue_dout2_new[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(\<const0> ),
        .O(queue_dout2_new[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(\<const0> ),
        .O(queue_dout2_new[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(\<const0> ),
        .O(queue_dout2_new[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(\<const0> ),
        .O(queue_dout2_new[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(\<const0> ),
        .O(queue_dout2_new[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(\<const0> ),
        .O(queue_dout2_new[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(\<const0> ),
        .O(queue_dout2_new[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(\<const0> ),
        .O(queue_dout2_new[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(\<const0> ),
        .O(queue_dout2_new[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(\<const0> ),
        .O(queue_dout2_new[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(\<const0> ),
        .O(queue_dout2_new[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(\<const0> ),
        .O(queue_dout2_new[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(\<const0> ),
        .O(queue_dout2_new[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(\<const0> ),
        .O(queue_dout2_new[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(\<const0> ),
        .O(queue_dout2_new[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(\<const0> ),
        .O(queue_dout2_new[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(\<const0> ),
        .O(queue_dout2_new[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(\<const0> ),
        .O(queue_dout2_new[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(\<const0> ),
        .O(queue_dout2_new[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(\<const0> ),
        .O(queue_dout2_new[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(\<const0> ),
        .O(queue_dout2_new[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(\<const0> ),
        .O(queue_dout2_new[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(\<const0> ),
        .O(queue_dout2_new[58]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(\<const0> ),
        .O(queue_dout2_new[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(\<const0> ),
        .O(queue_dout2_new[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(\<const0> ),
        .O(queue_dout2_new[55]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(\<const0> ),
        .O(queue_dout2_new[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(\<const0> ),
        .O(queue_dout2_new[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(\<const0> ),
        .O(queue_dout2_new[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(\<const0> ),
        .O(queue_dout2_new[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(\<const0> ),
        .O(queue_dout2_new[51]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(\<const0> ),
        .O(queue_dout2_new[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(\<const0> ),
        .O(queue_dout2_new[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(\<const0> ),
        .O(queue_dout2_new[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(\<const0> ),
        .O(queue_dout2_new[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(\<const0> ),
        .O(queue_dout2_new[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(\<const0> ),
        .O(queue_dout2_new[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(\<const0> ),
        .O(queue_dout2_new[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(\<const0> ),
        .O(queue_dout2_new[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(\<const0> ),
        .O(queue_dout2_new[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(\<const0> ),
        .O(queue_dout2_new[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(\<const0> ),
        .O(queue_dout2_new[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(\<const0> ),
        .O(queue_dout2_new[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(\<const0> ),
        .O(queue_dout2_new[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(\<const0> ),
        .O(queue_dout2_new[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(\<const0> ),
        .O(queue_dout2_new[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(\<const0> ),
        .O(queue_dout2_new[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(\<const0> ),
        .O(queue_dout2_new[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(\<const0> ),
        .O(queue_dout2_new[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(\<const0> ),
        .O(queue_dout2_new[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(\<const0> ),
        .O(queue_dout2_new[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(\<const0> ),
        .O(queue_dout2_new[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(\<const0> ),
        .O(queue_dout2_new[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(\<const0> ),
        .O(queue_dout2_new[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(\<const0> ),
        .O(queue_dout2_new[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(\<const0> ),
        .O(queue_dout2_new[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(\<const0> ),
        .O(queue_dout2_new[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(\<const0> ),
        .O(queue_dout2_new[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(\<const0> ),
        .O(queue_dout2_new[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(\<const0> ),
        .O(queue_dout2_new[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(\<const0> ),
        .O(queue_dout2_new[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(\<const0> ),
        .O(queue_dout2_new[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(\<const0> ),
        .O(queue_dout2_new[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(\<const0> ),
        .O(queue_dout2_new[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(\<const0> ),
        .O(queue_dout2_new[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(\<const0> ),
        .O(queue_dout2_new[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(\<const0> ),
        .O(queue_dout2_new[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(\<const0> ),
        .O(queue_dout2_new[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(\<const0> ),
        .O(queue_dout2_new[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(\<const0> ),
        .O(queue_dout2_new[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(\<const0> ),
        .O(queue_dout2_new[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(\<const0> ),
        .O(queue_dout2_new[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(\<const0> ),
        .O(queue_dout2_new[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(\<const0> ),
        .O(queue_dout2_new[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(\<const0> ),
        .O(queue_dout2_new[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(\<const0> ),
        .O(queue_dout2_new[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(\<const0> ),
        .O(queue_dout2_new[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(\<const0> ),
        .O(queue_dout2_new[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(\<const0> ),
        .O(queue_dout2_new[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(\<const0> ),
        .O(queue_dout2_new[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(\<const0> ),
        .O(queue_dout2_new[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(\<const0> ),
        .O(queue_dout2_new[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(\<const0> ),
        .O(queue_dout2_new[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(\<const0> ),
        .O(queue_dout2_new[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(\<const0> ),
        .O(queue_dout2_new[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(\<const0> ),
        .O(queue_dout2_new[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(\<const0> ),
        .O(queue_dout2_new[0]));
LUT2 #(
    .INIT(4'h1)) 
     m_axis_ftch1_desc_available_INST_0
       (.I0(ch2_sg_idle),
        .I1(ftch1_queue_empty),
        .O(m_axis_ftch1_desc_available));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module DMA_axi_sg_ftch_sm
   (O1,
    p_54_out,
    ch1_active_i,
    ch2_stale_descriptor,
    p_59_out,
    E,
    Q,
    O2,
    O3,
    O4,
    O5,
    O6,
    sg_ftch_error0,
    O7,
    m_axi_sg_aclk,
    I1,
    m_axi_sg_aresetn,
    p_48_out,
    p_46_out,
    I3,
    I6,
    D,
    ftch_done,
    ch1_ftch_queue_empty,
    ch1_sg_idle,
    SR,
    I2,
    ftch_stale_desc,
    ftch_interr,
    ftch_slverr,
    ftch_decerr);
  output O1;
  output p_54_out;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output p_59_out;
  output [0:0]E;
  output [1:0]Q;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sg_ftch_error0;
  output [25:0]O7;
  input m_axi_sg_aclk;
  input I1;
  input m_axi_sg_aresetn;
  input p_48_out;
  input p_46_out;
  input [0:0]I3;
  input I6;
  input [0:0]D;
  input ftch_done;
  input ch1_ftch_queue_empty;
  input ch1_sg_idle;
  input [0:0]SR;
  input [25:0]I2;
  input ftch_stale_desc;
  input ftch_interr;
  input ftch_slverr;
  input ftch_decerr;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [25:0]I2;
  wire [0:0]I3;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [25:0]O7;
  wire [1:0]Q;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire ch1_active_set;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
(* MARK_DEBUG *)   wire ch1_stale_descriptor;
  wire ch2_stale_descriptor;
  wire ftch_decerr;
  wire ftch_done;
  wire ftch_interr;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ;
  wire \n_0_ftch_cs[0]_i_3 ;
  wire p_46_out;
  wire p_48_out;
  wire p_59_out;
  wire sg_ftch_error0;

  assign p_54_out = ch1_stale_descriptor;
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(I3),
        .I2(ch1_stale_descriptor),
        .O(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ),
        .Q(ch1_stale_descriptor),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(m_axi_sg_aresetn),
        .I1(ch1_active_i),
        .I2(ch1_active_set),
        .O(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ));
LUT6 #(
    .INIT(64'h00000000000000B3)) 
     \GEN_CH1_FETCH.ch1_active_i_i_2 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(O1),
        .I3(Q[0]),
        .I4(I6),
        .I5(I1),
        .O(ch1_active_set));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(I3),
        .I1(ftch_decerr),
        .I2(O5),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ),
        .Q(O5),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFF00FFA2FF00)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ),
        .I2(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ),
        .I3(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ),
        .I4(ch1_sg_idle),
        .I5(p_59_out),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'hEAE0FFFF)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(I3),
        .I3(I1),
        .I4(I6),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(O2),
        .I1(m_axi_sg_aresetn),
        .I2(I1),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ),
        .Q(p_59_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(I1),
        .I1(ftch_done),
        .I2(ch1_stale_descriptor),
        .I3(ftch_interr),
        .I4(I3),
        .I5(O2),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ),
        .Q(O2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(I3),
        .I1(ftch_slverr),
        .I2(O4),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ),
        .Q(O4),
        .R(SR));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(I1),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
     \ftch_cs[0]_i_1 
       (.I0(I6),
        .I1(Q[1]),
        .I2(I3),
        .I3(O1),
        .I4(ftch_done),
        .I5(\n_0_ftch_cs[0]_i_3 ),
        .O(ftch_ns));
LUT6 #(
    .INIT(64'hFFFFFFFFFF08000F)) 
     \ftch_cs[0]_i_3 
       (.I0(ftch_done),
        .I1(O1),
        .I2(I6),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I1),
        .O(\n_0_ftch_cs[0]_i_3 ));
FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \ftch_error_addr[31]_i_2 
       (.I0(O5),
        .I1(O4),
        .I2(O2),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \ftch_error_addr[31]_i_4 
       (.I0(O2),
        .I1(O4),
        .I2(O5),
        .I3(p_48_out),
        .I4(p_46_out),
        .O(O3));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[4]),
        .Q(O7[4]),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[5]),
        .Q(O7[5]),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[6]),
        .Q(O7[6]),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[7]),
        .Q(O7[7]),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[8]),
        .Q(O7[8]),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[9]),
        .Q(O7[9]),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[10]),
        .Q(O7[10]),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[11]),
        .Q(O7[11]),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[12]),
        .Q(O7[12]),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[13]),
        .Q(O7[13]),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[14]),
        .Q(O7[14]),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[15]),
        .Q(O7[15]),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[16]),
        .Q(O7[16]),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[17]),
        .Q(O7[17]),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[18]),
        .Q(O7[18]),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[19]),
        .Q(O7[19]),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[20]),
        .Q(O7[20]),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[21]),
        .Q(O7[21]),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[22]),
        .Q(O7[22]),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[23]),
        .Q(O7[23]),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[24]),
        .Q(O7[24]),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[25]),
        .Q(O7[25]),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[0]),
        .Q(O7[0]),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[1]),
        .Q(O7[1]),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[2]),
        .Q(O7[2]),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(I2[3]),
        .Q(O7[3]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(ch2_stale_descriptor));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1
       (.I0(O2),
        .I1(O5),
        .I2(O4),
        .O(sg_ftch_error0));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module DMA_axi_sg_intrpt
   (E,
    O1,
    p_45_out,
    Q,
    O3,
    O4,
    O5,
    ch1_delay_cnt_en,
    ch1_dly_fast_incr3_out,
    m_axi_sg_aclk,
    I3,
    p_11_out,
    I5,
    mm2s_irqthresh_wren,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    m_axi_sg_aresetn,
    O2,
    I17,
    SR,
    I1,
    I22,
    axi_dma_tstvec,
    I23,
    I24);
  output [0:0]E;
  output O1;
  output p_45_out;
  output [7:0]Q;
  output [7:0]O3;
  output O4;
  output O5;
  output ch1_delay_cnt_en;
  input ch1_dly_fast_incr3_out;
  input m_axi_sg_aclk;
  input [0:0]I3;
  input p_11_out;
  input I5;
  input mm2s_irqthresh_wren;
  input [0:0]I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input m_axi_sg_aresetn;
  input O2;
  input [1:0]I17;
  input [0:0]SR;
  input [0:0]I1;
  input I22;
  input [0:0]axi_dma_tstvec;
  input I23;
  input [0:0]I24;

  wire [0:0]E;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire [1:0]I17;
  wire I22;
  wire I23;
  wire [0:0]I24;
  wire [0:0]I3;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr3_out;
  wire ch1_ioc_irq_set_i1_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ;
  wire p_11_out;
  wire p_45_out;
  wire [7:0]plusOp;

(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'hD00D)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[1]));
LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[2]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .O(ch1_dly_fast_cnt[3]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .O(ch1_dly_fast_cnt[5]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .O(ch1_dly_fast_cnt[6]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .R(I3));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .S(I3));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .S(I3));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .S(I3));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .S(I3));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .S(I3));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_4 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 ),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr3_out),
        .Q(E),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00F4)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(I22),
        .I1(ch1_delay_cnt_en),
        .I2(axi_dma_tstvec),
        .I3(I23),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(O3[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(O3[1]),
        .I1(O3[0]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(O3[4]),
        .I1(O3[2]),
        .I2(O3[0]),
        .I3(O3[1]),
        .I4(O3[3]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(plusOp[5]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(O3[6]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(O3[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .I2(O3[6]),
        .O(plusOp[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(O3[0]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(O3[1]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(O3[2]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(O3[3]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(O3[4]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(O3[5]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(O3[6]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(O3[7]),
        .R(I24));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h9009)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(O3[1]),
        .I1(I17[0]),
        .I2(O3[4]),
        .I3(I17[1]),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_11_out),
        .Q(O1),
        .R(I3));
LUT6 #(
    .INIT(64'h0000008000800080)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .I1(m_axi_sg_aresetn),
        .I2(O2),
        .I3(mm2s_irqthresh_wren),
        .I4(I6),
        .I5(O1),
        .O(ch1_ioc_irq_set_i1_out));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_ioc_irq_set_i1_out),
        .Q(p_45_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4444444F444F444F)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I1(I5),
        .I2(Q[0]),
        .I3(mm2s_irqthresh_wren),
        .I4(I6),
        .I5(O1),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I7),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hE1FFE100)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I8),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I9),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ));
LUT5 #(
    .INIT(32'hA9FFA900)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(Q[4]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ),
        .I2(Q[3]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I10),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(Q[5]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I11),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 ));
LUT5 #(
    .INIT(32'hC6FFC600)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I12),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ));
LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(Q[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I13),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ));
LUT4 #(
    .INIT(16'h0007)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(O1),
        .I1(I6),
        .I2(mm2s_irqthresh_wren),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ),
        .Q(Q[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ),
        .Q(Q[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module DMA_axi_sg_mm2s_basic_wrap
   (m_axi_sg_arvalid,
    m_axi_sg_rready,
    s_axis_ftch_cmd_tready,
    sig_addr2rsc_cmd_fifo_empty,
    O1,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_aclk,
    sig_stream_rst,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    s_axis_ftch_cmd_tvalid,
    I1,
    I2,
    p_16_out,
    I3,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    sig_init_reg2,
    sig_init_reg,
    D);
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output s_axis_ftch_cmd_tready;
  output sig_addr2rsc_cmd_fifo_empty;
  output O1;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input s_axis_ftch_cmd_tvalid;
  input I1;
  input I2;
  input p_16_out;
  input I3;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input sig_init_reg2;
  input sig_init_reg;
  input [25:0]D;

  wire [25:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_10_I_CMD_STATUS;
  wire n_11_I_CMD_STATUS;
  wire n_12_I_CMD_STATUS;
  wire n_13_I_CMD_STATUS;
  wire n_14_I_CMD_STATUS;
  wire n_15_I_CMD_STATUS;
  wire n_16_I_CMD_STATUS;
  wire n_17_I_CMD_STATUS;
  wire n_18_I_CMD_STATUS;
  wire n_19_I_CMD_STATUS;
  wire n_20_I_CMD_STATUS;
  wire n_21_I_CMD_STATUS;
  wire n_22_I_CMD_STATUS;
  wire n_23_I_CMD_STATUS;
  wire n_24_I_CMD_STATUS;
  wire n_25_I_CMD_STATUS;
  wire n_26_I_CMD_STATUS;
  wire n_27_I_CMD_STATUS;
  wire n_28_I_CMD_STATUS;
  wire n_29_I_CMD_STATUS;
  wire n_2_I_ADDR_CNTL;
  wire n_30_I_CMD_STATUS;
  wire n_31_I_CMD_STATUS;
  wire n_32_I_CMD_STATUS;
  wire n_33_I_CMD_STATUS;
  wire n_34_I_CMD_STATUS;
  wire n_35_I_CMD_STATUS;
  wire n_36_I_CMD_STATUS;
  wire n_37_I_CMD_STATUS;
  wire n_38_I_CMD_STATUS;
  wire n_39_I_CMD_STATUS;
  wire n_3_I_ADDR_CNTL;
  wire n_3_I_MSTR_SCC;
  wire n_4_I_RD_DATA_CNTL;
  wire n_6_I_CMD_STATUS;
  wire n_8_I_CMD_STATUS;
  wire n_9_I_CMD_STATUS;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:0]sig_cmd_addr_reg;
  wire [1:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_next_burst;
  wire sig_push_addr_reg1_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sm_set_error;

DMA_axi_sg_addr_cntl I_ADDR_CNTL
       (.I1(n_3_I_MSTR_SCC),
        .I2(I1),
        .I3(I2),
        .I4(sig_cmd_burst_reg),
        .O1(sig_addr2rsc_cmd_fifo_empty),
        .O2(n_2_I_ADDR_CNTL),
        .Q(sig_cmd_addr_reg),
        .SR(n_3_I_ADDR_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sm_set_error(sm_set_error));
DMA_axi_sg_cmd_status_3 I_CMD_STATUS
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .I1(n_2_I_ADDR_CNTL),
        .I2(I2),
        .I3(I3),
        .I4(I1),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .I6(D),
        .O1(O1),
        .O2(n_6_I_CMD_STATUS),
        .Q({n_8_I_CMD_STATUS,n_9_I_CMD_STATUS,n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,sig_next_burst}),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_scc I_MSTR_SCC
       (.I1(n_6_I_CMD_STATUS),
        .I2(I1),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(I2),
        .I5({n_8_I_CMD_STATUS,n_9_I_CMD_STATUS,n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,sig_next_burst}),
        .O1(n_3_I_MSTR_SCC),
        .O2(sig_cmd_burst_reg),
        .Q(sig_cmd_addr_reg),
        .SR(n_3_I_ADDR_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sm_set_error(sm_set_error));
DMA_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.D({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .I2(I2),
        .O1(n_4_I_RD_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .I1(n_4_I_RD_DATA_CNTL),
        .I2(I2),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module DMA_axi_sg_rd_status_cntl
   (D,
    sig_rd_sts_decerr_reg0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_sg_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    sig_stat2rsc_status_ready,
    I2);
  output [3:0]D;
  output sig_rd_sts_decerr_reg0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_sg_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;
  input sig_stat2rsc_status_ready;
  input I2;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire m_axi_sg_aclk;
  wire n_0_sig_rd_sts_interr_reg_i_1__0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1__0
       (.I0(D[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[1]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1__0
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(I2),
        .O(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[0]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(D[3]),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[2]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module DMA_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    sig_rd_sts_reg_full0,
    O1,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_stream_rst,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    D,
    sig_rd_sts_decerr_reg0,
    I2,
    sig_rsc2data_ready,
    m_axi_sg_rresp);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_decerr;
  output sig_rd_sts_reg_full0;
  output O1;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]D;
  input sig_rd_sts_decerr_reg0;
  input I2;
  input sig_rsc2data_ready;
  input [1:0]m_axi_sg_rresp;

  wire [1:0]D;
  wire I2;
  wire O1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_0_mm2s_rlast_del_i_1;
  wire n_0_sig_coelsc_decerr_reg_i_1__0;
  wire n_0_sig_coelsc_interr_reg_i_1__0;
  wire n_0_sig_coelsc_okay_reg_i_1;
  wire n_0_sig_coelsc_slverr_reg_i_1__0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_stream_rst;

LUT2 #(
    .INIT(4'h8)) 
     mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(n_0_mm2s_rlast_del_i_1));
FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_mm2s_rlast_del_i_1),
        .Q(sig_data2rsc_valid),
        .R(sig_stream_rst));
FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hEAAA000000000000)) 
     sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_rsc2data_ready),
        .I5(I2),
        .O(n_0_sig_coelsc_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_decerr_reg_i_1__0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_coelsc_interr_reg_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(I2),
        .I2(sig_rsc2data_ready),
        .I3(m_axi_sg_rvalid),
        .O(n_0_sig_coelsc_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_interr_reg_i_1__0),
        .Q(sig_data2rsc_calc_err),
        .R(1'b0));
LUT5 #(
    .INIT(32'h2EFFFFFF)) 
     sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_rsc2data_ready),
        .I4(I2),
        .O(n_0_sig_coelsc_okay_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_okay_reg_i_1),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAEA000000000000)) 
     sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_rsc2data_ready),
        .I5(I2),
        .O(n_0_sig_coelsc_slverr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_slverr_reg_i_1__0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .I2(sig_data2rsc_okay),
        .I3(sig_rd_sts_decerr_reg0),
        .I4(sig_data2rsc_calc_err),
        .I5(D[0]),
        .O(sig_rd_sts_okay_reg0));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module DMA_axi_sg_reset
   (sig_s_h_halt_reg,
    sig_stream_rst,
    m_axi_sg_aclk);
  output sig_s_h_halt_reg;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;

FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module DMA_axi_sg_s2mm_basic_wrap
   (sig_init_reg,
    sig_init_reg2,
    m_axi_sg_awvalid,
    O1,
    O2,
    m_axi_sg_wvalid,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    O3,
    O4,
    O5,
    O6,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_stream_rst,
    m_axi_sg_aclk,
    p_18_out,
    I1,
    I2,
    m_axi_sg_wready,
    p_3_in,
    p_36_out_0,
    p_2_in,
    m_axi_sg_bvalid,
    p_16_out,
    m_axi_sg_aresetn,
    m_axi_sg_awready,
    follower_full_mm2s,
    sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_bresp,
    I3);
  output sig_init_reg;
  output sig_init_reg2;
  output m_axi_sg_awvalid;
  output O1;
  output O2;
  output m_axi_sg_wvalid;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output O3;
  output O4;
  output O5;
  output O6;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input p_18_out;
  input I1;
  input I2;
  input m_axi_sg_wready;
  input p_3_in;
  input p_36_out_0;
  input p_2_in;
  input m_axi_sg_bvalid;
  input p_16_out;
  input m_axi_sg_aresetn;
  input m_axi_sg_awready;
  input follower_full_mm2s;
  input sig_addr2rsc_cmd_fifo_empty;
  input [1:0]m_axi_sg_bresp;
  input [27:0]I3;

  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire I1;
  wire I2;
  wire [27:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire follower_full_mm2s;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire n_0_I_WR_STATUS_CNTLR;
  wire n_10_I_CMD_STATUS;
  wire n_10_I_MSTR_SCC;
  wire n_11_I_CMD_STATUS;
  wire n_11_I_MSTR_SCC;
  wire n_12_I_CMD_STATUS;
  wire n_12_I_MSTR_SCC;
  wire n_13_I_CMD_STATUS;
  wire n_13_I_MSTR_SCC;
  wire n_14_I_CMD_STATUS;
  wire n_14_I_MSTR_SCC;
  wire n_15_I_CMD_STATUS;
  wire n_15_I_MSTR_SCC;
  wire n_16_I_CMD_STATUS;
  wire n_16_I_MSTR_SCC;
  wire n_17_I_CMD_STATUS;
  wire n_17_I_MSTR_SCC;
  wire n_18_I_CMD_STATUS;
  wire n_18_I_MSTR_SCC;
  wire n_19_I_CMD_STATUS;
  wire n_19_I_MSTR_SCC;
  wire n_1_I_MSTR_SCC;
  wire n_20_I_CMD_STATUS;
  wire n_20_I_MSTR_SCC;
  wire n_21_I_CMD_STATUS;
  wire n_21_I_MSTR_SCC;
  wire n_22_I_CMD_STATUS;
  wire n_22_I_MSTR_SCC;
  wire n_23_I_CMD_STATUS;
  wire n_23_I_MSTR_SCC;
  wire n_24_I_CMD_STATUS;
  wire n_24_I_MSTR_SCC;
  wire n_25_I_CMD_STATUS;
  wire n_25_I_MSTR_SCC;
  wire n_26_I_CMD_STATUS;
  wire n_26_I_MSTR_SCC;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_MSTR_SCC;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_MSTR_SCC;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_MSTR_SCC;
  wire n_30_I_CMD_STATUS;
  wire n_30_I_MSTR_SCC;
  wire n_31_I_CMD_STATUS;
  wire n_31_I_MSTR_SCC;
  wire n_32_I_CMD_STATUS;
  wire n_32_I_MSTR_SCC;
  wire n_33_I_CMD_STATUS;
  wire n_33_I_MSTR_SCC;
  wire n_34_I_CMD_STATUS;
  wire n_34_I_MSTR_SCC;
  wire n_35_I_CMD_STATUS;
  wire n_35_I_MSTR_SCC;
  wire n_36_I_CMD_STATUS;
  wire n_36_I_MSTR_SCC;
  wire n_37_I_CMD_STATUS;
  wire n_37_I_MSTR_SCC;
  wire n_38_I_CMD_STATUS;
  wire n_38_I_MSTR_SCC;
  wire n_39_I_CMD_STATUS;
  wire n_39_I_MSTR_SCC;
  wire n_3_I_ADDR_CNTL;
  wire n_3_I_WR_DATA_CNTL;
  wire n_40_I_CMD_STATUS;
  wire n_41_I_CMD_STATUS;
  wire n_42_I_CMD_STATUS;
  wire n_4_I_ADDR_CNTL;
  wire n_4_I_MSTR_SCC;
  wire n_4_I_WR_STATUS_CNTLR;
  wire n_6_I_MSTR_SCC;
  wire n_7_I_CMD_STATUS;
  wire n_7_I_MSTR_SCC;
  wire n_8_I_MSTR_SCC;
  wire n_9_I_MSTR_SCC;
  wire n_9_I_WR_STATUS_CNTLR;
  wire p_16_out;
  wire p_18_out;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

DMA_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.I1(n_4_I_MSTR_SCC),
        .I2(O2),
        .I3(I1),
        .I4({n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .O1(n_3_I_ADDR_CNTL),
        .O2(n_4_I_ADDR_CNTL),
        .Q({n_6_I_MSTR_SCC,n_7_I_MSTR_SCC,n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_cmd_status I_CMD_STATUS
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .I1(n_3_I_ADDR_CNTL),
        .I2(I1),
        .I3(n_4_I_ADDR_CNTL),
        .I4(n_1_I_MSTR_SCC),
        .I5(I3),
        .O1(sig_init_reg),
        .O2(sig_init_reg2),
        .O3(O1),
        .O4(n_7_I_CMD_STATUS),
        .O5(O3),
        .Q({n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
DMA_axi_sg_scc_wr I_MSTR_SCC
       (.I1(n_7_I_CMD_STATUS),
        .I2(O2),
        .I3(I1),
        .I4({n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS}),
        .O1(n_1_I_MSTR_SCC),
        .O2(n_4_I_MSTR_SCC),
        .O3({n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .Q({n_6_I_MSTR_SCC,n_7_I_MSTR_SCC,n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC}),
        .SR(n_3_I_WR_DATA_CNTL),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_reset I_RESET
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
DMA_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.I1(I1),
        .I2(O2),
        .I3(I2),
        .I4(n_9_I_WR_STATUS_CNTLR),
        .I5(n_4_I_WR_STATUS_CNTLR),
        .O5(O5),
        .SR(n_3_I_WR_DATA_CNTL),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_2_in(p_2_in),
        .p_36_out_0(p_36_out_0),
        .p_3_in(p_3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
DMA_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .I1(I1),
        .O1(n_4_I_WR_STATUS_CNTLR),
        .O2(O2),
        .O3(n_9_I_WR_STATUS_CNTLR),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .follower_full_mm2s(follower_full_mm2s),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_36_out_0(p_36_out_0),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module DMA_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_btt_is_zero_reg,
    sig_push_addr_reg1_out,
    O1,
    sm_set_error,
    Q,
    O2,
    m_axi_sg_aclk,
    I1,
    sig_cmd2mstr_cmd_valid,
    I2,
    I3,
    I4,
    sig_stream_rst,
    SR,
    I5);
  output sig_cmd_reg_empty;
  output sig_btt_is_zero_reg;
  output sig_push_addr_reg1_out;
  output O1;
  output sm_set_error;
  output [31:0]Q;
  output [1:0]O2;
  input m_axi_sg_aclk;
  input I1;
  input sig_cmd2mstr_cmd_valid;
  input I2;
  input I3;
  input I4;
  input sig_stream_rst;
  input [0:0]SR;
  input [32:0]I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [32:0]I5;
  wire O1;
  wire [1:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sig_cmd_reg_empty_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sm_set_error;

(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__0
       (.I0(sm_set_error),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_btt_is_zero_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00EA000000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_cmd_reg_empty),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_addr_reg[31]_i_2 
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[1]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[11]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[12]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[13]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[14]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[15]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[16]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[17]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[18]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[19]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[20]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[2]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[21]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[22]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[23]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[24]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[25]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[26]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[27]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[28]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[29]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[30]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[3]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[31]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[32]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[4]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[5]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[6]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[7]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[8]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[9]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[10]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[0]),
        .Q(O2[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(O2[1]),
        .R(SR));
LUT5 #(
    .INIT(32'hF2FFFFFF)) 
     sig_cmd_reg_empty_i_1
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O(n_0_sig_cmd_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd_reg_empty_i_1),
        .Q(sig_cmd_reg_empty),
        .R(1'b0));
LUT3 #(
    .INIT(8'h20)) 
     \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(I2),
        .I2(I3),
        .O(sig_push_addr_reg1_out));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sm_set_error),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module DMA_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    O1,
    sig_push_addr_reg1_out,
    sig_mstr2data_cmd_valid,
    O2,
    sig_calc2dm_calc_err,
    Q,
    O3,
    m_axi_sg_aclk,
    I1,
    sig_cmd2mstr_cmd_valid,
    sig_addr2wsc_cmd_fifo_empty,
    I2,
    sig_data2all_tlast_error,
    I3,
    sig_stream_rst,
    SR,
    I4);
  output sig_cmd_reg_empty;
  output O1;
  output sig_push_addr_reg1_out;
  output sig_mstr2data_cmd_valid;
  output O2;
  output sig_calc2dm_calc_err;
  output [31:0]Q;
  output [1:0]O3;
  input m_axi_sg_aclk;
  input I1;
  input sig_cmd2mstr_cmd_valid;
  input sig_addr2wsc_cmd_fifo_empty;
  input I2;
  input sig_data2all_tlast_error;
  input I3;
  input sig_stream_rst;
  input [0:0]SR;
  input [32:0]I4;

  wire I1;
  wire I2;
  wire I3;
  wire [32:0]I4;
  wire O1;
  wire O2;
  wire [1:0]O3;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sig_cmd_reg_empty_i_1__0;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__1
       (.I0(sig_calc2dm_calc_err),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000E000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_load_input_cmd),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(I2),
        .I4(sig_data2all_tlast_error),
        .I5(I3),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_addr_reg[31]_i_2__0 
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[1]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[11]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[12]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[13]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[14]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[15]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[16]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[17]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[18]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[19]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[20]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[2]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[21]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[22]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[23]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[24]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[25]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[26]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[27]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[28]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[29]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[30]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[3]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[31]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[32]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[4]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[5]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[6]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[7]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[8]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[9]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[10]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(I4[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(O3[1]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFF2FFFFFFFFF)) 
     sig_cmd_reg_empty_i_1__0
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(I2),
        .I4(sig_data2all_tlast_error),
        .I5(I3),
        .O(n_0_sig_cmd_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd_reg_empty_i_1__0),
        .Q(sig_cmd_reg_empty),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0008)) 
     \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I2),
        .I3(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(O1),
        .I1(sig_calc2dm_calc_err),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sig_calc2dm_calc_err),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module DMA_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_18_out,
    updt_done,
    O1,
    p_3_out,
    p_13_out,
    O6,
    D,
    SR,
    updt_decerr_i,
    m_axi_sg_aclk,
    updt_interr_i,
    updt_slverr_i,
    I1,
    I2,
    m_axi_sg_aresetn,
    p_5_out,
    I3,
    Q,
    E,
    p_11_out_2,
    p_54_out,
    I4);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_18_out;
  output updt_done;
  output O1;
  output p_3_out;
  output p_13_out;
  output O6;
  output [0:0]D;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_sg_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input I2;
  input m_axi_sg_aresetn;
  input p_5_out;
  input I3;
  input [2:0]Q;
  input [0:0]E;
  input p_11_out_2;
  input p_54_out;
  input I4;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O6;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire \n_0_updt_cs[0]_i_3 ;
  wire n_0_updt_error_i_1;
  wire p_11_out_2;
  wire p_13_out;
  wire p_18_out;
  wire p_3_out;
  wire p_54_out;
  wire p_5_out;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

LUT3 #(
    .INIT(8'hFB)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_4 
       (.I0(p_3_out),
        .I1(m_axi_sg_aresetn),
        .I2(p_5_out),
        .O(O1));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_2 
       (.I0(updt_done),
        .I1(p_11_out_2),
        .O(p_13_out));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_2 
       (.I0(p_3_out),
        .I1(p_54_out),
        .O(O6));
FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(p_18_out),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F2F0)) 
     \updt_cs[0]_i_1 
       (.I0(I4),
        .I1(p_3_out),
        .I2(\n_0_updt_cs[0]_i_3 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D));
LUT6 #(
    .INIT(64'h003032320F3F3232)) 
     \updt_cs[0]_i_3 
       (.I0(I3),
        .I1(p_3_out),
        .I2(Q[1]),
        .I3(updt_done),
        .I4(Q[0]),
        .I5(E),
        .O(\n_0_updt_cs[0]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(updt_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_decerr),
        .I2(updt_interr),
        .I3(p_3_out),
        .O(n_0_updt_error_i_1));
FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_error_i_1),
        .Q(p_3_out),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module DMA_axi_sg_updt_mngr
   (O1,
    p_36_out_0,
    O2,
    p_53_out,
    p_18_out,
    in005_out,
    in00,
    O3,
    O4,
    p_49_out,
    p_50_out,
    O5,
    p_51_out,
    O6,
    O7,
    O8,
    Q,
    O9,
    SR,
    m_axi_sg_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    I1,
    m_axi_sg_aresetn,
    p_5_out,
    I2,
    I3,
    E,
    ptr_queue_empty,
    follower_empty_mm2s,
    p_11_out_2,
    out,
    follower_full_mm2s,
    I4,
    I6,
    mm2s_irqthresh_wren,
    p_54_out,
    s_axis_updt_cmd_tready,
    p_10_out_3,
    p_9_out,
    p_8_out_4,
    L,
    S,
    I5,
    I7,
    I8,
    I9,
    I10,
    I11);
  output O1;
  output p_36_out_0;
  output O2;
  output p_53_out;
  output p_18_out;
  output in005_out;
  output in00;
  output [0:0]O3;
  output O4;
  output p_49_out;
  output p_50_out;
  output O5;
  output p_51_out;
  output O6;
  output O7;
  output O8;
  output [27:0]Q;
  output [25:0]O9;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input m_axi_sg_aresetn;
  input p_5_out;
  input I2;
  input I3;
  input [0:0]E;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input p_11_out_2;
  input [0:0]out;
  input follower_full_mm2s;
  input I4;
  input [0:0]I6;
  input mm2s_irqthresh_wren;
  input p_54_out;
  input s_axis_updt_cmd_tready;
  input p_10_out_3;
  input p_9_out;
  input p_8_out_4;
  input [0:0]L;
  input [3:0]S;
  input [3:0]I5;
  input [3:0]I7;
  input [3:0]I8;
  input [3:0]I9;
  input [3:0]I10;
  input [3:0]I11;

  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire [3:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [0:0]I6;
  wire [3:0]I7;
  wire [3:0]I8;
  wire [3:0]I9;
  wire [0:0]L;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [25:0]O9;
  wire [27:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire n_15_I_UPDT_SG;
  wire n_5_I_UPDT_CMDSTS_IF;
  wire [0:0]out;
  wire p_10_out_3;
  wire p_11_out_2;
  wire p_13_out;
  wire p_18_out;
  wire p_36_out_0;
  wire p_3_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_5_out;
  wire p_8_out_4;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire [2:0]updt_cs;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire [0:0]updt_ns;
  wire updt_slverr;
  wire updt_slverr_i;

DMA_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.D(updt_ns),
        .E(E),
        .I1(n_15_I_UPDT_SG),
        .I2(I1),
        .I3(I3),
        .I4(I2),
        .O1(n_5_I_UPDT_CMDSTS_IF),
        .O6(O6),
        .Q(updt_cs),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_11_out_2(p_11_out_2),
        .p_13_out(p_13_out),
        .p_18_out(p_18_out),
        .p_3_out(p_3_out),
        .p_54_out(p_54_out),
        .p_5_out(p_5_out),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
DMA_axi_sg_updt_sm I_UPDT_SG
       (.D(updt_ns),
        .E(E),
        .I1(n_5_I_UPDT_CMDSTS_IF),
        .I10(I10),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .L(L),
        .O1(O1),
        .O10(Q),
        .O11(O9),
        .O2(p_36_out_0),
        .O3(O2),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(n_15_I_UPDT_SG),
        .O8(O7),
        .O9(O8),
        .Q(updt_cs),
        .S(S),
        .SR(SR),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .in00(in00),
        .in005_out(in005_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .out(out),
        .p_10_out_3(p_10_out_3),
        .p_13_out(p_13_out),
        .p_18_out(p_18_out),
        .p_3_out(p_3_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_5_out(p_5_out),
        .p_8_out_4(p_8_out_4),
        .p_9_out(p_9_out),
        .ptr_queue_empty(ptr_queue_empty),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module DMA_axi_sg_updt_q_mngr
   (out,
    p_2_in,
    p_3_in,
    E,
    follower_empty_mm2s,
    ptr_queue_empty,
    p_11_out_2,
    p_10_out_3,
    p_9_out,
    p_8_out_4,
    O1,
    O2,
    m_axi_sg_wdata,
    O3,
    O4,
    O5,
    p_34_out,
    p_35_out,
    S,
    O6,
    I5,
    I7,
    I8,
    I9,
    I10,
    I11,
    follower_full_mm2s,
    in005_out,
    in00,
    SR,
    m_axi_sg_aclk,
    p_36_out_0,
    sig_halt_reg,
    I1,
    p_5_out,
    I2,
    m_axi_sg_aresetn,
    I3,
    p_48_out,
    p_47_out,
    p_46_out,
    I4,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_mm2s_updtptr_tvalid,
    I18,
    D,
    I20,
    I21);
  output [0:0]out;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output follower_empty_mm2s;
  output ptr_queue_empty;
  output p_11_out_2;
  output p_10_out_3;
  output p_9_out;
  output p_8_out_4;
  output O1;
  output O2;
  output [31:0]m_axi_sg_wdata;
  output O3;
  output O4;
  output O5;
  output p_34_out;
  output p_35_out;
  output [3:0]S;
  output [0:0]O6;
  output [3:0]I5;
  output [3:0]I7;
  output [3:0]I8;
  output [3:0]I9;
  output [3:0]I10;
  output [3:0]I11;
  output follower_full_mm2s;
  input in005_out;
  input in00;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out_0;
  input sig_halt_reg;
  input I1;
  input p_5_out;
  input I2;
  input m_axi_sg_aresetn;
  input I3;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input I4;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]I18;
  input [27:0]D;
  input [0:0]I20;
  input [33:0]I21;

  wire [27:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire [3:0]I11;
  wire [0:0]I18;
  wire I2;
  wire [0:0]I20;
  wire [33:0]I21;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [3:0]I7;
  wire [3:0]I8;
  wire [3:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire [0:0]out;
  wire p_10_out_3;
  wire p_11_out_2;
  wire p_2_in;
  wire p_34_out;
  wire p_35_out;
  wire p_36_out_0;
  wire p_3_in;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_5_out;
  wire p_8_out_4;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sig_halt_reg;

DMA_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I18(I18),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(follower_empty_mm2s),
        .O2(ptr_queue_empty),
        .O3(O1),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .S(S),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .in00(in00),
        .in005_out(in005_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .out(out),
        .p_10_out_3(p_10_out_3),
        .p_11_out_2(p_11_out_2),
        .p_2_in(p_2_in),
        .p_34_out(p_34_out),
        .p_35_out(p_35_out),
        .p_36_out_0(p_36_out_0),
        .p_3_in(p_3_in),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_5_out(p_5_out),
        .p_8_out_4(p_8_out_4),
        .p_9_out(p_9_out),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sig_halt_reg(sig_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module DMA_axi_sg_updt_queue
   (out,
    p_2_in,
    p_3_in,
    E,
    O1,
    O2,
    p_11_out_2,
    p_10_out_3,
    p_9_out,
    p_8_out_4,
    O3,
    O4,
    m_axi_sg_wdata,
    O5,
    O6,
    O7,
    p_34_out,
    p_35_out,
    S,
    O8,
    I5,
    I7,
    I8,
    I9,
    I10,
    I11,
    follower_full_mm2s,
    in005_out,
    in00,
    SR,
    m_axi_sg_aclk,
    p_36_out_0,
    sig_halt_reg,
    I1,
    p_5_out,
    I2,
    m_axi_sg_aresetn,
    I3,
    p_48_out,
    p_47_out,
    p_46_out,
    I4,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_mm2s_updtptr_tvalid,
    I18,
    D,
    I20,
    I21);
  output [0:0]out;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output O1;
  output O2;
  output p_11_out_2;
  output p_10_out_3;
  output p_9_out;
  output p_8_out_4;
  output O3;
  output O4;
  output [31:0]m_axi_sg_wdata;
  output O5;
  output O6;
  output O7;
  output p_34_out;
  output p_35_out;
  output [3:0]S;
  output [0:0]O8;
  output [3:0]I5;
  output [3:0]I7;
  output [3:0]I8;
  output [3:0]I9;
  output [3:0]I10;
  output [3:0]I11;
  output follower_full_mm2s;
  input in005_out;
  input in00;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_36_out_0;
  input sig_halt_reg;
  input I1;
  input p_5_out;
  input I2;
  input m_axi_sg_aresetn;
  input I3;
  input p_48_out;
  input p_47_out;
  input p_46_out;
  input I4;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]I18;
  input [27:0]D;
  input [0:0]I20;
  input [33:0]I21;

  wire [27:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire [3:0]I11;
  wire [0:0]I18;
  wire I2;
  wire [0:0]I20;
  wire [33:0]I21;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [3:0]I7;
  wire [3:0]I8;
  wire [3:0]I9;
  wire [31:5]L;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_full_mm2s;
(* MARK_DEBUG *)   wire [33:0]follower_reg_mm2s;
(* MARK_DEBUG *)   wire [33:0]follower_reg_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ;
  wire n_0_dma_decerr_i_1;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_slverr_i_1;
  wire \n_0_pntr_cs[0]_i_2 ;
  wire \n_0_pntr_cs[1]_i_2 ;
  wire \n_0_updt_curdesc[10]_i_1 ;
  wire \n_0_updt_curdesc[11]_i_1 ;
  wire \n_0_updt_curdesc[12]_i_1 ;
  wire \n_0_updt_curdesc[13]_i_1 ;
  wire \n_0_updt_curdesc[14]_i_1 ;
  wire \n_0_updt_curdesc[15]_i_1 ;
  wire \n_0_updt_curdesc[16]_i_1 ;
  wire \n_0_updt_curdesc[17]_i_1 ;
  wire \n_0_updt_curdesc[18]_i_1 ;
  wire \n_0_updt_curdesc[19]_i_1 ;
  wire \n_0_updt_curdesc[20]_i_1 ;
  wire \n_0_updt_curdesc[21]_i_1 ;
  wire \n_0_updt_curdesc[22]_i_1 ;
  wire \n_0_updt_curdesc[23]_i_1 ;
  wire \n_0_updt_curdesc[24]_i_1 ;
  wire \n_0_updt_curdesc[25]_i_1 ;
  wire \n_0_updt_curdesc[26]_i_1 ;
  wire \n_0_updt_curdesc[27]_i_1 ;
  wire \n_0_updt_curdesc[28]_i_1 ;
  wire \n_0_updt_curdesc[29]_i_1 ;
  wire \n_0_updt_curdesc[30]_i_1 ;
  wire \n_0_updt_curdesc[31]_i_1 ;
  wire \n_0_updt_curdesc[4]_i_1 ;
  wire \n_0_updt_curdesc[5]_i_1 ;
  wire \n_0_updt_curdesc[6]_i_1 ;
  wire \n_0_updt_curdesc[7]_i_1 ;
  wire \n_0_updt_curdesc[8]_i_1 ;
  wire \n_0_updt_curdesc[9]_i_1 ;
  wire n_0_updt_ioc_i_1;
  wire p_10_out_3;
  wire p_11_out_2;
  wire p_34_out;
  wire p_35_out;
  wire p_36_out_0;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_5_out;
  wire p_8_out_4;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:4]ptr_queue_dout;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sig_halt_reg;
  wire [33:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_rden;
(* MARK_DEBUG *)   wire updt2_tlast;
(* MARK_DEBUG *)   wire updt2_tvalid;
  wire updt_active_d1;
  wire updt_curdesc0;
(* MARK_DEBUG *)   wire updt_tlast;
(* MARK_DEBUG *)   wire updt_tvalid;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  assign out[0] = follower_reg_mm2s[33];
  assign p_2_in = updt2_tvalid;
  assign p_3_in = updt_tvalid;
  assign updt_tlast = in005_out;
  assign updt_tvalid = in00;
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_5 
       (.I0(O1),
        .I1(O2),
        .I2(p_5_out),
        .O(O4));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_1 
       (.I0(O7),
        .O(p_35_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_2 
       (.I0(O6),
        .O(p_34_out));
LUT5 #(
    .INIT(32'h00002E00)) 
     \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1 
       (.I0(I2),
        .I1(p_36_out_0),
        .I2(O2),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .O(updt_curdesc0));
FDRE \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(updt_tlast),
        .I1(p_36_out_0),
        .I2(updt2_tlast),
        .O(O3));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(O1),
        .I1(sts_queue_empty),
        .I2(I4),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 ),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h08C808C808C8C8C8)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(sts_rden),
        .I1(m_axi_sg_aresetn),
        .I2(follower_full_mm2s),
        .I3(p_36_out_0),
        .I4(I1),
        .I5(sig_halt_reg),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(O1),
        .I1(sts_queue_empty),
        .O(sts_rden));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(follower_reg_mm2s[0]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(follower_reg_mm2s[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(follower_reg_mm2s[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(follower_reg_mm2s[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(follower_reg_mm2s[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(follower_reg_mm2s[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(follower_reg_mm2s[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(follower_reg_mm2s[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(follower_reg_mm2s[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(follower_reg_mm2s[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(follower_reg_mm2s[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(follower_reg_mm2s[1]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(follower_reg_mm2s[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(follower_reg_mm2s[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(follower_reg_mm2s[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[23]),
        .Q(follower_reg_mm2s[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[24]),
        .Q(follower_reg_mm2s[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[25]),
        .Q(follower_reg_mm2s[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[26]),
        .Q(follower_reg_mm2s[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[27]),
        .Q(follower_reg_mm2s[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(follower_reg_mm2s[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(follower_reg_mm2s[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(follower_reg_mm2s[2]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(follower_reg_mm2s[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(follower_reg_mm2s[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(follower_reg_mm2s[32]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(follower_reg_mm2s[33]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(follower_reg_mm2s[3]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(follower_reg_mm2s[4]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(follower_reg_mm2s[5]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(follower_reg_mm2s[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(follower_reg_mm2s[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(follower_reg_mm2s[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(follower_reg_mm2s[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[6]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[7]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[8]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[9]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[10]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[11]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[12]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[13]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[14]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[15]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[16]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[17]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[18]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[19]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[20]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[21]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[22]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[23]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[24]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[25]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[26]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[27]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[0]),
        .Q(ptr_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[1]),
        .Q(ptr_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[2]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[3]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[4]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I18),
        .D(D[5]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hDFFFDF0FDF0FDF0F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(s_axis_mm2s_updtptr_tvalid),
        .I1(O7),
        .I2(m_axi_sg_aresetn),
        .I3(O2),
        .I4(p_36_out_0),
        .I5(updt_curdesc0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(O7),
        .I1(s_axis_mm2s_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(O2),
        .I4(p_36_out_0),
        .I5(updt_curdesc0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ),
        .Q(O7),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[23]),
        .Q(sts_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[24]),
        .Q(sts_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[25]),
        .Q(sts_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[26]),
        .Q(sts_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[27]),
        .Q(sts_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[28]),
        .Q(sts_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[29]),
        .Q(sts_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[30]),
        .Q(sts_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[31]),
        .Q(sts_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[32]),
        .Q(sts_queue_dout[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[33]),
        .Q(sts_queue_dout[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(I20),
        .D(I21[9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hDFDFFF0F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(O6),
        .I2(m_axi_sg_aresetn),
        .I3(O1),
        .I4(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ),
        .Q(sts_queue_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hE0E000E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(O6),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(O1),
        .I4(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ),
        .Q(O6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_36_out_0),
        .Q(updt_active_d1),
        .R(SR));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_decerr_i_1
       (.I0(p_8_out_4),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[30]),
        .I3(m_axi_sg_aresetn),
        .I4(p_46_out),
        .O(n_0_dma_decerr_i_1));
FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_decerr_i_1),
        .Q(p_8_out_4),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_interr_i_1
       (.I0(p_10_out_3),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[28]),
        .I3(m_axi_sg_aresetn),
        .I4(p_48_out),
        .O(n_0_dma_interr_i_1));
FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_interr_i_1),
        .Q(p_10_out_3),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_slverr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[29]),
        .I3(m_axi_sg_aresetn),
        .I4(p_47_out),
        .O(n_0_dma_slverr_i_1));
FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_dma_slverr_i_1),
        .Q(p_9_out),
        .R(1'b0));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(updt2_tlast));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(updt2_tvalid));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(follower_reg_s2mm[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(follower_reg_s2mm[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(follower_reg_s2mm[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(follower_reg_s2mm[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(follower_reg_s2mm[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(follower_reg_s2mm[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(follower_reg_s2mm[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(follower_reg_s2mm[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(follower_reg_s2mm[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(follower_reg_s2mm[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(follower_reg_s2mm[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(follower_reg_s2mm[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(follower_reg_s2mm[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(follower_reg_s2mm[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(follower_reg_s2mm[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(follower_reg_s2mm[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(follower_reg_s2mm[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(follower_reg_s2mm[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(follower_reg_s2mm[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(follower_reg_s2mm[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(follower_reg_s2mm[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(follower_reg_s2mm[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(follower_reg_s2mm[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(follower_reg_s2mm[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(1'b0),
        .O(follower_reg_s2mm[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(1'b0),
        .O(follower_reg_s2mm[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(1'b0),
        .O(follower_reg_s2mm[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(1'b0),
        .O(follower_reg_s2mm[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(follower_reg_s2mm[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(follower_reg_s2mm[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(follower_reg_s2mm[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(follower_reg_s2mm[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(follower_reg_s2mm[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(follower_reg_s2mm[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[0]_INST_0 
       (.I0(follower_reg_mm2s[0]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[0]),
        .O(m_axi_sg_wdata[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[10]_INST_0 
       (.I0(follower_reg_mm2s[10]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[10]),
        .O(m_axi_sg_wdata[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[11]_INST_0 
       (.I0(follower_reg_mm2s[11]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[11]),
        .O(m_axi_sg_wdata[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[12]_INST_0 
       (.I0(follower_reg_mm2s[12]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[12]),
        .O(m_axi_sg_wdata[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[13]_INST_0 
       (.I0(follower_reg_mm2s[13]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[13]),
        .O(m_axi_sg_wdata[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[14]_INST_0 
       (.I0(follower_reg_mm2s[14]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[14]),
        .O(m_axi_sg_wdata[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[15]_INST_0 
       (.I0(follower_reg_mm2s[15]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[15]),
        .O(m_axi_sg_wdata[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[16]_INST_0 
       (.I0(follower_reg_mm2s[16]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[16]),
        .O(m_axi_sg_wdata[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[17]_INST_0 
       (.I0(follower_reg_mm2s[17]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[17]),
        .O(m_axi_sg_wdata[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[18]_INST_0 
       (.I0(follower_reg_mm2s[18]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[18]),
        .O(m_axi_sg_wdata[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[19]_INST_0 
       (.I0(follower_reg_mm2s[19]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[19]),
        .O(m_axi_sg_wdata[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[1]_INST_0 
       (.I0(follower_reg_mm2s[1]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[1]),
        .O(m_axi_sg_wdata[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[20]_INST_0 
       (.I0(follower_reg_mm2s[20]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[20]),
        .O(m_axi_sg_wdata[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[21]_INST_0 
       (.I0(follower_reg_mm2s[21]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[21]),
        .O(m_axi_sg_wdata[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[22]_INST_0 
       (.I0(follower_reg_mm2s[22]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[22]),
        .O(m_axi_sg_wdata[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[23]_INST_0 
       (.I0(follower_reg_mm2s[23]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[23]),
        .O(m_axi_sg_wdata[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[24]_INST_0 
       (.I0(follower_reg_mm2s[24]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[24]),
        .O(m_axi_sg_wdata[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[25]_INST_0 
       (.I0(follower_reg_mm2s[25]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[25]),
        .O(m_axi_sg_wdata[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[26]_INST_0 
       (.I0(follower_reg_mm2s[26]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[26]),
        .O(m_axi_sg_wdata[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[27]_INST_0 
       (.I0(follower_reg_mm2s[27]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[27]),
        .O(m_axi_sg_wdata[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[28]_INST_0 
       (.I0(follower_reg_mm2s[28]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[28]),
        .O(m_axi_sg_wdata[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[29]_INST_0 
       (.I0(follower_reg_mm2s[29]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[29]),
        .O(m_axi_sg_wdata[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[2]_INST_0 
       (.I0(follower_reg_mm2s[2]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[2]),
        .O(m_axi_sg_wdata[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[30]_INST_0 
       (.I0(follower_reg_mm2s[30]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[30]),
        .O(m_axi_sg_wdata[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[31]_INST_0 
       (.I0(follower_reg_mm2s[31]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[31]),
        .O(m_axi_sg_wdata[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[3]_INST_0 
       (.I0(follower_reg_mm2s[3]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[3]),
        .O(m_axi_sg_wdata[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[4]_INST_0 
       (.I0(follower_reg_mm2s[4]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[4]),
        .O(m_axi_sg_wdata[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[5]_INST_0 
       (.I0(follower_reg_mm2s[5]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[5]),
        .O(m_axi_sg_wdata[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[6]_INST_0 
       (.I0(follower_reg_mm2s[6]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[6]),
        .O(m_axi_sg_wdata[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[7]_INST_0 
       (.I0(follower_reg_mm2s[7]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[7]),
        .O(m_axi_sg_wdata[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[8]_INST_0 
       (.I0(follower_reg_mm2s[8]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[8]),
        .O(m_axi_sg_wdata[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[9]_INST_0 
       (.I0(follower_reg_mm2s[9]),
        .I1(p_36_out_0),
        .I2(follower_reg_s2mm[9]),
        .O(m_axi_sg_wdata[9]));
LUT6 #(
    .INIT(64'hFFFFFFFFFF1F0000)) 
     \pntr_cs[0]_i_1 
       (.I0(sig_halt_reg),
        .I1(I1),
        .I2(pntr_cs[1]),
        .I3(\n_0_pntr_cs[1]_i_2 ),
        .I4(pntr_cs[0]),
        .I5(\n_0_pntr_cs[0]_i_2 ),
        .O(pntr_ns[0]));
LUT3 #(
    .INIT(8'h04)) 
     \pntr_cs[0]_i_2 
       (.I0(updt_active_d1),
        .I1(p_36_out_0),
        .I2(pntr_cs[1]),
        .O(\n_0_pntr_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFABAAAAAAAAAAAA)) 
     \pntr_cs[1]_i_1 
       (.I0(updt_curdesc0),
        .I1(I1),
        .I2(sig_halt_reg),
        .I3(\n_0_pntr_cs[1]_i_2 ),
        .I4(pntr_cs[1]),
        .I5(pntr_cs[0]),
        .O(pntr_ns[1]));
LUT4 #(
    .INIT(16'h111F)) 
     \pntr_cs[1]_i_2 
       (.I0(updt_tvalid),
        .I1(updt2_tvalid),
        .I2(updt_tlast),
        .I3(updt2_tlast),
        .O(\n_0_pntr_cs[1]_i_2 ));
FDRE \pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
FDRE \pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_2 
       (.I0(L[11]),
        .O(I5[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_3 
       (.I0(L[10]),
        .O(I5[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_4 
       (.I0(L[9]),
        .O(I5[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_5 
       (.I0(L[8]),
        .O(I5[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_2 
       (.I0(L[15]),
        .O(I7[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_3 
       (.I0(L[14]),
        .O(I7[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_4 
       (.I0(L[13]),
        .O(I7[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_5 
       (.I0(L[12]),
        .O(I7[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_2 
       (.I0(L[19]),
        .O(I8[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_3 
       (.I0(L[18]),
        .O(I8[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_4 
       (.I0(L[17]),
        .O(I8[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_5 
       (.I0(L[16]),
        .O(I8[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_2 
       (.I0(L[23]),
        .O(I9[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_3 
       (.I0(L[22]),
        .O(I9[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_4 
       (.I0(L[21]),
        .O(I9[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_5 
       (.I0(L[20]),
        .O(I9[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_2 
       (.I0(L[27]),
        .O(I10[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_3 
       (.I0(L[26]),
        .O(I10[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_4 
       (.I0(L[25]),
        .O(I10[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_5 
       (.I0(L[24]),
        .O(I10[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_2 
       (.I0(L[31]),
        .O(I11[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_3 
       (.I0(L[30]),
        .O(I11[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_4 
       (.I0(L[29]),
        .O(I11[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_5 
       (.I0(L[28]),
        .O(I11[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_2 
       (.I0(L[7]),
        .O(S[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_3 
       (.I0(L[6]),
        .O(S[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_4 
       (.I0(L[5]),
        .O(S[1]));
LUT1 #(
    .INIT(2'h1)) 
     \update_address[7]_i_5 
       (.I0(O8),
        .O(S[0]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     \updt_cs[0]_i_2 
       (.I0(p_5_out),
        .I1(O2),
        .I2(O1),
        .I3(I2),
        .O(O5));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[10]_i_1 
       (.I0(L[10]),
        .I1(ptr_queue_dout[10]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[10]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[11]_i_1 
       (.I0(L[11]),
        .I1(ptr_queue_dout[11]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[11]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[12]_i_1 
       (.I0(L[12]),
        .I1(ptr_queue_dout[12]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[12]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[13]_i_1 
       (.I0(L[13]),
        .I1(ptr_queue_dout[13]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[13]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[14]_i_1 
       (.I0(L[14]),
        .I1(ptr_queue_dout[14]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[14]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[15]_i_1 
       (.I0(L[15]),
        .I1(ptr_queue_dout[15]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[15]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[16]_i_1 
       (.I0(L[16]),
        .I1(ptr_queue_dout[16]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[16]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[17]_i_1 
       (.I0(L[17]),
        .I1(ptr_queue_dout[17]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[17]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[18]_i_1 
       (.I0(L[18]),
        .I1(ptr_queue_dout[18]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[18]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[19]_i_1 
       (.I0(L[19]),
        .I1(ptr_queue_dout[19]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[19]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[20]_i_1 
       (.I0(L[20]),
        .I1(ptr_queue_dout[20]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[20]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[21]_i_1 
       (.I0(L[21]),
        .I1(ptr_queue_dout[21]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[21]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[22]_i_1 
       (.I0(L[22]),
        .I1(ptr_queue_dout[22]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[22]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[23]_i_1 
       (.I0(L[23]),
        .I1(ptr_queue_dout[23]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[23]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[24]_i_1 
       (.I0(L[24]),
        .I1(ptr_queue_dout[24]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[24]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[25]_i_1 
       (.I0(L[25]),
        .I1(ptr_queue_dout[25]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[25]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[26]_i_1 
       (.I0(L[26]),
        .I1(ptr_queue_dout[26]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[26]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[27]_i_1 
       (.I0(L[27]),
        .I1(ptr_queue_dout[27]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[27]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[28]_i_1 
       (.I0(L[28]),
        .I1(ptr_queue_dout[28]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[28]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[29]_i_1 
       (.I0(L[29]),
        .I1(ptr_queue_dout[29]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[29]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[30]_i_1 
       (.I0(L[30]),
        .I1(ptr_queue_dout[30]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[30]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[31]_i_1 
       (.I0(L[31]),
        .I1(ptr_queue_dout[31]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[31]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[4]_i_1 
       (.I0(O8),
        .I1(ptr_queue_dout[4]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[4]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[5]_i_1 
       (.I0(L[5]),
        .I1(ptr_queue_dout[5]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[5]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[6]_i_1 
       (.I0(L[6]),
        .I1(ptr_queue_dout[6]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[6]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[7]_i_1 
       (.I0(L[7]),
        .I1(ptr_queue_dout[7]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[7]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[8]_i_1 
       (.I0(L[8]),
        .I1(ptr_queue_dout[8]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[8]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[9]_i_1 
       (.I0(L[9]),
        .I1(ptr_queue_dout[9]),
        .I2(m_axi_sg_aresetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[9]_i_1 ));
FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[10]_i_1 ),
        .Q(L[10]),
        .R(1'b0));
FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[11]_i_1 ),
        .Q(L[11]),
        .R(1'b0));
FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[12]_i_1 ),
        .Q(L[12]),
        .R(1'b0));
FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[13]_i_1 ),
        .Q(L[13]),
        .R(1'b0));
FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[14]_i_1 ),
        .Q(L[14]),
        .R(1'b0));
FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[15]_i_1 ),
        .Q(L[15]),
        .R(1'b0));
FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[16]_i_1 ),
        .Q(L[16]),
        .R(1'b0));
FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[17]_i_1 ),
        .Q(L[17]),
        .R(1'b0));
FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[18]_i_1 ),
        .Q(L[18]),
        .R(1'b0));
FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[19]_i_1 ),
        .Q(L[19]),
        .R(1'b0));
FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[20]_i_1 ),
        .Q(L[20]),
        .R(1'b0));
FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[21]_i_1 ),
        .Q(L[21]),
        .R(1'b0));
FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[22]_i_1 ),
        .Q(L[22]),
        .R(1'b0));
FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[23]_i_1 ),
        .Q(L[23]),
        .R(1'b0));
FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[24]_i_1 ),
        .Q(L[24]),
        .R(1'b0));
FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[25]_i_1 ),
        .Q(L[25]),
        .R(1'b0));
FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[26]_i_1 ),
        .Q(L[26]),
        .R(1'b0));
FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[27]_i_1 ),
        .Q(L[27]),
        .R(1'b0));
FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[28]_i_1 ),
        .Q(L[28]),
        .R(1'b0));
FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[29]_i_1 ),
        .Q(L[29]),
        .R(1'b0));
FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[30]_i_1 ),
        .Q(L[30]),
        .R(1'b0));
FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[31]_i_1 ),
        .Q(L[31]),
        .R(1'b0));
FDRE \updt_curdesc_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[4]_i_1 ),
        .Q(O8),
        .R(1'b0));
FDRE \updt_curdesc_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[5]_i_1 ),
        .Q(L[5]),
        .R(1'b0));
FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[6]_i_1 ),
        .Q(L[6]),
        .R(1'b0));
FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[7]_i_1 ),
        .Q(L[7]),
        .R(1'b0));
FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[8]_i_1 ),
        .Q(L[8]),
        .R(1'b0));
FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[9]_i_1 ),
        .Q(L[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     updt_ioc_i_1
       (.I0(p_11_out_2),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[32]),
        .I3(m_axi_sg_aresetn),
        .I4(I3),
        .O(n_0_updt_ioc_i_1));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(p_36_out_0),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_updt_ioc_i_1),
        .Q(p_11_out_2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h8)) 
     writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
FDRE #(
    .INIT(1'b0)) 
     writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module DMA_axi_sg_updt_sm
   (O1,
    O2,
    O3,
    p_53_out,
    Q,
    in005_out,
    in00,
    O4,
    O5,
    p_49_out,
    p_50_out,
    O6,
    p_51_out,
    O7,
    O8,
    O9,
    O10,
    O11,
    SR,
    p_13_out,
    m_axi_sg_aclk,
    I2,
    p_3_out,
    updt_done,
    p_5_out,
    ptr_queue_empty,
    follower_empty_mm2s,
    I3,
    out,
    follower_full_mm2s,
    I4,
    I6,
    mm2s_irqthresh_wren,
    D,
    I1,
    m_axi_sg_aresetn,
    s_axis_updt_cmd_tready,
    p_18_out,
    E,
    p_10_out_3,
    p_9_out,
    p_8_out_4,
    L,
    S,
    I5,
    I7,
    I8,
    I9,
    I10,
    I11,
    updt_interr,
    updt_slverr,
    updt_decerr);
  output O1;
  output O2;
  output O3;
  output p_53_out;
  output [2:0]Q;
  output in005_out;
  output in00;
  output [0:0]O4;
  output O5;
  output p_49_out;
  output p_50_out;
  output O6;
  output p_51_out;
  output O7;
  output O8;
  output O9;
  output [27:0]O10;
  output [25:0]O11;
  input [0:0]SR;
  input p_13_out;
  input m_axi_sg_aclk;
  input I2;
  input p_3_out;
  input updt_done;
  input p_5_out;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input I3;
  input [0:0]out;
  input follower_full_mm2s;
  input I4;
  input [0:0]I6;
  input mm2s_irqthresh_wren;
  input [0:0]D;
  input I1;
  input m_axi_sg_aresetn;
  input s_axis_updt_cmd_tready;
  input p_18_out;
  input [0:0]E;
  input p_10_out_3;
  input p_9_out;
  input p_8_out_4;
  input [0:0]L;
  input [3:0]S;
  input [3:0]I5;
  input [3:0]I7;
  input [3:0]I8;
  input [3:0]I9;
  input [3:0]I10;
  input [3:0]I11;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I10;
  wire [3:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [0:0]I6;
  wire [3:0]I7;
  wire [3:0]I8;
  wire [3:0]I9;
  wire [0:0]L;
  wire O1;
  wire [27:0]O10;
  wire [25:0]O11;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_irqthresh_wren;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ;
  wire \n_0_update_address_reg[11]_i_1 ;
  wire \n_0_update_address_reg[15]_i_1 ;
  wire \n_0_update_address_reg[19]_i_1 ;
  wire \n_0_update_address_reg[23]_i_1 ;
  wire \n_0_update_address_reg[27]_i_1 ;
  wire \n_0_update_address_reg[7]_i_1 ;
  wire \n_1_update_address_reg[11]_i_1 ;
  wire \n_1_update_address_reg[15]_i_1 ;
  wire \n_1_update_address_reg[19]_i_1 ;
  wire \n_1_update_address_reg[23]_i_1 ;
  wire \n_1_update_address_reg[27]_i_1 ;
  wire \n_1_update_address_reg[31]_i_1 ;
  wire \n_1_update_address_reg[7]_i_1 ;
  wire \n_2_update_address_reg[11]_i_1 ;
  wire \n_2_update_address_reg[15]_i_1 ;
  wire \n_2_update_address_reg[19]_i_1 ;
  wire \n_2_update_address_reg[23]_i_1 ;
  wire \n_2_update_address_reg[27]_i_1 ;
  wire \n_2_update_address_reg[31]_i_1 ;
  wire \n_2_update_address_reg[7]_i_1 ;
  wire \n_3_update_address_reg[11]_i_1 ;
  wire \n_3_update_address_reg[15]_i_1 ;
  wire \n_3_update_address_reg[19]_i_1 ;
  wire \n_3_update_address_reg[23]_i_1 ;
  wire \n_3_update_address_reg[27]_i_1 ;
  wire \n_3_update_address_reg[31]_i_1 ;
  wire \n_3_update_address_reg[7]_i_1 ;
  wire [0:0]out;
  wire p_10_out_3;
  wire p_13_out;
  wire p_18_out;
  wire p_3_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_5_out;
  wire p_8_out_4;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire [31:4]update_address0_in;
  wire updt_cmnd_wr;
  wire updt_decerr;
  wire updt_done;
  wire updt_interr;
  wire [2:1]updt_ns;
  wire updt_slverr;
  wire [3:3]\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED ;

  assign O2 = ch1_active_i;
LUT6 #(
    .INIT(64'h0000BA00FF00BA00)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ),
        .I1(Q[2]),
        .I2(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ),
        .I3(m_axi_sg_aresetn),
        .I4(ch1_active_i),
        .I5(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(I2),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(p_3_out),
        .I4(updt_done),
        .I5(Q[0]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(p_5_out),
        .I1(ptr_queue_empty),
        .I2(follower_empty_mm2s),
        .I3(p_3_out),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(updt_done),
        .I1(p_8_out_4),
        .I2(O9),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 ),
        .Q(O9),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(p_10_out_3),
        .I1(updt_done),
        .I2(O8),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ),
        .Q(O8),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(updt_done),
        .I1(p_9_out),
        .I2(O6),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ),
        .Q(O6),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_decerr),
        .I2(p_49_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ),
        .Q(p_49_out),
        .R(SR));
LUT6 #(
    .INIT(64'hFFF0FFFDFFF0FFF0)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ),
        .I1(Q[0]),
        .I2(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ),
        .I3(I1),
        .I4(I3),
        .I5(p_53_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ));
LUT6 #(
    .INIT(64'h00000000000D3333)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(p_3_out),
        .I1(Q[0]),
        .I2(ch1_active_i),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(I3),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ),
        .Q(p_53_out),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_interr),
        .I2(p_51_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ),
        .Q(p_51_out),
        .R(SR));
FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_13_out),
        .Q(O3),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_slverr),
        .I2(p_50_out),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ),
        .Q(p_50_out),
        .R(SR));
LUT4 #(
    .INIT(16'hFFEA)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(O3),
        .I1(I4),
        .I2(I6),
        .I3(mm2s_irqthresh_wren),
        .O(O4));
LUT4 #(
    .INIT(16'hFFFE)) 
     \ftch_error_addr[31]_i_3 
       (.I0(p_49_out),
        .I1(p_50_out),
        .I2(O6),
        .I3(p_51_out),
        .O(O5));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O1));
LUT4 #(
    .INIT(16'h8C88)) 
     s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cmnd_wr),
        .I1(m_axi_sg_aresetn),
        .I2(s_axis_updt_cmd_tready),
        .I3(p_18_out),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[10]),
        .Q(O10[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[11]),
        .Q(O10[7]),
        .R(SR));
CARRY4 \update_address_reg[11]_i_1 
       (.CI(\n_0_update_address_reg[7]_i_1 ),
        .CO({\n_0_update_address_reg[11]_i_1 ,\n_1_update_address_reg[11]_i_1 ,\n_2_update_address_reg[11]_i_1 ,\n_3_update_address_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[11:8]),
        .S(I5));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[12]),
        .Q(O10[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[13]),
        .Q(O10[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[14]),
        .Q(O10[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[15]),
        .Q(O10[11]),
        .R(SR));
CARRY4 \update_address_reg[15]_i_1 
       (.CI(\n_0_update_address_reg[11]_i_1 ),
        .CO({\n_0_update_address_reg[15]_i_1 ,\n_1_update_address_reg[15]_i_1 ,\n_2_update_address_reg[15]_i_1 ,\n_3_update_address_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[15:12]),
        .S(I7));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[16]),
        .Q(O10[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[17]),
        .Q(O10[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[18]),
        .Q(O10[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[19]),
        .Q(O10[15]),
        .R(SR));
CARRY4 \update_address_reg[19]_i_1 
       (.CI(\n_0_update_address_reg[15]_i_1 ),
        .CO({\n_0_update_address_reg[19]_i_1 ,\n_1_update_address_reg[19]_i_1 ,\n_2_update_address_reg[19]_i_1 ,\n_3_update_address_reg[19]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[19:16]),
        .S(I8));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[20]),
        .Q(O10[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[21]),
        .Q(O10[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[22]),
        .Q(O10[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[23]),
        .Q(O10[19]),
        .R(SR));
CARRY4 \update_address_reg[23]_i_1 
       (.CI(\n_0_update_address_reg[19]_i_1 ),
        .CO({\n_0_update_address_reg[23]_i_1 ,\n_1_update_address_reg[23]_i_1 ,\n_2_update_address_reg[23]_i_1 ,\n_3_update_address_reg[23]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[23:20]),
        .S(I9));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[24]),
        .Q(O10[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[25]),
        .Q(O10[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[26]),
        .Q(O10[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[27]),
        .Q(O10[23]),
        .R(SR));
CARRY4 \update_address_reg[27]_i_1 
       (.CI(\n_0_update_address_reg[23]_i_1 ),
        .CO({\n_0_update_address_reg[27]_i_1 ,\n_1_update_address_reg[27]_i_1 ,\n_2_update_address_reg[27]_i_1 ,\n_3_update_address_reg[27]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[27:24]),
        .S(I10));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[28]),
        .Q(O10[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[29]),
        .Q(O10[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[30]),
        .Q(O10[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[31]),
        .Q(O10[27]),
        .R(SR));
CARRY4 \update_address_reg[31]_i_1 
       (.CI(\n_0_update_address_reg[27]_i_1 ),
        .CO({\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED [3],\n_1_update_address_reg[31]_i_1 ,\n_2_update_address_reg[31]_i_1 ,\n_3_update_address_reg[31]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[31:28]),
        .S(I11));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[4]),
        .Q(O10[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[5]),
        .Q(O10[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[6]),
        .Q(O10[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[7]),
        .Q(O10[3]),
        .R(SR));
CARRY4 \update_address_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\n_0_update_address_reg[7]_i_1 ,\n_1_update_address_reg[7]_i_1 ,\n_2_update_address_reg[7]_i_1 ,\n_3_update_address_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,L}),
        .O(update_address0_in[7:4]),
        .S(S));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[8]),
        .Q(O10[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(update_address0_in[9]),
        .Q(O10[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h000000001313F000)) 
     \updt_cs[1]_i_1 
       (.I0(updt_done),
        .I1(p_3_out),
        .I2(Q[0]),
        .I3(E),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(updt_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h4702)) 
     \updt_cs[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_3_out),
        .O(updt_ns[2]));
FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(SR));
FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(Q[2]),
        .R(SR));
LUT4 #(
    .INIT(16'h0004)) 
     \updt_error_addr[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_3_out),
        .O(updt_cmnd_wr));
FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[6]),
        .Q(O11[4]),
        .R(SR));
FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[7]),
        .Q(O11[5]),
        .R(SR));
FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[8]),
        .Q(O11[6]),
        .R(SR));
FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[9]),
        .Q(O11[7]),
        .R(SR));
FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[10]),
        .Q(O11[8]),
        .R(SR));
FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[11]),
        .Q(O11[9]),
        .R(SR));
FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[12]),
        .Q(O11[10]),
        .R(SR));
FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[13]),
        .Q(O11[11]),
        .R(SR));
FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[14]),
        .Q(O11[12]),
        .R(SR));
FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[15]),
        .Q(O11[13]),
        .R(SR));
FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[16]),
        .Q(O11[14]),
        .R(SR));
FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[17]),
        .Q(O11[15]),
        .R(SR));
FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[18]),
        .Q(O11[16]),
        .R(SR));
FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[19]),
        .Q(O11[17]),
        .R(SR));
FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[20]),
        .Q(O11[18]),
        .R(SR));
FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[21]),
        .Q(O11[19]),
        .R(SR));
FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[22]),
        .Q(O11[20]),
        .R(SR));
FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[23]),
        .Q(O11[21]),
        .R(SR));
FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[24]),
        .Q(O11[22]),
        .R(SR));
FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[25]),
        .Q(O11[23]),
        .R(SR));
FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[26]),
        .Q(O11[24]),
        .R(SR));
FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[27]),
        .Q(O11[25]),
        .R(SR));
FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[2]),
        .Q(O11[0]),
        .R(SR));
FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[3]),
        .Q(O11[1]),
        .R(SR));
FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[4]),
        .Q(O11[2]),
        .R(SR));
FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(O10[5]),
        .Q(O11[3]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     updt_tlast_inferred_i_1
       (.I0(ch1_active_i),
        .I1(out),
        .O(in005_out));
LUT2 #(
    .INIT(4'h8)) 
     updt_tvalid_inferred_i_1
       (.I0(ch1_active_i),
        .I1(follower_full_mm2s),
        .O(in00));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module DMA_axi_sg_wr_status_cntl
   (D,
    O1,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    m_axi_sg_bready,
    O2,
    O3,
    sig_inhibit_rdy_n,
    O4,
    O6,
    m_axi_sg_aclk,
    sig_stream_rst,
    I1,
    m_axi_sg_bvalid,
    sig_wr_fifo,
    sig_push_to_wsc,
    sig_stat2wsc_status_ready,
    O5,
    p_36_out_0,
    follower_full_mm2s,
    m_axi_sg_aresetn,
    sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_bresp,
    in,
    sig_s_h_halt_reg,
    sig_init_reg2,
    sig_init_reg);
  output [3:0]D;
  output O1;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output m_axi_sg_bready;
  output O2;
  output O3;
  output sig_inhibit_rdy_n;
  output O4;
  output O6;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input I1;
  input m_axi_sg_bvalid;
  input sig_wr_fifo;
  input sig_push_to_wsc;
  input sig_stat2wsc_status_ready;
  input O5;
  input p_36_out_0;
  input follower_full_mm2s;
  input m_axi_sg_aresetn;
  input sig_addr2rsc_cmd_fifo_empty;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;
  input sig_s_h_halt_reg;
  input sig_init_reg2;
  input sig_init_reg;

  wire [3:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire follower_full_mm2s;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_4 ;
  wire \n_0_sig_wdc_statcnt[2]_i_5 ;
  wire \n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire \n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire p_36_out_0;
  wire p_4_out;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

DMA_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .I1(\n_0_sig_wdc_statcnt[2]_i_4 ),
        .I2(\n_0_sig_wdc_statcnt[2]_i_5 ),
        .I3(sig_wresp_sfifo_out),
        .I4(I1),
        .O1(O1),
        .O2(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O3(\n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O5(sig_rd_empty),
        .O6(\n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O7(O3),
        .O8(\n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O9(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_rd_empty_0),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_statcnt(sig_wdc_statcnt),
        .sig_wr_fifo(sig_wr_fifo));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(I1),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(D[3]),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_4_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT5 #(
    .INIT(32'hE000FFFF)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2 
       (.I0(O2),
        .I1(O5),
        .I2(p_36_out_0),
        .I3(follower_full_mm2s),
        .I4(m_axi_sg_aresetn),
        .O(O4));
DMA_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .I1(O2),
        .I2(I1),
        .I3(\n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O1(n_2_I_WRESP_STATUS_FIFO),
        .O2(sig_wresp_sfifo_out),
        .O3(n_4_I_WRESP_STATUS_FIFO),
        .O5(sig_rd_empty),
        .Q(sig_rd_empty_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_stream_rst(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_btt_is_zero_reg_i_3__0
       (.I0(O2),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(I1),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(O2),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O2),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'h6)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h7F88FFFF88770000)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(sig_wr_fifo),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[0]),
        .I4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I5(sig_wdc_statcnt[1]),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I2(sig_wdc_statcnt[2]),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h55D5)) 
     \sig_wdc_statcnt[2]_i_4 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[0]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[2]),
        .O(\n_0_sig_wdc_statcnt[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \sig_wdc_statcnt[2]_i_5 
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .O(\n_0_sig_wdc_statcnt[2]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module DMA_axi_sg_wrdata_cntl
   (in,
    SR,
    sig_data2all_tlast_error,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    O5,
    sig_wr_fifo,
    sig_push_to_wsc,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    sig_stream_rst,
    I1,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    I3,
    m_axi_sg_wready,
    p_3_in,
    p_36_out_0,
    p_2_in,
    sig_mstr2data_cmd_valid,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr2data_addr_posted,
    I4,
    sig_inhibit_rdy_n,
    I5);
  output [2:0]in;
  output [0:0]SR;
  output sig_data2all_tlast_error;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output O5;
  output sig_wr_fifo;
  output sig_push_to_wsc;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input I1;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input I3;
  input m_axi_sg_wready;
  input p_3_in;
  input p_36_out_0;
  input p_2_in;
  input sig_mstr2data_cmd_valid;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_addr2data_addr_posted;
  input I4;
  input sig_inhibit_rdy_n;
  input I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O5;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3 ;
  wire n_0_m_axi_sg_wlast_INST_0_i_1;
  wire n_0_m_axi_sg_wlast_INST_0_i_2;
  wire n_0_m_axi_sg_wvalid_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_2;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_2;
  wire n_0_sig_data2wsc_cmd_cmplt_i_3;
  wire n_0_sig_data2wsc_cmd_cmplt_i_4;
  wire n_0_sig_data2wsc_cmd_cmplt_i_5;
  wire n_0_sig_data2wsc_last_err_i_1;
  wire \n_0_sig_dbeat_cntr[7]_i_1__0 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_dqual_reg_full_i_2;
  wire n_0_sig_last_dbeat_i_1;
  wire n_0_sig_last_dbeat_i_3__0;
  wire n_0_sig_last_dbeat_i_4__0;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1__0;
  wire n_0_sig_next_calc_error_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_3;
  wire n_0_sig_next_calc_error_reg_i_4;
  wire n_0_sig_next_calc_error_reg_i_5;
  wire n_0_sig_next_calc_error_reg_i_6;
  wire n_0_sig_next_calc_error_reg_i_7;
  wire n_0_sig_next_calc_error_reg_i_8;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_push_to_wsc_i_2;
  wire n_0_sig_push_to_wsc_i_3;
  wire [7:0]p_0_in;
  wire p_2_in;
  wire p_36_out_0;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc2dm_calc_err;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat05_out;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hFFFF0800)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_push_to_wsc),
        .I2(I5),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_tlast_err_stop),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_tlast_error),
        .I1(sig_data2all_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002E00)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .I1(I3),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ),
        .I4(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ),
        .I5(I2),
        .O(sig_tlast_error));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_2),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_2),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .I4(sig_dbeat_cntr_reg__0[7]),
        .I5(n_0_sig_data2wsc_cmd_cmplt_i_5),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 
       (.I0(m_axi_sg_wready),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'hFFFFAAAB)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_next_calc_error_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(sig_data2all_tlast_error),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3 ),
        .I1(m_axi_sg_wready),
        .I2(sig_data2all_tlast_error),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(n_0_sig_next_calc_error_reg_i_6),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr2data_addr_posted),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(sig_inhibit_rdy_n),
        .I3(I5),
        .O(sig_wr_fifo));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h2)) 
     m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .O(m_axi_sg_wlast));
LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_2),
        .O(n_0_m_axi_sg_wlast_INST_0_i_1));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .O(n_0_m_axi_sg_wlast_INST_0_i_2));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     m_axi_sg_wvalid_INST_0
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_next_calc_error_reg),
        .I4(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I5(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .O(m_axi_sg_wvalid));
LUT5 #(
    .INIT(32'h55555575)) 
     m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_1));
LUT6 #(
    .INIT(64'hFFFF000000470047)) 
     m_axi_sg_wvalid_INST_0_i_2
       (.I0(p_3_in),
        .I1(p_36_out_0),
        .I2(p_2_in),
        .I3(sig_data2all_tlast_error),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(I2),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'hD9996664)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hF4B4D2D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hFF40FD00)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     \sig_cmd_addr_reg[31]_i_1__0 
       (.I0(I1),
        .I1(sig_data2all_tlast_error),
        .I2(I2),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     sig_data2wsc_calc_err_i_1
       (.I0(in[2]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_calc_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_calc_err_i_1),
        .Q(in[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[0]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I3(n_0_sig_data2wsc_cmd_cmplt_i_3),
        .I4(n_0_sig_data2wsc_cmd_cmplt_i_4),
        .I5(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_data2wsc_cmd_cmplt_i_2
       (.I0(sig_data2all_tlast_error),
        .I1(sig_next_cmd_cmplt_reg),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     sig_data2wsc_cmd_cmplt_i_3
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I2(m_axi_sg_wready),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I5(I3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_3));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'hBBBFAAAA)) 
     sig_data2wsc_cmd_cmplt_i_4
       (.I0(I2),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(n_0_sig_data2wsc_cmd_cmplt_i_5),
        .I3(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I4(I3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_4));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     sig_data2wsc_cmd_cmplt_i_5
       (.I0(sig_next_last_strb_reg[0]),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_next_last_strb_reg[3]),
        .I4(sig_next_last_strb_reg[1]),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1),
        .Q(in[0]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EEE2)) 
     sig_data2wsc_last_err_i_1
       (.I0(in[1]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_tlast_error),
        .I3(sig_data2all_tlast_error),
        .I4(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_last_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_last_err_i_1),
        .Q(in[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'hA802)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'hAAA80002)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h8A20)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(n_0_m_axi_sg_wlast_INST_0_i_2),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'hA8AA0200)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(n_0_m_axi_sg_wlast_INST_0_i_2),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in[6]));
LUT3 #(
    .INIT(8'h8F)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(n_0_sig_dqual_reg_full_i_2),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAAAAA200000008)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(n_0_sig_dqual_reg_full_i_2),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_2),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in[7]));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
LUT3 #(
    .INIT(8'hF8)) 
     sig_dqual_reg_empty_i_1
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_dqual_reg_empty),
        .I2(n_0_sig_next_calc_error_reg_i_1),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(n_0_sig_dqual_reg_full_i_2),
        .I2(sig_dqual_reg_full),
        .I3(n_0_sig_next_calc_error_reg_i_1),
        .O(n_0_sig_dqual_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hAAAABFFF)) 
     sig_dqual_reg_full_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(sig_next_sequential_reg),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_dqual_reg_empty),
        .O(n_0_sig_dqual_reg_full_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBA00FF00BA003000)) 
     sig_last_dbeat_i_1
       (.I0(sig_last_dbeat05_out),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(n_0_sig_last_dbeat_i_3__0),
        .I3(I1),
        .I4(n_0_sig_last_dbeat_i_4__0),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1));
LUT5 #(
    .INIT(32'h00020000)) 
     sig_last_dbeat_i_2__0
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(n_0_sig_last_dbeat_i_5),
        .O(sig_last_dbeat05_out));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     sig_last_dbeat_i_3__0
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_sequential_reg),
        .I3(n_0_sig_next_calc_error_reg_i_3),
        .O(n_0_sig_last_dbeat_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_last_dbeat_i_4__0
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .O(n_0_sig_last_dbeat_i_4__0));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_last_dbeat_i_1),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'h20)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
LUT5 #(
    .INIT(32'h00000E00)) 
     sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_5),
        .I2(sig_ld_new_cmd_reg),
        .I3(I1),
        .I4(n_0_sig_next_calc_error_reg_i_4),
        .O(n_0_sig_ld_new_cmd_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1__0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h40404044FFFFFFFF)) 
     sig_next_calc_error_reg_i_1
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(n_0_sig_next_calc_error_reg_i_4),
        .I3(n_0_sig_next_calc_error_reg_i_5),
        .I4(sig_dqual_reg_empty),
        .I5(I1),
        .O(n_0_sig_next_calc_error_reg_i_1));
LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_next_calc_error_reg_i_2
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(sig_next_sequential_reg),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(n_0_sig_next_calc_error_reg_i_4),
        .O(sig_data2mstr_cmd_ready));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     sig_next_calc_error_reg_i_3
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I1(m_axi_sg_wready),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_next_calc_error_reg_i_6),
        .I4(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .O(n_0_sig_next_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
     sig_next_calc_error_reg_i_4
       (.I0(n_0_sig_next_calc_error_reg_i_7),
        .I1(sig_next_calc_error_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_wdc_status_going_full),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(n_0_sig_next_calc_error_reg_i_4));
LUT6 #(
    .INIT(64'h0040000000000000)) 
     sig_next_calc_error_reg_i_5
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I1(n_0_sig_next_calc_error_reg_i_8),
        .I2(m_axi_sg_wready),
        .I3(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I4(sig_next_sequential_reg),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_next_calc_error_reg_i_5));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_calc_error_reg_i_6));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_calc_error_reg_i_7));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     sig_next_calc_error_reg_i_8
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_calc_error_reg_i_8));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(I1),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_push_to_wsc_i_1
       (.I0(sig_push_to_wsc),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_push_to_wsc_i_1));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'h00F4)) 
     sig_push_to_wsc_i_2
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .O(n_0_sig_push_to_wsc_i_2));
LUT5 #(
    .INIT(32'h1011FFFF)) 
     sig_push_to_wsc_i_3
       (.I0(sig_push_err2wsc),
        .I1(I4),
        .I2(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I3(n_0_sig_next_calc_error_reg_i_3),
        .I4(I1),
        .O(n_0_sig_push_to_wsc_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module DMA_blk_mem_gen_generic_cstr
   (D,
    O2,
    O4,
    DOUTB,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [0:0]D;
  output O2;
  output O4;
  output [289:0]DOUTB;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DINA(DINA[35:0]),
        .DOUTB(DOUTB[35:0]),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
DMA_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DINA(DINA[107:36]),
        .DOUTB(DOUTB[107:36]),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
DMA_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.DINA(DINA[179:108]),
        .DOUTB(DOUTB[179:108]),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
DMA_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.DINA(DINA[251:180]),
        .DOUTB(DOUTB[251:180]),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
DMA_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.D(D),
        .DINA(DINA[289:252]),
        .DOUTB(DOUTB[289:252]),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DMA_blk_mem_gen_prim_width
   (DOUTB,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [35:0]DOUTB;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [35:0]DINA;

  wire [35:0]DINA;
  wire [35:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;

DMA_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DMA_blk_mem_gen_prim_width__parameterized0
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;

DMA_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DMA_blk_mem_gen_prim_width__parameterized1
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;

DMA_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DMA_blk_mem_gen_prim_width__parameterized2
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;

DMA_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I2(I2),
        .I5(I5),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module DMA_blk_mem_gen_prim_width__parameterized3
   (DOUTB,
    D,
    O2,
    O4,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready);
  output [37:0]DOUTB;
  output [0:0]D;
  output O2;
  output O4;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [37:0]DINA;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;

  wire [0:0]D;
  wire [37:0]DINA;
  wire [37:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DMA_blk_mem_gen_prim_wrapper
   (DOUTB,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [35:0]DOUTB;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [35:0]DINA;

  wire [35:0]DINA;
  wire [35:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,I2,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,I5,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({DINA[16:9],DINA[7:0]}),
        .DIBDI({DINA[34:27],DINA[25:18]}),
        .DIPADIP({DINA[17],DINA[8]}),
        .DIPBDIP({DINA[35],DINA[26]}),
        .DOADO({DOUTB[16:9],DOUTB[7:0]}),
        .DOBDO({DOUTB[34:27],DOUTB[25:18]}),
        .DOPADOP({DOUTB[17],DOUTB[8]}),
        .DOPBDOP({DOUTB[35],DOUTB[26]}),
        .ENARDEN(ENB),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(REGCEB),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(SR),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DMA_blk_mem_gen_prim_wrapper__parameterized0
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,I2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,I5,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({DINA[34:27],DINA[25:18],DINA[16:9],DINA[7:0]}),
        .DIBDI({DINA[70:63],DINA[61:54],DINA[52:45],DINA[43:36]}),
        .DIPADIP({DINA[35],DINA[26],DINA[17],DINA[8]}),
        .DIPBDIP({DINA[71],DINA[62],DINA[53],DINA[44]}),
        .DOADO({DOUTB[34:27],DOUTB[25:18],DOUTB[16:9],DOUTB[7:0]}),
        .DOBDO({DOUTB[70:63],DOUTB[61:54],DOUTB[52:45],DOUTB[43:36]}),
        .DOPADOP({DOUTB[35],DOUTB[26],DOUTB[17],DOUTB[8]}),
        .DOPBDOP({DOUTB[71],DOUTB[62],DOUTB[53],DOUTB[44]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(REGCEB),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DMA_blk_mem_gen_prim_wrapper__parameterized1
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,I2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,I5,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({DINA[34:27],DINA[25:18],DINA[16:9],DINA[7:0]}),
        .DIBDI({DINA[70:63],DINA[61:54],DINA[52:45],DINA[43:36]}),
        .DIPADIP({DINA[35],DINA[26],DINA[17],DINA[8]}),
        .DIPBDIP({DINA[71],DINA[62],DINA[53],DINA[44]}),
        .DOADO({DOUTB[34:27],DOUTB[25:18],DOUTB[16:9],DOUTB[7:0]}),
        .DOBDO({DOUTB[70:63],DOUTB[61:54],DOUTB[52:45],DOUTB[43:36]}),
        .DOPADOP({DOUTB[35],DOUTB[26],DOUTB[17],DOUTB[8]}),
        .DOPBDOP({DOUTB[71],DOUTB[62],DOUTB[53],DOUTB[44]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(REGCEB),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DMA_blk_mem_gen_prim_wrapper__parameterized2
   (DOUTB,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA);
  output [71:0]DOUTB;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [71:0]DINA;

  wire [71:0]DINA;
  wire [71:0]DOUTB;
  wire ENB;
  wire [7:0]I2;
  wire [7:0]I5;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,I2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,I5,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({DINA[34:27],DINA[25:18],DINA[16:9],DINA[7:0]}),
        .DIBDI({DINA[70:63],DINA[61:54],DINA[52:45],DINA[43:36]}),
        .DIPADIP({DINA[35],DINA[26],DINA[17],DINA[8]}),
        .DIPBDIP({DINA[71],DINA[62],DINA[53],DINA[44]}),
        .DOADO({DOUTB[34:27],DOUTB[25:18],DOUTB[16:9],DOUTB[7:0]}),
        .DOBDO({DOUTB[70:63],DOUTB[61:54],DOUTB[52:45],DOUTB[43:36]}),
        .DOPADOP({DOUTB[35],DOUTB[26],DOUTB[17],DOUTB[8]}),
        .DOPBDOP({DOUTB[71],DOUTB[62],DOUTB[53],DOUTB[44]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(REGCEB),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module DMA_blk_mem_gen_prim_wrapper__parameterized3
   (DOUTB,
    D,
    O2,
    O4,
    ENB,
    m_axi_mm2s_aclk,
    SR,
    REGCEB,
    WEBWE,
    I2,
    I5,
    DINA,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready);
  output [37:0]DOUTB;
  output [0:0]D;
  output O2;
  output O4;
  input ENB;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]REGCEB;
  input [0:0]WEBWE;
  input [7:0]I2;
  input [7:0]I5;
  input [37:0]DINA;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;

  wire [0:0]D;
  wire [37:0]DINA;
  wire [37:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire sig_skid2dre_wready;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,I2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,I5,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,DINA[19:15],1'b0,1'b0,1'b0,DINA[14:10],1'b0,1'b0,1'b0,DINA[9:5],1'b0,1'b0,1'b0,DINA[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DINA[37:35],1'b0,1'b0,1'b0,DINA[34:30],1'b0,1'b0,1'b0,DINA[29:25],1'b0,1'b0,1'b0,DINA[24:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[19:15],\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[14:10],\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[9:5],\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[4:0]}),
        .DOBDO({\n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[37:35],\n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[34:30],\n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[29:25],\n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,DOUTB[24:20]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram }),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENB),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(REGCEB),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
LUT5 #(
    .INIT(32'h66669969)) 
     \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(O2),
        .I1(Q[1]),
        .I2(I3),
        .I3(O3),
        .I4(O4),
        .O(D));
LUT5 #(
    .INIT(32'h0000D500)) 
     \INFERRED_GEN.cnt_i[2]_i_4 
       (.I0(I4),
        .I1(DOUTB[37]),
        .I2(O6),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(O4));
LUT6 #(
    .INIT(64'hAEAEAEEEEEEEEEEE)) 
     \INFERRED_GEN.cnt_i[2]_i_5 
       (.I0(Q[2]),
        .I1(I4),
        .I2(DOUTB[37]),
        .I3(I1),
        .I4(hold_ff_q),
        .I5(sig_skid2dre_wready),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module DMA_blk_mem_gen_top
   (D,
    O2,
    O4,
    DOUTB,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [0:0]D;
  output O2;
  output O4;
  output [289:0]DOUTB;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module DMA_blk_mem_gen_v8_2__parameterized0
   (D,
    O2,
    O4,
    DOUTB,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [0:0]D;
  output O2;
  output O4;
  output [289:0]DOUTB;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module DMA_blk_mem_gen_v8_2_synth
   (D,
    O2,
    O4,
    DOUTB,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [0:0]D;
  output O2;
  output O4;
  output [289:0]DOUTB;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module DMA_cdc_sync
   (scndry_out,
    axi_resetn,
    m_axi_sg_aclk);
  output scndry_out;
  input axi_resetn;
  input m_axi_sg_aclk;

  wire Q;
  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module DMA_cdc_sync_0
   (SR,
    scndry_out,
    O3,
    O4,
    O5,
    O6,
    s_axi_lite_awaddr,
    axi_resetn,
    s_axi_lite_aclk);
  output [0:0]SR;
  output scndry_out;
  output O3;
  output O4;
  output O5;
  output O6;
  input [4:0]s_axi_lite_awaddr;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire Q;
  wire [0:0]SR;
  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[4]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[4]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[4]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(scndry_out),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(s_axi_lite_awaddr[4]),
        .O(O6));
LUT1 #(
    .INIT(2'h1)) 
     arready_i_i_1
       (.I0(scndry_out),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module DMA_cntr_incr_decr_addn_f
   (Q,
    O1,
    O2,
    I1,
    I2,
    I3,
    sig_mstr2sf_cmd_valid,
    I4,
    I5,
    I6,
    I7,
    I8,
    DOUTB,
    I9,
    SR,
    m_axi_mm2s_aclk,
    D);
  output [2:0]Q;
  output O1;
  output O2;
  input I1;
  input I2;
  input I3;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input [0:0]DOUTB;
  input I9;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_mm2s_aclk;
  wire n_0_FIFO_Full_i_2;
  wire n_0_FIFO_Full_i_3;
  wire n_0_FIFO_Full_i_4__0;
  wire sig_mstr2sf_cmd_valid;

LUT6 #(
    .INIT(64'h0808040840400440)) 
     FIFO_Full_i_1
       (.I0(Q[2]),
        .I1(n_0_FIFO_Full_i_2),
        .I2(I3),
        .I3(Q[1]),
        .I4(n_0_FIFO_Full_i_3),
        .I5(n_0_FIFO_Full_i_4__0),
        .O(O2));
LUT5 #(
    .INIT(32'h56A90000)) 
     FIFO_Full_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(I6),
        .I3(O1),
        .I4(I7),
        .O(n_0_FIFO_Full_i_2));
LUT6 #(
    .INIT(64'h0000FF70FF70FFFF)) 
     FIFO_Full_i_3
       (.I0(I8),
        .I1(DOUTB),
        .I2(I9),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(O1),
        .O(n_0_FIFO_Full_i_3));
LUT6 #(
    .INIT(64'h000000000000FFDF)) 
     FIFO_Full_i_4__0
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(I4),
        .I2(I5),
        .I3(I1),
        .I4(Q[1]),
        .I5(I2),
        .O(n_0_FIFO_Full_i_4__0));
LUT6 #(
    .INIT(64'hDFDFDF20202020DF)) 
     \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(I5),
        .I1(I4),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(I6),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'h6666AA6AAAAA99A9)) 
     \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(O1),
        .I3(I1),
        .I4(I2),
        .I5(I3),
        .O(addr_i_p1[2]));
LUT3 #(
    .INIT(8'h20)) 
     \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(I4),
        .I2(I5),
        .O(O1));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module DMA_cntr_incr_decr_addn_f_1
   (O1,
    Q,
    sig_wr_fifo,
    I2,
    sig_coelsc_reg_empty,
    O5,
    I1,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    I3,
    sig_stream_rst,
    m_axi_sg_aclk);
  output O1;
  output [2:0]Q;
  output sig_wr_fifo;
  input I2;
  input sig_coelsc_reg_empty;
  input [0:0]O5;
  input I1;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input I3;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O5;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bvalid;
  wire n_0_FIFO_Full_i_3__0;
  wire [2:2]p_0_in;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h0000000000006900)) 
     FIFO_Full_i_1__0
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(sig_wr_fifo),
        .I3(I2),
        .I4(n_0_FIFO_Full_i_3__0),
        .I5(addr_i_p1[2]),
        .O(O1));
LUT3 #(
    .INIT(8'h04)) 
     FIFO_Full_i_2__1
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(O5),
        .O(p_0_in));
LUT6 #(
    .INIT(64'h9999959955555655)) 
     FIFO_Full_i_3__0
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(O5),
        .I5(Q[0]),
        .O(n_0_FIFO_Full_i_3__0));
LUT6 #(
    .INIT(64'hBFBFBF40404040BF)) 
     \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(I1),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_sg_bvalid),
        .I3(Q[2]),
        .I4(I3),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'h66CC66CC6CC966CC)) 
     \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_coelsc_reg_empty),
        .I5(O5),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'h7F807F807F017F80)) 
     \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(sig_coelsc_reg_empty),
        .I5(O5),
        .O(addr_i_p1[2]));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'h08)) 
     \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(I1),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module DMA_cntr_incr_decr_addn_f_2
   (O2,
    O1,
    O4,
    O3,
    O5,
    I1,
    sig_wr_fifo,
    sig_wdc_statcnt,
    I2,
    I3,
    I4,
    Q,
    p_0_in,
    I5,
    out,
    sig_coelsc_reg_empty,
    I6,
    sig_stream_rst,
    m_axi_sg_aclk);
  output O2;
  output O1;
  output O4;
  output O3;
  output [2:0]O5;
  input I1;
  input sig_wr_fifo;
  input [2:0]sig_wdc_statcnt;
  input I2;
  input I3;
  input I4;
  input [0:0]Q;
  input [0:0]p_0_in;
  input I5;
  input [1:0]out;
  input sig_coelsc_reg_empty;
  input I6;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]O5;
  wire [0:0]Q;
  wire [2:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire n_0_FIFO_Full_i_2__0;
  wire n_0_FIFO_Full_i_3__1;
  wire n_0_FIFO_Full_i_4;
  wire [1:0]out;
  wire [0:0]p_0_in;
  wire sig_coelsc_reg_empty;
  wire sig_stream_rst;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h0140014010400140)) 
     FIFO_Full_i_1__1
       (.I0(n_0_FIFO_Full_i_2__0),
        .I1(O5[2]),
        .I2(p_0_in),
        .I3(n_0_FIFO_Full_i_3__1),
        .I4(O5[1]),
        .I5(n_0_FIFO_Full_i_4),
        .O(O3));
LUT6 #(
    .INIT(64'h66669666FFFFFFFF)) 
     FIFO_Full_i_2__0
       (.I0(O5[0]),
        .I1(sig_wr_fifo),
        .I2(I1),
        .I3(sig_coelsc_reg_empty),
        .I4(O5[2]),
        .I5(I6),
        .O(n_0_FIFO_Full_i_2__0));
LUT6 #(
    .INIT(64'hEEEECCCCFFEFEECE)) 
     FIFO_Full_i_3__1
       (.I0(sig_wr_fifo),
        .I1(O5[1]),
        .I2(Q),
        .I3(I4),
        .I4(O5[0]),
        .I5(O1),
        .O(n_0_FIFO_Full_i_3__1));
LUT6 #(
    .INIT(64'h44454444DDDFDDDD)) 
     FIFO_Full_i_4
       (.I0(O5[0]),
        .I1(O1),
        .I2(out[1]),
        .I3(out[0]),
        .I4(Q),
        .I5(sig_wr_fifo),
        .O(n_0_FIFO_Full_i_4));
LUT6 #(
    .INIT(64'h5455ABAAABAA5455)) 
     \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(O1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(Q),
        .I4(sig_wr_fifo),
        .I5(O5[0]),
        .O(addr_i_p1[0]));
LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.cnt_i[0]_i_2 
       (.I0(O5[2]),
        .I1(sig_coelsc_reg_empty),
        .O(O1));
LUT6 #(
    .INIT(64'h6666AA6AAAAA99A9)) 
     \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(O5[1]),
        .I1(sig_wr_fifo),
        .I2(Q),
        .I3(I4),
        .I4(O1),
        .I5(O5[0]),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'hFFFA15FF0005EA00)) 
     \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(I5),
        .I1(O5[0]),
        .I2(sig_wr_fifo),
        .I3(O5[1]),
        .I4(p_0_in),
        .I5(O5[2]),
        .O(addr_i_p1[2]));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(O5[0]),
        .S(sig_stream_rst));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O5[1]),
        .S(sig_stream_rst));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O5[2]),
        .S(sig_stream_rst));
LUT6 #(
    .INIT(64'h4FFFFFB00000004F)) 
     \sig_wdc_statcnt[2]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(sig_wr_fifo),
        .I3(sig_wdc_statcnt[0]),
        .I4(sig_wdc_statcnt[1]),
        .I5(sig_wdc_statcnt[2]),
        .O(O2));
LUT6 #(
    .INIT(64'h4447555544474447)) 
     \sig_wdc_statcnt[2]_i_3 
       (.I0(I2),
        .I1(O1),
        .I2(I3),
        .I3(sig_wr_fifo),
        .I4(I4),
        .I5(Q),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module DMA_cntr_incr_decr_addn_f__parameterized0
   (O1,
    O2,
    Q,
    SS,
    I1,
    m_axi_sg_aresetn,
    sts_received_d1,
    mm2s_halt,
    mm2s_sts_received,
    m_axis_mm2s_ftch_tvalid_new,
    m_axi_sg_aclk);
  output O1;
  output O2;
  output [3:0]Q;
  output [0:0]SS;
  input I1;
  input m_axi_sg_aresetn;
  input sts_received_d1;
  input mm2s_halt;
  input mm2s_sts_received;
  input m_axis_mm2s_ftch_tvalid_new;
  input m_axi_sg_aclk;

  wire I1;
  wire O1;
  wire O2;
  wire [3:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_halt;
  wire mm2s_sts_received;
  wire n_0_FIFO_Full_i_2;
  wire n_0_FIFO_Full_i_3;
  wire n_0_FIFO_Full_i_4;
  wire n_0_FIFO_Full_i_6;
  wire n_0_FIFO_Full_i_7;
  wire \n_0_INFERRED_GEN.cnt_i[3]_i_2 ;
  wire \n_0_INFERRED_GEN.cnt_i[4]_i_2 ;
  wire \n_0_INFERRED_GEN.cnt_i[4]_i_3 ;
  wire \n_0_INFERRED_GEN.cnt_i[4]_i_4 ;
  wire \n_0_INFERRED_GEN.cnt_i_reg[4] ;
  wire sts_received_d1;

LUT5 #(
    .INIT(32'h00000069)) 
     FIFO_Full_i_1
       (.I0(\n_0_INFERRED_GEN.cnt_i_reg[4] ),
        .I1(O2),
        .I2(n_0_FIFO_Full_i_2),
        .I3(n_0_FIFO_Full_i_3),
        .I4(n_0_FIFO_Full_i_4),
        .O(O1));
LUT6 #(
    .INIT(64'hAAEAAAAAA8AAA8A8)) 
     FIFO_Full_i_2
       (.I0(O2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(I1),
        .I4(n_0_FIFO_Full_i_6),
        .I5(Q[3]),
        .O(n_0_FIFO_Full_i_2));
LUT6 #(
    .INIT(64'hFF7FBFFF7FFFFF7F)) 
     FIFO_Full_i_3
       (.I0(Q[2]),
        .I1(addr_i_p1[0]),
        .I2(m_axi_sg_aresetn),
        .I3(n_0_FIFO_Full_i_7),
        .I4(Q[1]),
        .I5(O2),
        .O(n_0_FIFO_Full_i_3));
LUT6 #(
    .INIT(64'h1011EFEE0800F7FF)) 
     FIFO_Full_i_4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(I1),
        .I3(n_0_FIFO_Full_i_6),
        .I4(Q[3]),
        .I5(O2),
        .O(n_0_FIFO_Full_i_4));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'hAAAABAAA)) 
     FIFO_Full_i_6
       (.I0(Q[0]),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(m_axis_mm2s_ftch_tvalid_new),
        .I4(sts_received_d1),
        .O(n_0_FIFO_Full_i_6));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h3323FFBF)) 
     FIFO_Full_i_7
       (.I0(sts_received_d1),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(mm2s_sts_received),
        .I3(mm2s_halt),
        .I4(Q[0]),
        .O(n_0_FIFO_Full_i_7));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h5559AAA6)) 
     \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(mm2s_sts_received),
        .I2(mm2s_halt),
        .I3(sts_received_d1),
        .I4(m_axis_mm2s_ftch_tvalid_new),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'h787878787878E178)) 
     \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(Q[1]),
        .I3(mm2s_sts_received),
        .I4(mm2s_halt),
        .I5(sts_received_d1),
        .O(addr_i_p1[1]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h10EFEF10)) 
     \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sts_received_d1),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(Q[2]),
        .I4(\n_0_INFERRED_GEN.cnt_i[4]_i_3 ),
        .O(addr_i_p1[2]));
LUT5 #(
    .INIT(32'h99999666)) 
     \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[3]),
        .I1(O2),
        .I2(Q[2]),
        .I3(\n_0_INFERRED_GEN.cnt_i[4]_i_3 ),
        .I4(\n_0_INFERRED_GEN.cnt_i[3]_i_2 ),
        .O(addr_i_p1[3]));
LUT6 #(
    .INIT(64'h1010100010101010)) 
     \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sts_received_d1),
        .I1(mm2s_halt),
        .I2(mm2s_sts_received),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\n_0_INFERRED_GEN.cnt_i[4]_i_4 ),
        .O(\n_0_INFERRED_GEN.cnt_i[3]_i_2 ));
LUT6 #(
    .INIT(64'hFBBB5FFF0444A000)) 
     \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(Q[3]),
        .I1(\n_0_INFERRED_GEN.cnt_i[4]_i_2 ),
        .I2(\n_0_INFERRED_GEN.cnt_i[4]_i_3 ),
        .I3(Q[2]),
        .I4(O2),
        .I5(\n_0_INFERRED_GEN.cnt_i_reg[4] ),
        .O(addr_i_p1[4]));
LUT3 #(
    .INIT(8'h02)) 
     \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(\n_0_INFERRED_GEN.cnt_i[4]_i_4 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\n_0_INFERRED_GEN.cnt_i[4]_i_2 ));
LUT6 #(
    .INIT(64'hA0A0B3A000003200)) 
     \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(Q[1]),
        .I1(sts_received_d1),
        .I2(m_axis_mm2s_ftch_tvalid_new),
        .I3(mm2s_sts_received),
        .I4(mm2s_halt),
        .I5(Q[0]),
        .O(\n_0_INFERRED_GEN.cnt_i[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'h3323FFBF)) 
     \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(sts_received_d1),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(mm2s_sts_received),
        .I3(mm2s_halt),
        .I4(Q[0]),
        .O(\n_0_INFERRED_GEN.cnt_i[4]_i_4 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\n_0_INFERRED_GEN.cnt_i_reg[4] ),
        .S(SS));
LUT1 #(
    .INIT(2'h1)) 
     \updt_desc_reg0[31]_i_1 
       (.I0(m_axi_sg_aresetn),
        .O(SS));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'h02)) 
     updt_sts_i_2
       (.I0(mm2s_sts_received),
        .I1(mm2s_halt),
        .I2(sts_received_d1),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module DMA_dc_ss
   (O7,
    Q,
    sig_token_cntr,
    I1,
    I5,
    DI,
    S,
    SR,
    E,
    m_axi_mm2s_aclk);
  output O7;
  output [1:0]Q;
  input [2:0]sig_token_cntr;
  input I1;
  input I5;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [0:0]E;
  wire I1;
  wire I5;
  wire O7;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [2:0]sig_token_cntr;

DMA_updn_cntr \gsym_dc.dc 
       (.DI(DI),
        .E(E),
        .I1(I1),
        .I5(I5),
        .O7(O7),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_token_cntr(sig_token_cntr));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module DMA_dynshreg_f
   (O1,
    O2,
    O3,
    out,
    D,
    sel,
    m_axi_sg_bresp,
    addr,
    m_axi_sg_aclk);
  output O1;
  output [0:0]O2;
  output O3;
  input [0:0]out;
  input [1:0]D;
  input sel;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_sg_aclk;

  wire [1:0]D;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:1]addr;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire [0:0]out;
  wire sel;
  wire [0:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[1]),
        .O(O3));
(* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
(* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(O2));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module DMA_dynshreg_f__parameterized0
   (p_0_in,
    out,
    sig_push_coelsc_reg,
    O6,
    p_4_out,
    O1,
    O2,
    O8,
    O9,
    O3,
    Q,
    sig_coelsc_reg_empty,
    O5,
    D,
    I3,
    sig_wr_fifo,
    in,
    m_axi_sg_aclk);
  output [0:0]p_0_in;
  output [2:0]out;
  output sig_push_coelsc_reg;
  output O6;
  output p_4_out;
  output O1;
  output O2;
  output O8;
  output O9;
  output O3;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]O5;
  input [2:0]D;
  input [0:0]I3;
  input sig_wr_fifo;
  input [2:0]in;
  input m_axi_sg_aclk;

  wire [2:0]D;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O5;
  wire O6;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [2:0]out;
  wire [0:0]p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     FIFO_Full_i_5
       (.I0(out[2]),
        .I1(out[1]),
        .I2(Q),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'h0000FD00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Q),
        .I1(out[1]),
        .I2(out[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(O5[2]),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(D[0]),
        .O(p_4_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(D[0]),
        .I3(D[2]),
        .I4(D[1]),
        .I5(I3),
        .O(O6));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000FD0000000000)) 
     \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(Q),
        .I1(out[1]),
        .I2(out[2]),
        .I3(O5[0]),
        .I4(O5[2]),
        .I5(sig_coelsc_reg_empty),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'h0000FD00)) 
     \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(Q),
        .I1(out[1]),
        .I2(out[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(O5[2]),
        .O(p_0_in));
(* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(O5[0]),
        .A1(O5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(O5[0]),
        .A1(O5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(O5[0]),
        .A1(O5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[2]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hDDDDDDFD)) 
     \sig_wdc_statcnt[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(O5[2]),
        .I2(Q),
        .I3(out[1]),
        .I4(out[2]),
        .O(O9));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module DMA_dynshreg_f__parameterized1
   (out,
    m_axis_mm2s_ftch_tvalid_new,
    m_axis_mm2s_ftch_tdata_new,
    Q,
    m_axi_sg_aclk);
  output [22:0]out;
  input m_axis_mm2s_ftch_tvalid_new;
  input [22:0]m_axis_mm2s_ftch_tdata_new;
  input [3:0]Q;
  input m_axi_sg_aclk;

  wire [3:0]Q;
  wire m_axi_sg_aclk;
  wire [22:0]m_axis_mm2s_ftch_tdata_new;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire [22:0]out;

(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[10]),
        .Q(out[10]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[11]),
        .Q(out[11]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[12]),
        .Q(out[12]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[13]),
        .Q(out[13]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[14]),
        .Q(out[14]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[15]),
        .Q(out[15]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[17]),
        .Q(out[17]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[18]),
        .Q(out[18]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[19]),
        .Q(out[19]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[20]),
        .Q(out[20]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[21]),
        .Q(out[21]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[22]),
        .Q(out[22]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[5]),
        .Q(out[5]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[8]),
        .Q(out[8]));
(* srl_bus_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(m_axis_mm2s_ftch_tdata_new[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module DMA_fifo_generator_ramfifo
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    DOUTB,
    O8,
    O9,
    O10,
    sig_slast_with_stop,
    O11,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [289:0]DOUTB;
  output O8;
  output O9;
  output O10;
  output sig_slast_with_stop;
  output O11;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \grss.gdc.dc/cntr_en ;
  wire \grss.rsts/ram_empty_fb_i ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_16_gntv_or_sync_fifo.gl0.rd ;
  wire \n_1_gntv_or_sync_fifo.gl0.rd ;
  wire \n_3_gntv_or_sync_fifo.gl0.rd ;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire \n_9_gntv_or_sync_fifo.gl0.wr ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire [7:0]p_10_out;
  wire p_18_out;
  wire [7:0]p_20_out;
  wire p_4_out;
  wire [7:0]rd_pntr_plus1;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.DOUTB(DOUTB[289:288]),
        .E(\grss.gdc.dc/cntr_en ),
        .ENB(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_9_gntv_or_sync_fifo.gl0.wr ),
        .I2(I2),
        .I3({Q[2],Q[0]}),
        .I4(I4),
        .I5(I5),
        .O1(\n_1_gntv_or_sync_fifo.gl0.rd ),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(rd_pntr_plus1),
        .O2(O6),
        .O3(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .O4(p_20_out),
        .O5(O5),
        .O6(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .O7(O7),
        .O8(O8),
        .O9(O3),
        .Q(p_10_out),
        .REGCEB(\n_3_gntv_or_sync_fifo.gl0.rd ),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .p_18_out(p_18_out),
        .ram_empty_fb_i(\grss.rsts/ram_empty_fb_i ),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
DMA_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(\grss.gdc.dc/cntr_en ),
        .I1(\n_16_gntv_or_sync_fifo.gl0.rd ),
        .I2(I1),
        .I3(I2),
        .I4(\n_5_gntv_or_sync_fifo.gl0.rd ),
        .I5(I5),
        .O1(O1),
        .O13(rd_pntr_plus1),
        .O2(\n_9_gntv_or_sync_fifo.gl0.wr ),
        .O4(p_20_out),
        .Q(p_10_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_18_out(p_18_out),
        .p_4_out(p_4_out),
        .ram_empty_fb_i(\grss.rsts/ram_empty_fb_i ),
        .sig_token_cntr(sig_token_cntr));
DMA_memory \gntv_or_sync_fifo.mem 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_1_gntv_or_sync_fifo.gl0.rd ),
        .I2(p_20_out),
        .I3(I3),
        .I4(I4),
        .I5(p_10_out),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(\n_3_gntv_or_sync_fifo.gl0.rd ),
        .SR(SR),
        .WEBWE(p_4_out),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module DMA_fifo_generator_top
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    DOUTB,
    O8,
    O9,
    O10,
    sig_slast_with_stop,
    O11,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [289:0]DOUTB;
  output O8;
  output O9;
  output O10;
  output sig_slast_with_stop;
  output O11;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module DMA_fifo_generator_v12_0
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    DOUTB,
    O8,
    O9,
    O10,
    sig_slast_with_stop,
    O11,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [289:0]DOUTB;
  output O8;
  output O9;
  output O10;
  output sig_slast_with_stop;
  output O11;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_fifo_generator_v12_0_synth inst_fifo_gen
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module DMA_fifo_generator_v12_0_synth
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    DOUTB,
    O8,
    O9,
    O10,
    sig_slast_with_stop,
    O11,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [289:0]DOUTB;
  output O8;
  output O9;
  output O10;
  output sig_slast_with_stop;
  output O11;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_fifo_generator_top \gconvfifo.rf 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module DMA_memory
   (D,
    O2,
    O4,
    DOUTB,
    Q,
    I3,
    O3,
    I4,
    O6,
    I1,
    hold_ff_q,
    sig_skid2dre_wready,
    m_axi_mm2s_aclk,
    ENB,
    WEBWE,
    REGCEB,
    SR,
    I2,
    I5,
    DINA);
  output [0:0]D;
  output O2;
  output O4;
  output [289:0]DOUTB;
  input [2:0]Q;
  input I3;
  input O3;
  input I4;
  input O6;
  input I1;
  input hold_ff_q;
  input sig_skid2dre_wready;
  input m_axi_mm2s_aclk;
  input ENB;
  input [0:0]WEBWE;
  input [0:0]REGCEB;
  input [0:0]SR;
  input [7:0]I2;
  input [7:0]I5;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire ENB;
  wire I1;
  wire [7:0]I2;
  wire I3;
  wire I4;
  wire [7:0]I5;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire [2:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire sig_skid2dre_wready;

DMA_blk_mem_gen_v8_2__parameterized0 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O6(O6),
        .Q(Q),
        .REGCEB(REGCEB),
        .SR(SR),
        .WEBWE(WEBWE),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_skid2dre_wready(sig_skid2dre_wready));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module DMA_rd_bin_cntr
   (O3,
    O4,
    O13,
    Q,
    SR,
    E,
    m_axi_mm2s_aclk);
  output O3;
  output [7:0]O4;
  output [7:0]O13;
  input [7:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [7:0]O13;
  wire O3;
  wire [7:0]O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_gc1.count[7]_i_2 ;
  wire n_0_ram_empty_fb_i_i_4;
  wire n_0_ram_empty_fb_i_i_5;
  wire [7:0]plusOp;
  wire [7:0]rd_pntr_plus2;

(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(plusOp[5]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[6]_i_1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\n_0_gc1.count[7]_i_2 ),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[7]_i_1 
       (.I0(rd_pntr_plus2[7]),
        .I1(\n_0_gc1.count[7]_i_2 ),
        .I2(rd_pntr_plus2[6]),
        .O(plusOp[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc1.count[7]_i_2 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(\n_0_gc1.count[7]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(O13[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(O13[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(O13[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(O13[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(O13[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(O13[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(O13[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(O13[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[0]),
        .Q(O4[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[1]),
        .Q(O4[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[2]),
        .Q(O4[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[3]),
        .Q(O4[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[4]),
        .Q(O4[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[5]),
        .Q(O4[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[6]),
        .Q(O4[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(O13[7]),
        .Q(O4[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus2[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
     ram_empty_fb_i_i_2
       (.I0(Q[2]),
        .I1(O4[2]),
        .I2(Q[3]),
        .I3(O4[3]),
        .I4(n_0_ram_empty_fb_i_i_4),
        .I5(n_0_ram_empty_fb_i_i_5),
        .O(O3));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_fb_i_i_4
       (.I0(O4[7]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(O4[4]),
        .I4(Q[5]),
        .I5(O4[5]),
        .O(n_0_ram_empty_fb_i_i_4));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_fb_i_i_5
       (.I0(O4[0]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(O4[6]),
        .I4(Q[1]),
        .I5(O4[1]),
        .O(n_0_ram_empty_fb_i_i_5));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module DMA_rd_fwft
   (O1,
    O5,
    REGCEB,
    O2,
    O3,
    O8,
    O9,
    DI,
    O10,
    O11,
    sig_slast_with_stop,
    O12,
    SR,
    m_axi_mm2s_aclk,
    I2,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    I1,
    DOUTB,
    I3,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request);
  output O1;
  output O5;
  output [0:0]REGCEB;
  output O2;
  output O3;
  output O8;
  output O9;
  output [0:0]DI;
  output O10;
  output O11;
  output sig_slast_with_stop;
  output O12;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input I2;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input I1;
  input [1:0]DOUTB;
  input [1:0]I3;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;

  wire [0:0]DI;
  wire [1:0]DOUTB;
  wire I1;
  wire I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O2;
  wire O3;
  wire O5;
  wire O8;
  wire O9;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire [0:0]curr_fwft_state;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_0_count[3]_i_8 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]next_fwft_state;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;

LUT4 #(
    .INIT(16'hD0FF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(curr_fwft_state),
        .I1(O2),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(I2),
        .O(REGCEB));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(O1),
        .I1(hold_ff_q),
        .I2(sig_skid2dre_wready),
        .I3(I4),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h57FF0000)) 
     \INFERRED_GEN.cnt_i[0]_i_2__0 
       (.I0(sig_skid2dre_wready),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(DOUTB[1]),
        .I4(I4),
        .O(O8));
LUT5 #(
    .INIT(32'h0000FF70)) 
     \INFERRED_GEN.cnt_i[2]_i_3__0 
       (.I0(O2),
        .I1(DOUTB[1]),
        .I2(I4),
        .I3(I3[1]),
        .I4(I3[0]),
        .O(O9));
LUT4 #(
    .INIT(16'hEAAA)) 
     \count[3]_i_2 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(\n_0_count[3]_i_8 ),
        .O(DI));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h777F)) 
     \count[3]_i_8 
       (.I0(sig_skid2dre_wready),
        .I1(I4),
        .I2(O1),
        .I3(hold_ff_q),
        .O(\n_0_count[3]_i_8 ));
LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(O1),
        .I2(hold_ff_q),
        .I3(sig_skid2dre_wready),
        .I4(I4),
        .I5(curr_fwft_state),
        .O(next_fwft_state));
LUT2 #(
    .INIT(4'hB)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(O3),
        .I1(I1),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h1FFF000000000000)) 
     \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(hold_ff_q),
        .I1(O1),
        .I2(I4),
        .I3(sig_skid2dre_wready),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(curr_fwft_state),
        .O(O3));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h2A2A2A00)) 
     hold_ff_q_i_1
       (.I0(I2),
        .I1(sig_skid2dre_wready),
        .I2(I4),
        .I3(hold_ff_q),
        .I4(O1),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'h1F)) 
     sig_last_reg_out_i_2
       (.I0(hold_ff_q),
        .I1(O1),
        .I2(I4),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     sig_last_skid_reg_i_1
       (.I0(sig_stop_request),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(I4),
        .I4(DOUTB[0]),
        .O(sig_slast_with_stop));
LUT6 #(
    .INIT(64'h5700000057575757)) 
     sig_m_valid_dup_i_2
       (.I0(I4),
        .I1(O1),
        .I2(hold_ff_q),
        .I3(m_axis_mm2s_tready),
        .I4(p_0_in5_in),
        .I5(p_0_in2_in),
        .O(O11));
LUT5 #(
    .INIT(32'h02AAAAAA)) 
     sig_s_ready_dup_i_2
       (.I0(p_0_in5_in),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(I4),
        .I4(p_0_in2_in),
        .O(O10));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module DMA_rd_logic
   (p_18_out,
    O1,
    O5,
    REGCEB,
    O2,
    O3,
    O4,
    O7,
    ENB,
    O6,
    O8,
    O9,
    O10,
    O11,
    sig_slast_with_stop,
    O12,
    O13,
    ram_empty_fb_i,
    m_axi_mm2s_aclk,
    SR,
    I2,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    Q,
    sig_token_cntr,
    I1,
    I5,
    DOUTB,
    I3,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    E);
  output p_18_out;
  output O1;
  output O5;
  output [0:0]REGCEB;
  output O2;
  output O3;
  output [7:0]O4;
  output O7;
  output ENB;
  output O6;
  output O8;
  output O9;
  output O10;
  output O11;
  output sig_slast_with_stop;
  output O12;
  output [7:0]O13;
  input ram_empty_fb_i;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I2;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [7:0]Q;
  input [2:0]sig_token_cntr;
  input I1;
  input I5;
  input [1:0]DOUTB;
  input [1:0]I3;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [0:0]E;

  wire [1:0]DOUTB;
  wire [0:0]E;
  wire ENB;
  wire I1;
  wire I2;
  wire [1:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [7:0]O13;
  wire O2;
  wire O3;
  wire [7:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]REGCEB;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire \n_1_grss.gdc.dc ;
  wire \n_2_grss.gdc.dc ;
  wire \n_3_grss.rsts ;
  wire \n_4_gr1.rfwft ;
  wire \n_4_grss.rsts ;
  wire \n_5_grss.rsts ;
  wire \n_7_gr1.rfwft ;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_18_out;
  wire ram_empty_fb_i;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_rd_fwft \gr1.rfwft 
       (.DI(\n_7_gr1.rfwft ),
        .DOUTB(DOUTB),
        .I1(p_18_out),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(\n_4_gr1.rfwft ),
        .O5(O5),
        .O8(O8),
        .O9(O9),
        .REGCEB(REGCEB),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request));
DMA_dc_ss \grss.gdc.dc 
       (.DI({\n_7_gr1.rfwft ,\n_5_grss.rsts }),
        .E(E),
        .I1(I1),
        .I5(I5),
        .O7(O7),
        .Q({\n_1_grss.gdc.dc ,\n_2_grss.gdc.dc }),
        .S({\n_3_grss.rsts ,\n_4_grss.rsts }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_token_cntr(sig_token_cntr));
DMA_rd_status_flags_ss \grss.rsts 
       (.DI(\n_5_grss.rsts ),
        .E(O6),
        .ENB(ENB),
        .I1(\n_4_gr1.rfwft ),
        .I2(I2),
        .O1(p_18_out),
        .Q({\n_1_grss.gdc.dc ,\n_2_grss.gdc.dc }),
        .S({\n_3_grss.rsts ,\n_4_grss.rsts }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i(ram_empty_fb_i));
DMA_rd_bin_cntr rpntr
       (.E(O6),
        .O13(O13),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module DMA_rd_status_flags_ss
   (O1,
    ENB,
    E,
    S,
    DI,
    ram_empty_fb_i,
    m_axi_mm2s_aclk,
    I2,
    Q,
    I1);
  output O1;
  output ENB;
  output [0:0]E;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_fb_i;
  input m_axi_mm2s_aclk;
  input I2;
  input [1:0]Q;
  input I1;

  wire [0:0]DI;
  wire [0:0]E;
  wire ENB;
  wire I1;
  wire I2;
  wire O1;
  wire [1:0]Q;
  wire [1:0]S;
  wire m_axi_mm2s_aclk;
  wire ram_empty_fb_i;

LUT2 #(
    .INIT(4'hB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(E),
        .I1(I2),
        .O(ENB));
LUT2 #(
    .INIT(4'h1)) 
     \count[3]_i_3 
       (.I0(O1),
        .I1(I1),
        .O(DI));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_5 
       (.I0(E),
        .I1(Q[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_6 
       (.I0(E),
        .I1(Q[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h1)) 
     \gc1.count_d1[7]_i_1 
       (.I0(O1),
        .I1(I1),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module DMA_srl_fifo_f
   (m_axi_sg_bready,
    Q,
    O1,
    O2,
    O3,
    m_axi_sg_aclk,
    I1,
    sig_inhibit_rdy_n,
    I2,
    sig_coelsc_reg_empty,
    O5,
    m_axi_sg_bvalid,
    I3,
    out,
    D,
    m_axi_sg_bresp,
    sig_stream_rst);
  output m_axi_sg_bready;
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O3;
  input m_axi_sg_aclk;
  input I1;
  input sig_inhibit_rdy_n;
  input I2;
  input sig_coelsc_reg_empty;
  input [0:0]O5;
  input m_axi_sg_bvalid;
  input I3;
  input [0:0]out;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input sig_stream_rst;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O5;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

DMA_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module DMA_srl_fifo_f__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    out,
    sig_push_coelsc_reg,
    O6,
    p_4_out,
    O7,
    O8,
    O9,
    m_axi_sg_aclk,
    sig_wr_fifo,
    sig_wdc_statcnt,
    I1,
    I2,
    Q,
    sig_coelsc_reg_empty,
    D,
    I3,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    I4,
    in,
    sig_stream_rst);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]O5;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output O6;
  output p_4_out;
  output O7;
  output O8;
  output O9;
  input m_axi_sg_aclk;
  input sig_wr_fifo;
  input [2:0]sig_wdc_statcnt;
  input I1;
  input I2;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]I3;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input I4;
  input [2:0]in;
  input sig_stream_rst;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wr_fifo;

DMA_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_statcnt(sig_wdc_statcnt),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module DMA_srl_fifo_f__parameterized1
   (p_0_in,
    m_axis_mm2s_ftch_tready,
    updt_pending,
    xb_fifo_reset,
    out,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    sts_received_d1,
    mm2s_halt,
    mm2s_sts_received,
    m_axis_mm2s_ftch_tvalid_new,
    desc_fetch_req,
    I1,
    m_axis_mm2s_ftch_tdata_new);
  output [0:0]p_0_in;
  output m_axis_mm2s_ftch_tready;
  output updt_pending;
  output xb_fifo_reset;
  output [22:0]out;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input sts_received_d1;
  input mm2s_halt;
  input mm2s_sts_received;
  input m_axis_mm2s_ftch_tvalid_new;
  input desc_fetch_req;
  input I1;
  input [22:0]m_axis_mm2s_ftch_tdata_new;

  wire I1;
  wire desc_fetch_req;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [22:0]m_axis_mm2s_ftch_tdata_new;
  wire m_axis_mm2s_ftch_tready;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_halt;
  wire mm2s_sts_received;
  wire [22:0]out;
  wire [0:0]p_0_in;
  wire sts_received_d1;
  wire updt_pending;
  wire xb_fifo_reset;

DMA_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.I1(I1),
        .O1(p_0_in),
        .SS(xb_fifo_reset),
        .desc_fetch_req(desc_fetch_req),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_ftch_tdata_new(m_axis_mm2s_ftch_tdata_new),
        .m_axis_mm2s_ftch_tready(m_axis_mm2s_ftch_tready),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_halt(mm2s_halt),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .sts_received_d1(sts_received_d1),
        .updt_pending(updt_pending));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module DMA_srl_fifo_f__parameterized2
   (O1,
    Q,
    O2,
    O4,
    m_axi_mm2s_aclk,
    I1,
    I2,
    I3,
    sig_mstr2sf_cmd_valid,
    I4,
    I5,
    I6,
    E,
    I7,
    I8,
    DOUTB,
    I9,
    SR,
    D);
  output O1;
  output [2:0]Q;
  output O2;
  output O4;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input I3;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input I5;
  input I6;
  input [0:0]E;
  input I7;
  input I8;
  input [0:0]DOUTB;
  input I9;
  input [0:0]SR;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]DOUTB;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O4;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;

DMA_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .DOUTB(DOUTB),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module DMA_srl_fifo_rbu_f
   (m_axi_sg_bready,
    Q,
    O1,
    O2,
    O3,
    m_axi_sg_aclk,
    I1,
    sig_inhibit_rdy_n,
    I2,
    sig_coelsc_reg_empty,
    O5,
    m_axi_sg_bvalid,
    I3,
    out,
    D,
    m_axi_sg_bresp,
    sig_stream_rst);
  output m_axi_sg_bready;
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O3;
  input m_axi_sg_aclk;
  input I1;
  input sig_inhibit_rdy_n;
  input I2;
  input sig_coelsc_reg_empty;
  input [0:0]O5;
  input m_axi_sg_bvalid;
  input I3;
  input [0:0]out;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input sig_stream_rst;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O5;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_0_FIFO_Full_reg;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

DMA_cntr_incr_decr_addn_f_1 CNTR_INCR_DECR_ADDN_F_I
       (.I1(n_0_FIFO_Full_reg),
        .I2(I2),
        .I3(I3),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O5(O5),
        .Q({Q,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
DMA_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .addr({n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .out(out),
        .sel(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hAE)) 
     m_axi_sg_bready_INST_0
       (.I0(I1),
        .I1(sig_inhibit_rdy_n),
        .I2(n_0_FIFO_Full_reg),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module DMA_srl_fifo_rbu_f__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    out,
    sig_push_coelsc_reg,
    O6,
    p_4_out,
    O7,
    O8,
    O9,
    m_axi_sg_aclk,
    sig_wr_fifo,
    sig_wdc_statcnt,
    I1,
    I2,
    Q,
    sig_coelsc_reg_empty,
    D,
    I3,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    I4,
    in,
    sig_stream_rst);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]O5;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output O6;
  output p_4_out;
  output O7;
  output O8;
  output O9;
  input m_axi_sg_aclk;
  input sig_wr_fifo;
  input [2:0]sig_wdc_statcnt;
  input I1;
  input I2;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]I3;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input I4;
  input [2:0]in;
  input sig_stream_rst;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire n_11_DYNSHREG_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire n_6_CNTR_INCR_DECR_ADDN_F_I;
  wire n_7_DYNSHREG_F_I;
  wire n_8_DYNSHREG_F_I;
  wire [1:0]out;
  wire [2:2]p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wr_fifo;

DMA_cntr_incr_decr_addn_f_2 CNTR_INCR_DECR_ADDN_F_I
       (.I1(n_7_DYNSHREG_F_I),
        .I2(I1),
        .I3(I2),
        .I4(n_8_DYNSHREG_F_I),
        .I5(n_11_DYNSHREG_F_I),
        .I6(I4),
        .O1(O3),
        .O2(O2),
        .O3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O4(O4),
        .O5({O5,n_5_CNTR_INCR_DECR_ADDN_F_I,n_6_CNTR_INCR_DECR_ADDN_F_I}),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({out[1],sig_dcntl_sfifo_out}),
        .p_0_in(p_0_in),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_statcnt(sig_wdc_statcnt),
        .sig_wr_fifo(sig_wr_fifo));
DMA_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .I3(I3),
        .O1(n_7_DYNSHREG_F_I),
        .O2(n_8_DYNSHREG_F_I),
        .O3(n_11_DYNSHREG_F_I),
        .O5({O5,n_5_CNTR_INCR_DECR_ADDN_F_I,n_6_CNTR_INCR_DECR_ADDN_F_I}),
        .O6(O6),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({out[1],sig_dcntl_sfifo_out,out[0]}),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hDF)) 
     sig_push_to_wsc_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(O1),
        .I2(sig_push_to_wsc),
        .O(O7));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module DMA_srl_fifo_rbu_f__parameterized1
   (O1,
    m_axis_mm2s_ftch_tready,
    updt_pending,
    SS,
    out,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    sts_received_d1,
    mm2s_halt,
    mm2s_sts_received,
    m_axis_mm2s_ftch_tvalid_new,
    desc_fetch_req,
    I1,
    m_axis_mm2s_ftch_tdata_new);
  output O1;
  output m_axis_mm2s_ftch_tready;
  output updt_pending;
  output [0:0]SS;
  output [22:0]out;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input sts_received_d1;
  input mm2s_halt;
  input mm2s_sts_received;
  input m_axis_mm2s_ftch_tvalid_new;
  input desc_fetch_req;
  input I1;
  input [22:0]m_axis_mm2s_ftch_tdata_new;

  wire I1;
  wire O1;
  wire [0:0]SS;
  wire desc_fetch_req;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [22:0]m_axis_mm2s_ftch_tdata_new;
  wire m_axis_mm2s_ftch_tready;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_halt;
  wire mm2s_sts_received;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_0_FIFO_Full_i_5;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [22:0]out;
  wire sts_received_d1;
  wire updt_pending;
  wire xb_fifo_full;

DMA_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.I1(n_0_FIFO_Full_i_5),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O1),
        .Q({n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I,n_5_CNTR_INCR_DECR_ADDN_F_I}),
        .SS(SS),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_halt(mm2s_halt),
        .mm2s_sts_received(mm2s_sts_received),
        .sts_received_d1(sts_received_d1));
DMA_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I,n_5_CNTR_INCR_DECR_ADDN_F_I}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tdata_new(m_axis_mm2s_ftch_tdata_new),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .out(out));
LUT4 #(
    .INIT(16'h00FD)) 
     FIFO_Full_i_5
       (.I0(mm2s_sts_received),
        .I1(mm2s_halt),
        .I2(sts_received_d1),
        .I3(m_axis_mm2s_ftch_tvalid_new),
        .O(n_0_FIFO_Full_i_5));
FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .Q(xb_fifo_full),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'h02)) 
     m_axis_mm2s_ftch_tready_INST_0
       (.I0(desc_fetch_req),
        .I1(xb_fifo_full),
        .I2(I1),
        .O(m_axis_mm2s_ftch_tready));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'hE)) 
     updt_pending_INST_0
       (.I0(I1),
        .I1(xb_fifo_full),
        .O(updt_pending));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module DMA_srl_fifo_rbu_f__parameterized2
   (O1,
    Q,
    O2,
    O4,
    m_axi_mm2s_aclk,
    I1,
    I2,
    I3,
    sig_mstr2sf_cmd_valid,
    I4,
    I5,
    I6,
    E,
    I7,
    I8,
    DOUTB,
    I9,
    SR,
    D);
  output O1;
  output [2:0]Q;
  output O2;
  output O4;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input I3;
  input sig_mstr2sf_cmd_valid;
  input I4;
  input I5;
  input I6;
  input [0:0]E;
  input I7;
  input I8;
  input [0:0]DOUTB;
  input I9;
  input [0:0]SR;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]DOUTB;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O4;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_mstr2sf_cmd_valid;

DMA_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(O1),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I8),
        .I9(I9),
        .O1(O2),
        .O2(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB0B0B0BF)) 
     sig_first_xfer_im0_i_2
       (.I0(O1),
        .I1(I4),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(E),
        .I4(I7),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module DMA_sync_fifo_fg
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    DOUTB,
    O8,
    O9,
    O10,
    sig_slast_with_stop,
    O11,
    m_axi_mm2s_aclk,
    SR,
    I1,
    I2,
    Q,
    I3,
    sig_skid2dre_wready,
    I4,
    hold_ff_q,
    sig_token_cntr,
    I5,
    p_0_in5_in,
    p_0_in2_in,
    m_axis_mm2s_tready,
    sig_stop_request,
    DINA);
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [289:0]DOUTB;
  output O8;
  output O9;
  output O10;
  output sig_slast_with_stop;
  output O11;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input [2:0]Q;
  input I3;
  input sig_skid2dre_wready;
  input I4;
  input hold_ff_q;
  input [2:0]sig_token_cntr;
  input I5;
  input p_0_in5_in;
  input p_0_in2_in;
  input m_axis_mm2s_tready;
  input sig_stop_request;
  input [289:0]DINA;

  wire [0:0]D;
  wire [289:0]DINA;
  wire [289:0]DOUTB;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_stop_request;
  wire [2:0]sig_token_cntr;

DMA_fifo_generator_v12_0 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in5_in(p_0_in5_in),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_stop_request(sig_stop_request),
        .sig_token_cntr(sig_token_cntr));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module DMA_updn_cntr
   (O7,
    Q,
    sig_token_cntr,
    I1,
    I5,
    DI,
    S,
    SR,
    E,
    m_axi_mm2s_aclk);
  output O7;
  output [1:0]Q;
  input [2:0]sig_token_cntr;
  input I1;
  input I5;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [0:0]E;
  wire I1;
  wire I5;
  wire O7;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_count[3]_i_4 ;
  wire \n_0_count[3]_i_7 ;
  wire \n_0_count[7]_i_3 ;
  wire \n_0_count[7]_i_4 ;
  wire \n_0_count[7]_i_5 ;
  wire \n_0_count[7]_i_6 ;
  wire \n_0_count_reg[0] ;
  wire \n_0_count_reg[3] ;
  wire \n_0_count_reg[3]_i_1 ;
  wire \n_0_count_reg[4] ;
  wire \n_0_count_reg[5] ;
  wire n_0_sig_ok_to_post_rd_addr_i_3;
  wire \n_1_count_reg[3]_i_1 ;
  wire \n_1_count_reg[7]_i_2 ;
  wire \n_2_count_reg[3]_i_1 ;
  wire \n_2_count_reg[7]_i_2 ;
  wire \n_3_count_reg[3]_i_1 ;
  wire \n_3_count_reg[7]_i_2 ;
  wire \n_4_count_reg[3]_i_1 ;
  wire \n_4_count_reg[7]_i_2 ;
  wire \n_5_count_reg[3]_i_1 ;
  wire \n_5_count_reg[7]_i_2 ;
  wire \n_6_count_reg[3]_i_1 ;
  wire \n_6_count_reg[7]_i_2 ;
  wire \n_7_count_reg[3]_i_1 ;
  wire \n_7_count_reg[7]_i_2 ;
  wire [2:0]sig_token_cntr;
  wire [1:0]sig_wrcnt_mblen_slice__0;
  wire [3:3]\NLW_count_reg[7]_i_2_CO_UNCONNECTED ;

LUT2 #(
    .INIT(4'h9)) 
     \count[3]_i_4 
       (.I0(Q[1]),
        .I1(\n_0_count_reg[3] ),
        .O(\n_0_count[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_7 
       (.I0(\n_0_count_reg[0] ),
        .O(\n_0_count[3]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_3 
       (.I0(sig_wrcnt_mblen_slice__0[0]),
        .I1(sig_wrcnt_mblen_slice__0[1]),
        .O(\n_0_count[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_4 
       (.I0(\n_0_count_reg[5] ),
        .I1(sig_wrcnt_mblen_slice__0[0]),
        .O(\n_0_count[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_5 
       (.I0(\n_0_count_reg[4] ),
        .I1(\n_0_count_reg[5] ),
        .O(\n_0_count[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_6 
       (.I0(\n_0_count_reg[3] ),
        .I1(\n_0_count_reg[4] ),
        .O(\n_0_count[7]_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[3]_i_1 ),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[3]_i_1 ),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_4_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[3] ),
        .R(SR));
CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_count_reg[3]_i_1 ,\n_1_count_reg[3]_i_1 ,\n_2_count_reg[3]_i_1 ,\n_3_count_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({Q[1],DI,\n_0_count_reg[0] }),
        .O({\n_4_count_reg[3]_i_1 ,\n_5_count_reg[3]_i_1 ,\n_6_count_reg[3]_i_1 ,\n_7_count_reg[3]_i_1 }),
        .S({\n_0_count[3]_i_4 ,S,\n_0_count[3]_i_7 }));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[7]_i_2 ),
        .Q(\n_0_count_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[7]_i_2 ),
        .Q(\n_0_count_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[7]_i_2 ),
        .Q(sig_wrcnt_mblen_slice__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_4_count_reg[7]_i_2 ),
        .Q(sig_wrcnt_mblen_slice__0[1]),
        .R(SR));
CARRY4 \count_reg[7]_i_2 
       (.CI(\n_0_count_reg[3]_i_1 ),
        .CO({\NLW_count_reg[7]_i_2_CO_UNCONNECTED [3],\n_1_count_reg[7]_i_2 ,\n_2_count_reg[7]_i_2 ,\n_3_count_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_count_reg[5] ,\n_0_count_reg[4] ,\n_0_count_reg[3] }),
        .O({\n_4_count_reg[7]_i_2 ,\n_5_count_reg[7]_i_2 ,\n_6_count_reg[7]_i_2 ,\n_7_count_reg[7]_i_2 }),
        .S({\n_0_count[7]_i_3 ,\n_0_count[7]_i_4 ,\n_0_count[7]_i_5 ,\n_0_count[7]_i_6 }));
LUT6 #(
    .INIT(64'h11D3000000000000)) 
     sig_ok_to_post_rd_addr_i_1
       (.I0(sig_wrcnt_mblen_slice__0[0]),
        .I1(sig_token_cntr[0]),
        .I2(sig_token_cntr[1]),
        .I3(sig_wrcnt_mblen_slice__0[1]),
        .I4(I1),
        .I5(n_0_sig_ok_to_post_rd_addr_i_3),
        .O(O7));
LUT5 #(
    .INIT(32'hDDDD7704)) 
     sig_ok_to_post_rd_addr_i_3
       (.I0(sig_wrcnt_mblen_slice__0[1]),
        .I1(sig_token_cntr[0]),
        .I2(I5),
        .I3(sig_token_cntr[2]),
        .I4(sig_token_cntr[1]),
        .O(n_0_sig_ok_to_post_rd_addr_i_3));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module DMA_wr_bin_cntr
   (O1,
    Q,
    O2,
    O13,
    O4,
    SR,
    E,
    m_axi_mm2s_aclk);
  output O1;
  output [7:0]Q;
  output O2;
  input [7:0]O13;
  input [7:0]O4;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire O1;
  wire [7:0]O13;
  wire O2;
  wire [7:0]O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire \n_0_gcc0.gc0.count[7]_i_2 ;
  wire n_0_ram_empty_fb_i_i_7;
  wire n_0_ram_empty_fb_i_i_8;
  wire n_0_ram_full_fb_i_i_3;
  wire n_0_ram_full_fb_i_i_4;
  wire [7:0]p_9_out;
  wire [7:0]plusOp__0;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(p_9_out[0]),
        .O(plusOp__0[0]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(p_9_out[0]),
        .I1(p_9_out[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(p_9_out[2]),
        .I1(p_9_out[1]),
        .I2(p_9_out[0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(p_9_out[3]),
        .I1(p_9_out[0]),
        .I2(p_9_out[1]),
        .I3(p_9_out[2]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(p_9_out[4]),
        .I1(p_9_out[2]),
        .I2(p_9_out[1]),
        .I3(p_9_out[0]),
        .I4(p_9_out[3]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(p_9_out[5]),
        .I1(p_9_out[3]),
        .I2(p_9_out[0]),
        .I3(p_9_out[1]),
        .I4(p_9_out[2]),
        .I5(p_9_out[4]),
        .O(plusOp__0[5]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(p_9_out[6]),
        .I1(\n_0_gcc0.gc0.count[7]_i_2 ),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[7]_i_1 
       (.I0(p_9_out[7]),
        .I1(\n_0_gcc0.gc0.count[7]_i_2 ),
        .I2(p_9_out[6]),
        .O(plusOp__0[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[7]_i_2 
       (.I0(p_9_out[5]),
        .I1(p_9_out[3]),
        .I2(p_9_out[0]),
        .I3(p_9_out[1]),
        .I4(p_9_out[2]),
        .I5(p_9_out[4]),
        .O(\n_0_gcc0.gc0.count[7]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_9_out[7]),
        .Q(Q[7]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_9_out[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_9_out[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_9_out[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_9_out[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(p_9_out[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(p_9_out[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(p_9_out[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(p_9_out[7]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000000000)) 
     ram_empty_fb_i_i_6
       (.I0(Q[3]),
        .I1(O13[3]),
        .I2(Q[0]),
        .I3(O13[0]),
        .I4(n_0_ram_empty_fb_i_i_7),
        .I5(n_0_ram_empty_fb_i_i_8),
        .O(O1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_7
       (.I0(Q[2]),
        .I1(O13[2]),
        .I2(Q[7]),
        .I3(O13[7]),
        .I4(O13[6]),
        .I5(Q[6]),
        .O(n_0_ram_empty_fb_i_i_7));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_8
       (.I0(Q[4]),
        .I1(O13[4]),
        .I2(Q[5]),
        .I3(O13[5]),
        .I4(O13[1]),
        .I5(Q[1]),
        .O(n_0_ram_empty_fb_i_i_8));
LUT6 #(
    .INIT(64'h9009000000000000)) 
     ram_full_fb_i_i_2
       (.I0(p_9_out[0]),
        .I1(O4[0]),
        .I2(p_9_out[3]),
        .I3(O4[3]),
        .I4(n_0_ram_full_fb_i_i_3),
        .I5(n_0_ram_full_fb_i_i_4),
        .O(O2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_fb_i_i_3
       (.I0(p_9_out[4]),
        .I1(O4[4]),
        .I2(p_9_out[7]),
        .I3(O4[7]),
        .I4(O4[6]),
        .I5(p_9_out[6]),
        .O(n_0_ram_full_fb_i_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_full_fb_i_i_4
       (.I0(p_9_out[5]),
        .I1(O4[5]),
        .I2(p_9_out[1]),
        .I3(O4[1]),
        .I4(O4[2]),
        .I5(p_9_out[2]),
        .O(n_0_ram_full_fb_i_i_4));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module DMA_wr_logic
   (O1,
    Q,
    O2,
    ram_empty_fb_i,
    p_4_out,
    E,
    m_axi_mm2s_aclk,
    I1,
    I2,
    I3,
    O13,
    O4,
    I5,
    sig_token_cntr,
    I4,
    p_18_out,
    SR);
  output O1;
  output [7:0]Q;
  output O2;
  output ram_empty_fb_i;
  output p_4_out;
  output [0:0]E;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input I3;
  input [7:0]O13;
  input [7:0]O4;
  input I5;
  input [2:0]sig_token_cntr;
  input I4;
  input p_18_out;
  input [0:0]SR;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [7:0]O13;
  wire O2;
  wire [7:0]O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire n_0_wpntr;
  wire n_9_wpntr;
  wire p_18_out;
  wire p_4_out;
  wire ram_empty_fb_i;
  wire [2:0]sig_token_cntr;

DMA_wr_status_flags_ss \gwss.wsts 
       (.E(p_4_out),
        .I1(I1),
        .I2(n_0_wpntr),
        .I3(I2),
        .I4(I3),
        .I5(I5),
        .I6(I4),
        .I7(n_9_wpntr),
        .O1(O1),
        .O2(O2),
        .O3(E),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_18_out(p_18_out),
        .ram_empty_fb_i(ram_empty_fb_i),
        .sig_token_cntr(sig_token_cntr));
DMA_wr_bin_cntr wpntr
       (.E(p_4_out),
        .O1(n_0_wpntr),
        .O13(O13),
        .O2(n_9_wpntr),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module DMA_wr_status_flags_ss
   (O1,
    O2,
    ram_empty_fb_i,
    E,
    O3,
    m_axi_mm2s_aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    sig_token_cntr,
    I6,
    p_18_out,
    I7);
  output O1;
  output O2;
  output ram_empty_fb_i;
  output [0:0]E;
  output [0:0]O3;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [2:0]sig_token_cntr;
  input I6;
  input p_18_out;
  input I7;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire m_axi_mm2s_aclk;
  wire n_0_ram_empty_fb_i_i_3;
  wire p_18_out;
  wire p_1_out;
  wire ram_empty_fb_i;
  wire ram_full_i;
  wire [2:0]sig_token_cntr;

LUT3 #(
    .INIT(8'h02)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(I3),
        .I1(O1),
        .I2(p_1_out),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \count[7]_i_1 
       (.I0(E),
        .I1(I1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT4 #(
    .INIT(16'hFFD0)) 
     ram_empty_fb_i_i_1
       (.I0(E),
        .I1(I6),
        .I2(p_18_out),
        .I3(n_0_ram_empty_fb_i_i_3),
        .O(ram_empty_fb_i));
LUT6 #(
    .INIT(64'h88808888FFFFFFFF)) 
     ram_empty_fb_i_i_3
       (.I0(I1),
        .I1(I2),
        .I2(O1),
        .I3(p_1_out),
        .I4(I3),
        .I5(I4),
        .O(n_0_ram_empty_fb_i_i_3));
LUT6 #(
    .INIT(64'hF0F0008000F00080)) 
     ram_full_fb_i_i_1
       (.I0(E),
        .I1(I7),
        .I2(I4),
        .I3(I1),
        .I4(p_1_out),
        .I5(I6),
        .O(ram_full_i));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_i),
        .Q(p_1_out),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_i),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000404040404)) 
     sig_ok_to_post_rd_addr_i_2
       (.I0(O1),
        .I1(I4),
        .I2(I5),
        .I3(sig_token_cntr[0]),
        .I4(sig_token_cntr[1]),
        .I5(sig_token_cntr[2]),
        .O(O2));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
