# Loading project sim_test_2nd
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 16:43:15 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:05:58 on May 07,2025, Elapsed time: 0:22:43
# Errors: 0, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv failed with 2 errors.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 1 failed with 2 errors.
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:06:55 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# ** Error: (vsim-3033) Instantiation of 'cdc_stage_req' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 134
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# ** Error: (vsim-3033) Instantiation of 'cdc_stage_req' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 150
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# ** Error: (vsim-3033) Instantiation of 'cdc_stage_resp' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 165
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# ** Error: (vsim-3033) Instantiation of 'cdc_stage_resp' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 179
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# Error loading design
# End time: 17:06:56 on May 07,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:07:26 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dut/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
# Can't move the Now cursor.
# Can't move the Now cursor.
quit -sim
# End time: 17:09:58 on May 07,2025, Elapsed time: 0:02:32
# Errors: 0, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:11:25 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
# ** Error (suppressible): (vsim-3839) Variable '/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_ready_mid', driven via a port connection, is multiply driven. See /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_resp_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 67
# Error loading design
# End time: 17:11:25 on May 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:18:22 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/jtag_dmi_req_i \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/jtag_dmi_resp_o
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:20:59 on May 07,2025, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:21:02 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_mid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_mid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_d
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:28:09 on May 07,2025, Elapsed time: 0:07:07
# Errors: 0, Warnings: 1
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:28:35 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_mid \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_mid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:31:23 on May 07,2025, Elapsed time: 0:02:48
# Errors: 0, Warnings: 2
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:31:27 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_mid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_valid_mid \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_ready_mid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_ready \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/dbg_dmi_resp_ready_o \
sim:/tb_dmi_jtag/dut/dbg_dmi_resp_valid_i
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:34:48 on May 07,2025, Elapsed time: 0:03:21
# Errors: 0, Warnings: 1
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:35:21 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
run -all
# [2780000] DMI_RESP ← data=00000000 resp=0
# [2820000] DMI_RESP ← data=00000000 resp=0
# [4900000] DMI_RESP ← data=cafebabe resp=0
# [4940000] DMI_RESP ← data=cafebabe resp=0
# [4980000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:37:54 on May 07,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:38:00 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 17:46:06 on May 07,2025, Elapsed time: 0:08:06
# Errors: 0, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:46:14 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (34) for port 'dmi_resp_valid_o'. The port definition is at: /home/hoangdang/Documents/DATN/debug_code/rtl/cdc_stage_resp.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_resp_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 71
# ** Error (suppressible): (vsim-3839) Variable '/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_mid_2', driven via a port connection, is multiply driven. See /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv(71).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_resp_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 71
# Error loading design
# End time: 17:46:14 on May 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# Compile of cdc_stage_req.sv was successful with warnings.
# Compile of cdc_stage_resp.sv was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 17:48:51 on May 07,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage_req
# Loading work.cdc_stage_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
# Can't move the Now cursor.
quit -sim
# End time: 17:50:31 on May 07,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
