

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 22:36:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.318|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     5|    no    |
        | + Loop 1.1      |    ?|    ?|      1122|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.2  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.3  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.4  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.5  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.6  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.7  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.1.8  |  138|  138|        11|          1|          1|   128|    yes   |
        | + Loop 1.2      |    ?|    ?|      1122|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.2  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.3  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.4  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.5  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.6  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.7  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.8  |  138|  138|        11|          1|          1|   128|    yes   |
        | + Loop 1.3      |    ?|    ?|      1122|          -|          -|     ?|    no    |
        |  ++ Loop 1.3.1  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.2  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.3  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.4  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.5  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.6  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.7  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.3.8  |  138|  138|        11|          1|          1|   128|    yes   |
        | + Loop 1.4      |    ?|    ?|      1121|          -|          -|     ?|    no    |
        |  ++ Loop 1.4.1  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.2  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.3  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.4  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.5  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.6  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.7  |  138|  138|        11|          1|          1|   128|    yes   |
        |  ++ Loop 1.4.8  |  138|  138|        11|          1|          1|   128|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 11
  * Pipeline-2: initiation interval (II) = 1, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 11
  * Pipeline-5: initiation interval (II) = 1, depth = 11
  * Pipeline-6: initiation interval (II) = 1, depth = 11
  * Pipeline-7: initiation interval (II) = 1, depth = 11
  * Pipeline-8: initiation interval (II) = 1, depth = 11
  * Pipeline-9: initiation interval (II) = 1, depth = 11
  * Pipeline-10: initiation interval (II) = 1, depth = 11
  * Pipeline-11: initiation interval (II) = 1, depth = 11
  * Pipeline-12: initiation interval (II) = 1, depth = 11
  * Pipeline-13: initiation interval (II) = 1, depth = 11
  * Pipeline-14: initiation interval (II) = 1, depth = 11
  * Pipeline-15: initiation interval (II) = 1, depth = 11
  * Pipeline-16: initiation interval (II) = 1, depth = 11
  * Pipeline-17: initiation interval (II) = 1, depth = 11
  * Pipeline-18: initiation interval (II) = 1, depth = 11
  * Pipeline-19: initiation interval (II) = 1, depth = 11
  * Pipeline-20: initiation interval (II) = 1, depth = 11
  * Pipeline-21: initiation interval (II) = 1, depth = 11
  * Pipeline-22: initiation interval (II) = 1, depth = 11
  * Pipeline-23: initiation interval (II) = 1, depth = 11
  * Pipeline-24: initiation interval (II) = 1, depth = 11
  * Pipeline-25: initiation interval (II) = 1, depth = 11
  * Pipeline-26: initiation interval (II) = 1, depth = 11
  * Pipeline-27: initiation interval (II) = 1, depth = 11
  * Pipeline-28: initiation interval (II) = 1, depth = 11
  * Pipeline-29: initiation interval (II) = 1, depth = 11
  * Pipeline-30: initiation interval (II) = 1, depth = 11
  * Pipeline-31: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 428
* Pipeline : 32
  Pipeline-0 : II = 1, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-1 : II = 1, D = 11, States = { 23 24 25 26 27 28 29 30 31 32 33 }
  Pipeline-2 : II = 1, D = 11, States = { 35 36 37 38 39 40 41 42 43 44 45 }
  Pipeline-3 : II = 1, D = 11, States = { 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-4 : II = 1, D = 11, States = { 59 60 61 62 63 64 65 66 67 68 69 }
  Pipeline-5 : II = 1, D = 11, States = { 71 72 73 74 75 76 77 78 79 80 81 }
  Pipeline-6 : II = 1, D = 11, States = { 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-7 : II = 1, D = 11, States = { 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-8 : II = 1, D = 11, States = { 118 119 120 121 122 123 124 125 126 127 128 }
  Pipeline-9 : II = 1, D = 11, States = { 130 131 132 133 134 135 136 137 138 139 140 }
  Pipeline-10 : II = 1, D = 11, States = { 142 143 144 145 146 147 148 149 150 151 152 }
  Pipeline-11 : II = 1, D = 11, States = { 154 155 156 157 158 159 160 161 162 163 164 }
  Pipeline-12 : II = 1, D = 11, States = { 166 167 168 169 170 171 172 173 174 175 176 }
  Pipeline-13 : II = 1, D = 11, States = { 178 179 180 181 182 183 184 185 186 187 188 }
  Pipeline-14 : II = 1, D = 11, States = { 190 191 192 193 194 195 196 197 198 199 200 }
  Pipeline-15 : II = 1, D = 11, States = { 202 203 204 205 206 207 208 209 210 211 212 }
  Pipeline-16 : II = 1, D = 11, States = { 225 226 227 228 229 230 231 232 233 234 235 }
  Pipeline-17 : II = 1, D = 11, States = { 237 238 239 240 241 242 243 244 245 246 247 }
  Pipeline-18 : II = 1, D = 11, States = { 249 250 251 252 253 254 255 256 257 258 259 }
  Pipeline-19 : II = 1, D = 11, States = { 261 262 263 264 265 266 267 268 269 270 271 }
  Pipeline-20 : II = 1, D = 11, States = { 273 274 275 276 277 278 279 280 281 282 283 }
  Pipeline-21 : II = 1, D = 11, States = { 285 286 287 288 289 290 291 292 293 294 295 }
  Pipeline-22 : II = 1, D = 11, States = { 297 298 299 300 301 302 303 304 305 306 307 }
  Pipeline-23 : II = 1, D = 11, States = { 309 310 311 312 313 314 315 316 317 318 319 }
  Pipeline-24 : II = 1, D = 11, States = { 332 333 334 335 336 337 338 339 340 341 342 }
  Pipeline-25 : II = 1, D = 11, States = { 344 345 346 347 348 349 350 351 352 353 354 }
  Pipeline-26 : II = 1, D = 11, States = { 356 357 358 359 360 361 362 363 364 365 366 }
  Pipeline-27 : II = 1, D = 11, States = { 368 369 370 371 372 373 374 375 376 377 378 }
  Pipeline-28 : II = 1, D = 11, States = { 380 381 382 383 384 385 386 387 388 389 390 }
  Pipeline-29 : II = 1, D = 11, States = { 392 393 394 395 396 397 398 399 400 401 402 }
  Pipeline-30 : II = 1, D = 11, States = { 404 405 406 407 408 409 410 411 412 413 414 }
  Pipeline-31 : II = 1, D = 11, States = { 416 417 418 419 420 421 422 423 424 425 426 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	108  / (exitcond1)
	11  / (!exitcond1)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (exitcond)
	11  / (!exitcond)
22 --> 
	108  / (exitcond1_0_1)
	23  / (!exitcond1_0_1)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (exitcond_0_1)
	23  / (!exitcond_0_1)
34 --> 
	108  / (exitcond1_0_2)
	35  / (!exitcond1_0_2)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / (exitcond_0_2)
	35  / (!exitcond_0_2)
46 --> 
	108  / (exitcond1_0_3)
	47  / (!exitcond1_0_3)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / (exitcond_0_3)
	47  / (!exitcond_0_3)
58 --> 
	108  / (exitcond1_0_4)
	59  / (!exitcond1_0_4)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / (exitcond_0_4)
	59  / (!exitcond_0_4)
70 --> 
	108  / (exitcond1_0_5)
	71  / (!exitcond1_0_5)
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / (exitcond_0_5)
	71  / (!exitcond_0_5)
82 --> 
	108  / (exitcond1_0_6)
	83  / (!exitcond1_0_6)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / (exitcond_0_6)
	83  / (!exitcond_0_6)
94 --> 
	108  / (exitcond1_0_7)
	95  / (!exitcond1_0_7)
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / (exitcond_0_7)
	95  / (!exitcond_0_7)
106 --> 
	107  / true
107 --> 
	10  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	215  / (exitcond1_1)
	118  / (!exitcond1_1)
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / (exitcond_1)
	118  / (!exitcond_1)
129 --> 
	215  / (exitcond1_1_1)
	130  / (!exitcond1_1_1)
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / (exitcond_1_1)
	130  / (!exitcond_1_1)
141 --> 
	215  / (exitcond1_1_2)
	142  / (!exitcond1_1_2)
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / (exitcond_1_2)
	142  / (!exitcond_1_2)
153 --> 
	215  / (exitcond1_1_3)
	154  / (!exitcond1_1_3)
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / (exitcond_1_3)
	154  / (!exitcond_1_3)
165 --> 
	215  / (exitcond1_1_4)
	166  / (!exitcond1_1_4)
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / (exitcond_1_4)
	166  / (!exitcond_1_4)
177 --> 
	215  / (exitcond1_1_5)
	178  / (!exitcond1_1_5)
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / (exitcond_1_5)
	178  / (!exitcond_1_5)
189 --> 
	215  / (exitcond1_1_6)
	190  / (!exitcond1_1_6)
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / (exitcond_1_6)
	190  / (!exitcond_1_6)
201 --> 
	215  / (exitcond1_1_7)
	202  / (!exitcond1_1_7)
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / (exitcond_1_7)
	202  / (!exitcond_1_7)
213 --> 
	214  / true
214 --> 
	117  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	322  / (exitcond1_2)
	225  / (!exitcond1_2)
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / (exitcond_2)
	225  / (!exitcond_2)
236 --> 
	322  / (exitcond1_2_1)
	237  / (!exitcond1_2_1)
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / (exitcond_2_1)
	237  / (!exitcond_2_1)
248 --> 
	322  / (exitcond1_2_2)
	249  / (!exitcond1_2_2)
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / (exitcond_2_2)
	249  / (!exitcond_2_2)
260 --> 
	322  / (exitcond1_2_3)
	261  / (!exitcond1_2_3)
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / (exitcond_2_3)
	261  / (!exitcond_2_3)
272 --> 
	322  / (exitcond1_2_4)
	273  / (!exitcond1_2_4)
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / (exitcond_2_4)
	273  / (!exitcond_2_4)
284 --> 
	322  / (exitcond1_2_5)
	285  / (!exitcond1_2_5)
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / (exitcond_2_5)
	285  / (!exitcond_2_5)
296 --> 
	322  / (exitcond1_2_6)
	297  / (!exitcond1_2_6)
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / (exitcond_2_6)
	297  / (!exitcond_2_6)
308 --> 
	322  / (exitcond1_2_7)
	309  / (!exitcond1_2_7)
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / (exitcond_2_7)
	309  / (!exitcond_2_7)
320 --> 
	321  / true
321 --> 
	224  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	428  / (exitcond1_3)
	332  / (!exitcond1_3)
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / (exitcond_3)
	332  / (!exitcond_3)
343 --> 
	428  / (exitcond1_3_1)
	344  / (!exitcond1_3_1)
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / (exitcond_3_1)
	344  / (!exitcond_3_1)
355 --> 
	428  / (exitcond1_3_2)
	356  / (!exitcond1_3_2)
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / (exitcond_3_2)
	356  / (!exitcond_3_2)
367 --> 
	428  / (exitcond1_3_3)
	368  / (!exitcond1_3_3)
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / (exitcond_3_3)
	368  / (!exitcond_3_3)
379 --> 
	428  / (exitcond1_3_4)
	380  / (!exitcond1_3_4)
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / (exitcond_3_4)
	380  / (!exitcond_3_4)
391 --> 
	428  / (exitcond1_3_5)
	392  / (!exitcond1_3_5)
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / (exitcond_3_5)
	392  / (!exitcond_3_5)
403 --> 
	428  / (exitcond1_3_6)
	404  / (!exitcond1_3_6)
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / (exitcond_3_6)
	404  / (!exitcond_3_6)
415 --> 
	428  / (exitcond1_3_7)
	416  / (!exitcond1_3_7)
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / (exitcond_3_7)
	416  / (!exitcond_3_7)
427 --> 
	331  / true
428 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 429 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [16 x float]* %C_0, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 430 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [16 x float]* %C_1, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 431 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [16 x float]* %C_2, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 432 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [16 x float]* %C_3, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 433 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [16 x float]* %C_4, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 434 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [16 x float]* %C_5, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 435 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [16 x float]* %C_6, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 436 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [16 x float]* %C_7, i64 0, i64 0" [Group_5/sample.c:1905]   --->   Operation 437 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 438 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %0 ], [ %j_1_lcssa_3, %170 ]"   --->   Operation 439 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_2_3, %170 ]" [Group_5/sample.c:1886]   --->   Operation 440 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%inneridx = phi i64 [ 0, %0 ], [ %inneridx_1_lcssa_3, %170 ]" [Group_5/sample.c:1894]   --->   Operation 441 'phi' 'inneridx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %0 ], [ %sum_1_lcssa_3, %170 ]" [Group_5/sample.c:1903]   --->   Operation 442 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i5 %k, -12" [Group_5/sample.c:1886]   --->   Operation 443 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 444 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %171, label %44" [Group_5/sample.c:1886]   --->   Operation 445 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_165 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %k, i32 2, i32 4)" [Group_5/sample.c:1886]   --->   Operation 446 'partselect' 'tmp_165' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_166 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %j, i32 3, i32 8)"   --->   Operation 447 'partselect' 'tmp_166' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_167 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_165, i6 %tmp_166)" [Group_5/sample.c:1886]   --->   Operation 448 'bitconcatenate' 'tmp_167' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%newIndex26_cast = zext i9 %tmp_167 to i64" [Group_5/sample.c:1886]   --->   Operation 449 'zext' 'newIndex26_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_40 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 450 'getelementptr' 'dense_13_kernel_arra_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 451 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4" [Group_5/sample.c:1886]   --->   Operation 451 'load' 'dense_13_kernel_arra_41' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_42 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 452 'getelementptr' 'dense_13_kernel_arra_42' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 453 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4" [Group_5/sample.c:1886]   --->   Operation 453 'load' 'dense_13_kernel_arra_43' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_44 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 454 'getelementptr' 'dense_13_kernel_arra_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 455 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4" [Group_5/sample.c:1886]   --->   Operation 455 'load' 'dense_13_kernel_arra_45' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_46 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 456 'getelementptr' 'dense_13_kernel_arra_46' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 457 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4" [Group_5/sample.c:1886]   --->   Operation 457 'load' 'dense_13_kernel_arra_47' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_48 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 458 'getelementptr' 'dense_13_kernel_arra_48' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 459 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4" [Group_5/sample.c:1886]   --->   Operation 459 'load' 'dense_13_kernel_arra_49' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 460 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%k_cast = zext i5 %k to i9" [Group_5/sample.c:1886]   --->   Operation 461 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %inneridx to i9" [Group_5/sample.c:1886]   --->   Operation 462 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (1.73ns)   --->   "%sum3 = add i9 %tmp, %k_cast" [Group_5/sample.c:1886]   --->   Operation 463 'add' 'sum3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3, i32 3, i32 8)" [Group_5/sample.c:1886]   --->   Operation 464 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i6 %newIndex to i64" [Group_5/sample.c:1886]   --->   Operation 465 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 466 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [2/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 467 'load' 'A_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 468 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [2/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 469 'load' 'A_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 470 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [2/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 471 'load' 'A_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 472 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [2/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 473 'load' 'A_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 474 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [2/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 475 'load' 'A_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 476 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [2/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 477 'load' 'A_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 478 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [2/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 479 'load' 'A_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1886]   --->   Operation 480 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [2/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 481 'load' 'A_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_249 = trunc i9 %j to i3"   --->   Operation 482 'trunc' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4" [Group_5/sample.c:1886]   --->   Operation 483 'load' 'dense_13_kernel_arra_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 484 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4" [Group_5/sample.c:1886]   --->   Operation 484 'load' 'dense_13_kernel_arra_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 485 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4" [Group_5/sample.c:1886]   --->   Operation 485 'load' 'dense_13_kernel_arra_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 486 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4" [Group_5/sample.c:1886]   --->   Operation 486 'load' 'dense_13_kernel_arra_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 487 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4" [Group_5/sample.c:1886]   --->   Operation 487 'load' 'dense_13_kernel_arra_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_50 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 488 'getelementptr' 'dense_13_kernel_arra_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4" [Group_5/sample.c:1886]   --->   Operation 489 'load' 'dense_13_kernel_arra_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_52 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 490 'getelementptr' 'dense_13_kernel_arra_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4" [Group_5/sample.c:1886]   --->   Operation 491 'load' 'dense_13_kernel_arra_53' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_54 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1886]   --->   Operation 492 'getelementptr' 'dense_13_kernel_arra_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4" [Group_5/sample.c:1886]   --->   Operation 493 'load' 'dense_13_kernel_arra_55' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_3 : Operation 494 [1/1] (1.00ns)   --->   "%sel_tmp_i7 = icmp eq i3 %tmp_249, 0"   --->   Operation 494 'icmp' 'sel_tmp_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i7)   --->   "%sel_tmp1_i7 = select i1 %sel_tmp_i7, float %dense_13_kernel_arra_43, float %dense_13_kernel_arra_41" [Group_5/sample.c:1886]   --->   Operation 495 'select' 'sel_tmp1_i7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (1.00ns)   --->   "%sel_tmp2_i7 = icmp eq i3 %tmp_249, 1"   --->   Operation 496 'icmp' 'sel_tmp2_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i7 = select i1 %sel_tmp2_i7, float %dense_13_kernel_arra_45, float %sel_tmp1_i7" [Group_5/sample.c:1886]   --->   Operation 497 'select' 'sel_tmp3_i7' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (1.00ns)   --->   "%sel_tmp4_i7 = icmp eq i3 %tmp_249, 2"   --->   Operation 498 'icmp' 'sel_tmp4_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i7)   --->   "%sel_tmp5_i7 = select i1 %sel_tmp4_i7, float %dense_13_kernel_arra_47, float %sel_tmp3_i7" [Group_5/sample.c:1886]   --->   Operation 499 'select' 'sel_tmp5_i7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (1.00ns)   --->   "%sel_tmp6_i7 = icmp eq i3 %tmp_249, 3"   --->   Operation 500 'icmp' 'sel_tmp6_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i7 = select i1 %sel_tmp6_i7, float %dense_13_kernel_arra_49, float %sel_tmp5_i7" [Group_5/sample.c:1886]   --->   Operation 501 'select' 'sel_tmp7_i7' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_247 = trunc i5 %k to i3" [Group_5/sample.c:1886]   --->   Operation 502 'trunc' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_248 = trunc i64 %inneridx to i3" [Group_5/sample.c:1894]   --->   Operation 503 'trunc' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (1.34ns)   --->   "%arrayNo_trunc = add i3 %tmp_247, %tmp_248" [Group_5/sample.c:1886]   --->   Operation 504 'add' 'arrayNo_trunc' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %arrayNo_trunc to i64" [Group_5/sample.c:1886]   --->   Operation 505 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 506 'load' 'A_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 507 [1/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 507 'load' 'A_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 508 [1/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 508 'load' 'A_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 509 [1/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 509 'load' 'A_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 510 [1/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 510 'load' 'A_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 511 [1/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 511 'load' 'A_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 512 [1/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 512 'load' 'A_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 513 [1/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1886]   --->   Operation 513 'load' 'A_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 514 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, i64 %arrayNo)" [Group_5/sample.c:1886]   --->   Operation 514 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4" [Group_5/sample.c:1886]   --->   Operation 515 'load' 'dense_13_kernel_arra_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_4 : Operation 516 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4" [Group_5/sample.c:1886]   --->   Operation 516 'load' 'dense_13_kernel_arra_53' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_4 : Operation 517 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4" [Group_5/sample.c:1886]   --->   Operation 517 'load' 'dense_13_kernel_arra_55' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_4 : Operation 518 [1/1] (1.00ns)   --->   "%sel_tmp8_i7 = icmp eq i3 %tmp_249, -4"   --->   Operation 518 'icmp' 'sel_tmp8_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i7)   --->   "%sel_tmp9_i7 = select i1 %sel_tmp8_i7, float %dense_13_kernel_arra_51, float %sel_tmp7_i7" [Group_5/sample.c:1886]   --->   Operation 519 'select' 'sel_tmp9_i7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (1.00ns)   --->   "%sel_tmp10_i7 = icmp eq i3 %tmp_249, -3"   --->   Operation 520 'icmp' 'sel_tmp10_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i7 = select i1 %sel_tmp10_i7, float %dense_13_kernel_arra_53, float %sel_tmp9_i7" [Group_5/sample.c:1886]   --->   Operation 521 'select' 'sel_tmp11_i7' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (1.00ns)   --->   "%sel_tmp12_i7 = icmp eq i3 %tmp_249, -2"   --->   Operation 522 'icmp' 'sel_tmp12_i7' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i7 = select i1 %sel_tmp12_i7, float %dense_13_kernel_arra_55, float %sel_tmp11_i7" [Group_5/sample.c:1886]   --->   Operation 523 'select' 'UnifiedRetVal_i7' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 524 [5/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i7" [Group_5/sample.c:1903]   --->   Operation 524 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 525 [4/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i7" [Group_5/sample.c:1903]   --->   Operation 525 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 526 [3/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i7" [Group_5/sample.c:1903]   --->   Operation 526 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 527 [2/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i7" [Group_5/sample.c:1903]   --->   Operation 527 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 528 [1/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i7" [Group_5/sample.c:1903]   --->   Operation 528 'fmul' 'tmp_36' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 529 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %44 ], [ %i_33_0_7, %39 ]" [Group_5/sample.c:1891]   --->   Operation 530 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j, %44 ], [ 128, %39 ]"   --->   Operation 531 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%inneridx_1 = phi i64 [ %inneridx, %44 ], [ %inneridx_2_0_7, %39 ]" [Group_5/sample.c:1894]   --->   Operation 532 'phi' 'inneridx_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %44 ], [ %sum_2_0_7, %39 ]" [Group_5/sample.c:1903]   --->   Operation 533 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 534 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 535 [1/1] (1.80ns)   --->   "br i1 %exitcond1, label %43, label %5" [Group_5/sample.c:1891]   --->   Operation 535 'br' <Predicate = true> <Delay = 1.80>
ST_10 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2)   --->   "%tmp_250 = shl i64 %i, 4" [Group_5/sample.c:1894]   --->   Operation 536 'shl' 'tmp_250' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2)   --->   "%tmp_251 = shl i64 %i, 2" [Group_5/sample.c:1894]   --->   Operation 537 'shl' 'tmp_251' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 538 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2 = add i64 %tmp_250, %tmp_251" [Group_5/sample.c:1894]   --->   Operation 538 'add' 'inneridx_2' <Predicate = (!exitcond1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 539 [1/1] (1.35ns)   --->   "br label %6" [Group_5/sample.c:1898]   --->   Operation 539 'br' <Predicate = (!exitcond1)> <Delay = 1.35>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%j_2 = phi i8 [ 0, %5 ], [ %tmp_37, %7 ]" [Group_5/sample.c:1898]   --->   Operation 540 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %j_2, -128" [Group_5/sample.c:1898]   --->   Operation 541 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 542 [1/1] (1.71ns)   --->   "%tmp_37 = add i8 %j_2, 1" [Group_5/sample.c:1898]   --->   Operation 542 'add' 'tmp_37' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %7" [Group_5/sample.c:1898]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%j_2_cast = zext i8 %j_2 to i64" [Group_5/sample.c:1898]   --->   Operation 544 'zext' 'j_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [128 x float]* %d, i64 0, i64 %j_2_cast" [Group_5/sample.c:1901]   --->   Operation 545 'getelementptr' 'd_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 546 [2/2] (2.77ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1901]   --->   Operation 546 'load' 'd_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 547 [1/2] (2.77ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1901]   --->   Operation 547 'load' 'd_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 548 [9/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 548 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 549 [8/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 549 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 550 [7/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 550 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.51>
ST_16 : Operation 551 [6/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 551 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.51>
ST_17 : Operation 552 [5/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 552 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.51>
ST_18 : Operation 553 [4/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 553 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.51>
ST_19 : Operation 554 [3/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 554 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.51>
ST_20 : Operation 555 [2/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 555 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 556 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_1, %5 ], [ %sum_4, %7 ]" [Group_5/sample.c:1903]   --->   Operation 556 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 557 'speclooptripcount' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 558 'specregionbegin' 'tmp_168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 559 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 560 [1/9] (3.51ns)   --->   "%sum_4 = fadd float %d_load, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 560 'fadd' 'sum_4' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_168)" [Group_5/sample.c:1904]   --->   Operation 561 'specregionend' 'empty_224' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (0.00ns)   --->   "br label %6" [Group_5/sample.c:1898]   --->   Operation 562 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.14>
ST_22 : Operation 563 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch255 [
    i4 0, label %branch248
    i4 1, label %branch249
    i4 2, label %branch250
    i4 3, label %branch251
    i4 4, label %branch252
    i4 5, label %branch253
    i4 6, label %branch254
  ]" [Group_5/sample.c:1905]   --->   Operation 563 'switch' <Predicate = true> <Delay = 1.21>
ST_22 : Operation 564 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 564 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 565 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 566 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 567 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 567 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 568 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 568 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 569 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 570 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 571 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 571 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 572 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 572 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 573 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 574 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 575 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 575 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 576 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 576 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (1.75ns)   --->   "store float %sum_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 578 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1905]   --->   Operation 579 'br' <Predicate = false> <Delay = 0.00>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "%i_33_0_3 = or i64 %i, 1" [Group_5/sample.c:1891]   --->   Operation 580 'or' 'i_33_0_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (2.34ns)   --->   "%exitcond1_0_1 = icmp eq i64 %i_33_0_3, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 581 'icmp' 'exitcond1_0_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 582 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_1, label %43, label %10" [Group_5/sample.c:1891]   --->   Operation 582 'br' <Predicate = true> <Delay = 1.80>
ST_22 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_1)   --->   "%tmp_252 = shl i64 %i_33_0_3, 4" [Group_5/sample.c:1894]   --->   Operation 583 'shl' 'tmp_252' <Predicate = (!exitcond1_0_1)> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_1)   --->   "%tmp_253 = shl i64 %i_33_0_3, 2" [Group_5/sample.c:1894]   --->   Operation 584 'shl' 'tmp_253' <Predicate = (!exitcond1_0_1)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_1 = add i64 %tmp_252, %tmp_253" [Group_5/sample.c:1894]   --->   Operation 585 'add' 'inneridx_2_0_1' <Predicate = (!exitcond1_0_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 586 [1/1] (1.35ns)   --->   "br label %11" [Group_5/sample.c:1898]   --->   Operation 586 'br' <Predicate = (!exitcond1_0_1)> <Delay = 1.35>

State 23 <SV = 22> <Delay = 2.77>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "%j_2_0_1 = phi i8 [ 0, %10 ], [ %tmp_37_0_1, %12 ]" [Group_5/sample.c:1898]   --->   Operation 587 'phi' 'j_2_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 588 [1/1] (1.24ns)   --->   "%exitcond_0_1 = icmp eq i8 %j_2_0_1, -128" [Group_5/sample.c:1898]   --->   Operation 588 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 589 [1/1] (1.71ns)   --->   "%tmp_37_0_1 = add i8 %j_2_0_1, 1" [Group_5/sample.c:1898]   --->   Operation 589 'add' 'tmp_37_0_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 590 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %8, label %12" [Group_5/sample.c:1898]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 591 [1/1] (0.00ns)   --->   "%j_2_0_1_cast = zext i8 %j_2_0_1 to i64" [Group_5/sample.c:1898]   --->   Operation 591 'zext' 'j_2_0_1_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 592 [1/1] (0.00ns)   --->   "%d_addr_63 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_1_cast" [Group_5/sample.c:1901]   --->   Operation 592 'getelementptr' 'd_addr_63' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 593 [2/2] (2.77ns)   --->   "%d_load_63 = load float* %d_addr_63, align 4" [Group_5/sample.c:1901]   --->   Operation 593 'load' 'd_load_63' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 594 [1/2] (2.77ns)   --->   "%d_load_63 = load float* %d_addr_63, align 4" [Group_5/sample.c:1901]   --->   Operation 594 'load' 'd_load_63' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 3.51>
ST_25 : Operation 595 [9/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 595 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.51>
ST_26 : Operation 596 [8/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 596 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.51>
ST_27 : Operation 597 [7/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 597 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.51>
ST_28 : Operation 598 [6/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 598 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.51>
ST_29 : Operation 599 [5/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 599 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.51>
ST_30 : Operation 600 [4/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 600 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.51>
ST_31 : Operation 601 [3/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 601 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.51>
ST_32 : Operation 602 [2/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 602 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.51>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%sum_2_0_1 = phi float [ %sum_2, %10 ], [ %sum_4_0_1, %12 ]" [Group_5/sample.c:1903]   --->   Operation 603 'phi' 'sum_2_0_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 604 'speclooptripcount' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 605 'specregionbegin' 'tmp_169' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 606 'specpipeline' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 607 [1/9] (3.51ns)   --->   "%sum_4_0_1 = fadd float %d_load_63, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 607 'fadd' 'sum_4_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 608 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_169)" [Group_5/sample.c:1904]   --->   Operation 608 'specregionend' 'empty_226' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_33 : Operation 609 [1/1] (0.00ns)   --->   "br label %11" [Group_5/sample.c:1898]   --->   Operation 609 'br' <Predicate = (!exitcond_0_1)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 4.14>
ST_34 : Operation 610 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]" [Group_5/sample.c:1905]   --->   Operation 610 'switch' <Predicate = true> <Delay = 1.21>
ST_34 : Operation 611 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 611 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 612 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 612 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 613 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 613 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 614 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 614 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 615 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 615 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 616 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 616 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 617 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 617 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 618 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 618 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 619 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 619 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 620 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 620 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 621 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 621 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 622 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 622 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 623 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 623 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (1.75ns)   --->   "store float %sum_2_0_1, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 625 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 626 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1905]   --->   Operation 626 'br' <Predicate = false> <Delay = 0.00>
ST_34 : Operation 627 [1/1] (0.00ns)   --->   "%i_33_0_s = or i64 %i, 2" [Group_5/sample.c:1891]   --->   Operation 627 'or' 'i_33_0_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 628 [1/1] (2.34ns)   --->   "%exitcond1_0_2 = icmp eq i64 %i_33_0_s, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 628 'icmp' 'exitcond1_0_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 629 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_2, label %43, label %15" [Group_5/sample.c:1891]   --->   Operation 629 'br' <Predicate = true> <Delay = 1.80>
ST_34 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_2)   --->   "%tmp_254 = shl i64 %i_33_0_s, 4" [Group_5/sample.c:1894]   --->   Operation 630 'shl' 'tmp_254' <Predicate = (!exitcond1_0_2)> <Delay = 0.00>
ST_34 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_2)   --->   "%tmp_255 = shl i64 %i_33_0_s, 2" [Group_5/sample.c:1894]   --->   Operation 631 'shl' 'tmp_255' <Predicate = (!exitcond1_0_2)> <Delay = 0.00>
ST_34 : Operation 632 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_2 = add i64 %tmp_254, %tmp_255" [Group_5/sample.c:1894]   --->   Operation 632 'add' 'inneridx_2_0_2' <Predicate = (!exitcond1_0_2)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 633 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1898]   --->   Operation 633 'br' <Predicate = (!exitcond1_0_2)> <Delay = 1.35>

State 35 <SV = 34> <Delay = 2.77>
ST_35 : Operation 634 [1/1] (0.00ns)   --->   "%j_2_0_2 = phi i8 [ 0, %15 ], [ %tmp_37_0_2, %17 ]" [Group_5/sample.c:1898]   --->   Operation 634 'phi' 'j_2_0_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 635 [1/1] (1.24ns)   --->   "%exitcond_0_2 = icmp eq i8 %j_2_0_2, -128" [Group_5/sample.c:1898]   --->   Operation 635 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 636 [1/1] (1.71ns)   --->   "%tmp_37_0_2 = add i8 %j_2_0_2, 1" [Group_5/sample.c:1898]   --->   Operation 636 'add' 'tmp_37_0_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %13, label %17" [Group_5/sample.c:1898]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 638 [1/1] (0.00ns)   --->   "%j_2_0_2_cast = zext i8 %j_2_0_2 to i64" [Group_5/sample.c:1898]   --->   Operation 638 'zext' 'j_2_0_2_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_35 : Operation 639 [1/1] (0.00ns)   --->   "%d_addr_64 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_2_cast" [Group_5/sample.c:1901]   --->   Operation 639 'getelementptr' 'd_addr_64' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_35 : Operation 640 [2/2] (2.77ns)   --->   "%d_load_64 = load float* %d_addr_64, align 4" [Group_5/sample.c:1901]   --->   Operation 640 'load' 'd_load_64' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 2.77>
ST_36 : Operation 641 [1/2] (2.77ns)   --->   "%d_load_64 = load float* %d_addr_64, align 4" [Group_5/sample.c:1901]   --->   Operation 641 'load' 'd_load_64' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 3.51>
ST_37 : Operation 642 [9/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 642 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.51>
ST_38 : Operation 643 [8/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 643 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.51>
ST_39 : Operation 644 [7/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 644 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.51>
ST_40 : Operation 645 [6/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 645 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.51>
ST_41 : Operation 646 [5/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 646 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.51>
ST_42 : Operation 647 [4/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 647 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.51>
ST_43 : Operation 648 [3/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 648 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.51>
ST_44 : Operation 649 [2/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 649 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.51>
ST_45 : Operation 650 [1/1] (0.00ns)   --->   "%sum_2_0_2 = phi float [ %sum_2_0_1, %15 ], [ %sum_4_0_2, %17 ]" [Group_5/sample.c:1903]   --->   Operation 650 'phi' 'sum_2_0_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 651 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 651 'speclooptripcount' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 652 'specregionbegin' 'tmp_170' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 653 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 653 'specpipeline' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 654 [1/9] (3.51ns)   --->   "%sum_4_0_2 = fadd float %d_load_64, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 654 'fadd' 'sum_4_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 655 [1/1] (0.00ns)   --->   "%empty_228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_170)" [Group_5/sample.c:1904]   --->   Operation 655 'specregionend' 'empty_228' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_45 : Operation 656 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1898]   --->   Operation 656 'br' <Predicate = (!exitcond_0_2)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 4.14>
ST_46 : Operation 657 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch239 [
    i4 0, label %branch232
    i4 1, label %branch233
    i4 2, label %branch234
    i4 3, label %branch235
    i4 4, label %branch236
    i4 5, label %branch237
    i4 6, label %branch238
  ]" [Group_5/sample.c:1905]   --->   Operation 657 'switch' <Predicate = true> <Delay = 1.21>
ST_46 : Operation 658 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 658 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 659 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 659 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 660 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 660 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 661 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 661 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 662 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 662 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 663 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 663 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 664 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 664 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 665 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 665 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 666 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 666 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 667 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 667 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 668 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 668 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 669 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 669 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 670 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 670 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 671 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 672 [1/1] (1.75ns)   --->   "store float %sum_2_0_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 672 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 673 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1905]   --->   Operation 673 'br' <Predicate = false> <Delay = 0.00>
ST_46 : Operation 674 [1/1] (0.00ns)   --->   "%i_33_0_4 = or i64 %i, 3" [Group_5/sample.c:1891]   --->   Operation 674 'or' 'i_33_0_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 675 [1/1] (2.34ns)   --->   "%exitcond1_0_3 = icmp eq i64 %i_33_0_4, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 675 'icmp' 'exitcond1_0_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 676 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_3, label %43, label %20" [Group_5/sample.c:1891]   --->   Operation 676 'br' <Predicate = true> <Delay = 1.80>
ST_46 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_3)   --->   "%tmp_256 = shl i64 %i_33_0_4, 4" [Group_5/sample.c:1894]   --->   Operation 677 'shl' 'tmp_256' <Predicate = (!exitcond1_0_3)> <Delay = 0.00>
ST_46 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_3)   --->   "%tmp_257 = shl i64 %i_33_0_4, 2" [Group_5/sample.c:1894]   --->   Operation 678 'shl' 'tmp_257' <Predicate = (!exitcond1_0_3)> <Delay = 0.00>
ST_46 : Operation 679 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_3 = add i64 %tmp_256, %tmp_257" [Group_5/sample.c:1894]   --->   Operation 679 'add' 'inneridx_2_0_3' <Predicate = (!exitcond1_0_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 680 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 680 'br' <Predicate = (!exitcond1_0_3)> <Delay = 1.35>

State 47 <SV = 46> <Delay = 2.77>
ST_47 : Operation 681 [1/1] (0.00ns)   --->   "%j_2_0_3 = phi i8 [ 0, %20 ], [ %tmp_37_0_3, %22 ]" [Group_5/sample.c:1898]   --->   Operation 681 'phi' 'j_2_0_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 682 [1/1] (1.24ns)   --->   "%exitcond_0_3 = icmp eq i8 %j_2_0_3, -128" [Group_5/sample.c:1898]   --->   Operation 682 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 683 [1/1] (1.71ns)   --->   "%tmp_37_0_3 = add i8 %j_2_0_3, 1" [Group_5/sample.c:1898]   --->   Operation 683 'add' 'tmp_37_0_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 684 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %18, label %22" [Group_5/sample.c:1898]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 685 [1/1] (0.00ns)   --->   "%j_2_0_3_cast = zext i8 %j_2_0_3 to i64" [Group_5/sample.c:1898]   --->   Operation 685 'zext' 'j_2_0_3_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_47 : Operation 686 [1/1] (0.00ns)   --->   "%d_addr_65 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_3_cast" [Group_5/sample.c:1901]   --->   Operation 686 'getelementptr' 'd_addr_65' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_47 : Operation 687 [2/2] (2.77ns)   --->   "%d_load_65 = load float* %d_addr_65, align 4" [Group_5/sample.c:1901]   --->   Operation 687 'load' 'd_load_65' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 2.77>
ST_48 : Operation 688 [1/2] (2.77ns)   --->   "%d_load_65 = load float* %d_addr_65, align 4" [Group_5/sample.c:1901]   --->   Operation 688 'load' 'd_load_65' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 3.51>
ST_49 : Operation 689 [9/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 689 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.51>
ST_50 : Operation 690 [8/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 690 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.51>
ST_51 : Operation 691 [7/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 691 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.51>
ST_52 : Operation 692 [6/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 692 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.51>
ST_53 : Operation 693 [5/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 693 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.51>
ST_54 : Operation 694 [4/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 694 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.51>
ST_55 : Operation 695 [3/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 695 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.51>
ST_56 : Operation 696 [2/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 696 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.51>
ST_57 : Operation 697 [1/1] (0.00ns)   --->   "%sum_2_0_3 = phi float [ %sum_2_0_2, %20 ], [ %sum_4_0_3, %22 ]" [Group_5/sample.c:1903]   --->   Operation 697 'phi' 'sum_2_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 698 [1/1] (0.00ns)   --->   "%empty_229 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 698 'speclooptripcount' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 699 'specregionbegin' 'tmp_171' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 700 'specpipeline' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 701 [1/9] (3.51ns)   --->   "%sum_4_0_3 = fadd float %d_load_65, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 701 'fadd' 'sum_4_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 702 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_171)" [Group_5/sample.c:1904]   --->   Operation 702 'specregionend' 'empty_230' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 703 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1898]   --->   Operation 703 'br' <Predicate = (!exitcond_0_3)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 4.14>
ST_58 : Operation 704 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch231 [
    i4 0, label %branch224
    i4 1, label %branch225
    i4 2, label %branch226
    i4 3, label %branch227
    i4 4, label %branch228
    i4 5, label %branch229
    i4 6, label %branch230
  ]" [Group_5/sample.c:1905]   --->   Operation 704 'switch' <Predicate = true> <Delay = 1.21>
ST_58 : Operation 705 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 705 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 706 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 706 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 707 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 707 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 708 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 708 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 709 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 709 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 710 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 710 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 711 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 711 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 712 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 712 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 713 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 713 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 714 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 714 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 715 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 715 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 716 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 716 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 717 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 717 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 718 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 718 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 719 [1/1] (1.75ns)   --->   "store float %sum_2_0_3, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 719 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 720 [1/1] (0.00ns)   --->   "br label %19" [Group_5/sample.c:1905]   --->   Operation 720 'br' <Predicate = false> <Delay = 0.00>
ST_58 : Operation 721 [1/1] (0.00ns)   --->   "%i_33_0_5 = or i64 %i, 4" [Group_5/sample.c:1891]   --->   Operation 721 'or' 'i_33_0_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 722 [1/1] (2.34ns)   --->   "%exitcond1_0_4 = icmp eq i64 %i_33_0_5, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 722 'icmp' 'exitcond1_0_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 723 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_4, label %43, label %25" [Group_5/sample.c:1891]   --->   Operation 723 'br' <Predicate = true> <Delay = 1.80>
ST_58 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_4)   --->   "%tmp_258 = shl i64 %i_33_0_5, 4" [Group_5/sample.c:1894]   --->   Operation 724 'shl' 'tmp_258' <Predicate = (!exitcond1_0_4)> <Delay = 0.00>
ST_58 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_4)   --->   "%tmp_259 = shl i64 %i_33_0_5, 2" [Group_5/sample.c:1894]   --->   Operation 725 'shl' 'tmp_259' <Predicate = (!exitcond1_0_4)> <Delay = 0.00>
ST_58 : Operation 726 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_4 = add i64 %tmp_258, %tmp_259" [Group_5/sample.c:1894]   --->   Operation 726 'add' 'inneridx_2_0_4' <Predicate = (!exitcond1_0_4)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 727 [1/1] (1.35ns)   --->   "br label %26" [Group_5/sample.c:1898]   --->   Operation 727 'br' <Predicate = (!exitcond1_0_4)> <Delay = 1.35>

State 59 <SV = 58> <Delay = 2.77>
ST_59 : Operation 728 [1/1] (0.00ns)   --->   "%j_2_0_4 = phi i8 [ 0, %25 ], [ %tmp_37_0_4, %27 ]" [Group_5/sample.c:1898]   --->   Operation 728 'phi' 'j_2_0_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 729 [1/1] (1.24ns)   --->   "%exitcond_0_4 = icmp eq i8 %j_2_0_4, -128" [Group_5/sample.c:1898]   --->   Operation 729 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 730 [1/1] (1.71ns)   --->   "%tmp_37_0_4 = add i8 %j_2_0_4, 1" [Group_5/sample.c:1898]   --->   Operation 730 'add' 'tmp_37_0_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 731 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %23, label %27" [Group_5/sample.c:1898]   --->   Operation 731 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 732 [1/1] (0.00ns)   --->   "%j_2_0_4_cast = zext i8 %j_2_0_4 to i64" [Group_5/sample.c:1898]   --->   Operation 732 'zext' 'j_2_0_4_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_59 : Operation 733 [1/1] (0.00ns)   --->   "%d_addr_66 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_4_cast" [Group_5/sample.c:1901]   --->   Operation 733 'getelementptr' 'd_addr_66' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_59 : Operation 734 [2/2] (2.77ns)   --->   "%d_load_66 = load float* %d_addr_66, align 4" [Group_5/sample.c:1901]   --->   Operation 734 'load' 'd_load_66' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 60 <SV = 59> <Delay = 2.77>
ST_60 : Operation 735 [1/2] (2.77ns)   --->   "%d_load_66 = load float* %d_addr_66, align 4" [Group_5/sample.c:1901]   --->   Operation 735 'load' 'd_load_66' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 61 <SV = 60> <Delay = 3.51>
ST_61 : Operation 736 [9/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 736 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.51>
ST_62 : Operation 737 [8/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 737 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.51>
ST_63 : Operation 738 [7/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 738 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.51>
ST_64 : Operation 739 [6/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 739 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.51>
ST_65 : Operation 740 [5/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 740 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.51>
ST_66 : Operation 741 [4/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 741 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.51>
ST_67 : Operation 742 [3/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 742 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.51>
ST_68 : Operation 743 [2/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 743 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.51>
ST_69 : Operation 744 [1/1] (0.00ns)   --->   "%sum_2_0_4 = phi float [ %sum_2_0_3, %25 ], [ %sum_4_0_4, %27 ]" [Group_5/sample.c:1903]   --->   Operation 744 'phi' 'sum_2_0_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 745 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 745 'speclooptripcount' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 746 'specregionbegin' 'tmp_172' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 747 'specpipeline' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 748 [1/9] (3.51ns)   --->   "%sum_4_0_4 = fadd float %d_load_66, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 748 'fadd' 'sum_4_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 749 [1/1] (0.00ns)   --->   "%empty_232 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_172)" [Group_5/sample.c:1904]   --->   Operation 749 'specregionend' 'empty_232' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_69 : Operation 750 [1/1] (0.00ns)   --->   "br label %26" [Group_5/sample.c:1898]   --->   Operation 750 'br' <Predicate = (!exitcond_0_4)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 4.14>
ST_70 : Operation 751 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch223 [
    i4 0, label %branch216
    i4 1, label %branch217
    i4 2, label %branch218
    i4 3, label %branch219
    i4 4, label %branch220
    i4 5, label %branch221
    i4 6, label %branch222
  ]" [Group_5/sample.c:1905]   --->   Operation 751 'switch' <Predicate = true> <Delay = 1.21>
ST_70 : Operation 752 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 752 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 753 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 753 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 754 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 754 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 755 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 756 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 757 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 757 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 758 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 758 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 759 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 759 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 760 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 760 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 761 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 761 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 762 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 762 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 763 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 763 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 764 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 765 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 765 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 766 [1/1] (1.75ns)   --->   "store float %sum_2_0_4, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 766 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 767 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1905]   --->   Operation 767 'br' <Predicate = false> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "%i_33_0_6 = or i64 %i, 5" [Group_5/sample.c:1891]   --->   Operation 768 'or' 'i_33_0_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 769 [1/1] (2.34ns)   --->   "%exitcond1_0_5 = icmp eq i64 %i_33_0_6, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 769 'icmp' 'exitcond1_0_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 770 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_5, label %43, label %30" [Group_5/sample.c:1891]   --->   Operation 770 'br' <Predicate = true> <Delay = 1.80>
ST_70 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_5)   --->   "%tmp_260 = shl i64 %i_33_0_6, 4" [Group_5/sample.c:1894]   --->   Operation 771 'shl' 'tmp_260' <Predicate = (!exitcond1_0_5)> <Delay = 0.00>
ST_70 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_5)   --->   "%tmp_261 = shl i64 %i_33_0_6, 2" [Group_5/sample.c:1894]   --->   Operation 772 'shl' 'tmp_261' <Predicate = (!exitcond1_0_5)> <Delay = 0.00>
ST_70 : Operation 773 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_5 = add i64 %tmp_260, %tmp_261" [Group_5/sample.c:1894]   --->   Operation 773 'add' 'inneridx_2_0_5' <Predicate = (!exitcond1_0_5)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 774 [1/1] (1.35ns)   --->   "br label %31" [Group_5/sample.c:1898]   --->   Operation 774 'br' <Predicate = (!exitcond1_0_5)> <Delay = 1.35>

State 71 <SV = 70> <Delay = 2.77>
ST_71 : Operation 775 [1/1] (0.00ns)   --->   "%j_2_0_5 = phi i8 [ 0, %30 ], [ %tmp_37_0_5, %32 ]" [Group_5/sample.c:1898]   --->   Operation 775 'phi' 'j_2_0_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 776 [1/1] (1.24ns)   --->   "%exitcond_0_5 = icmp eq i8 %j_2_0_5, -128" [Group_5/sample.c:1898]   --->   Operation 776 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 777 [1/1] (1.71ns)   --->   "%tmp_37_0_5 = add i8 %j_2_0_5, 1" [Group_5/sample.c:1898]   --->   Operation 777 'add' 'tmp_37_0_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %28, label %32" [Group_5/sample.c:1898]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 779 [1/1] (0.00ns)   --->   "%j_2_0_5_cast = zext i8 %j_2_0_5 to i64" [Group_5/sample.c:1898]   --->   Operation 779 'zext' 'j_2_0_5_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_71 : Operation 780 [1/1] (0.00ns)   --->   "%d_addr_67 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_5_cast" [Group_5/sample.c:1901]   --->   Operation 780 'getelementptr' 'd_addr_67' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_71 : Operation 781 [2/2] (2.77ns)   --->   "%d_load_67 = load float* %d_addr_67, align 4" [Group_5/sample.c:1901]   --->   Operation 781 'load' 'd_load_67' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 72 <SV = 71> <Delay = 2.77>
ST_72 : Operation 782 [1/2] (2.77ns)   --->   "%d_load_67 = load float* %d_addr_67, align 4" [Group_5/sample.c:1901]   --->   Operation 782 'load' 'd_load_67' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 73 <SV = 72> <Delay = 3.51>
ST_73 : Operation 783 [9/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 783 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.51>
ST_74 : Operation 784 [8/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 784 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.51>
ST_75 : Operation 785 [7/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 785 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.51>
ST_76 : Operation 786 [6/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 786 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.51>
ST_77 : Operation 787 [5/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 787 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.51>
ST_78 : Operation 788 [4/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 788 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.51>
ST_79 : Operation 789 [3/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 789 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.51>
ST_80 : Operation 790 [2/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 790 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.51>
ST_81 : Operation 791 [1/1] (0.00ns)   --->   "%sum_2_0_5 = phi float [ %sum_2_0_4, %30 ], [ %sum_4_0_5, %32 ]" [Group_5/sample.c:1903]   --->   Operation 791 'phi' 'sum_2_0_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 792 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 792 'speclooptripcount' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 793 'specregionbegin' 'tmp_173' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 794 'specpipeline' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 795 [1/9] (3.51ns)   --->   "%sum_4_0_5 = fadd float %d_load_67, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 795 'fadd' 'sum_4_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 796 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_173)" [Group_5/sample.c:1904]   --->   Operation 796 'specregionend' 'empty_234' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_81 : Operation 797 [1/1] (0.00ns)   --->   "br label %31" [Group_5/sample.c:1898]   --->   Operation 797 'br' <Predicate = (!exitcond_0_5)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 4.14>
ST_82 : Operation 798 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch215 [
    i4 0, label %branch208
    i4 1, label %branch209
    i4 2, label %branch210
    i4 3, label %branch211
    i4 4, label %branch212
    i4 5, label %branch213
    i4 6, label %branch214
  ]" [Group_5/sample.c:1905]   --->   Operation 798 'switch' <Predicate = true> <Delay = 1.21>
ST_82 : Operation 799 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 799 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 800 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 800 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 801 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 801 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 802 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 802 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 803 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 803 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 804 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 804 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 805 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 805 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 806 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 806 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 807 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 807 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 808 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 808 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 809 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 809 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 810 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 810 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 811 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 811 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 812 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 813 [1/1] (1.75ns)   --->   "store float %sum_2_0_5, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 813 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 814 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1905]   --->   Operation 814 'br' <Predicate = false> <Delay = 0.00>
ST_82 : Operation 815 [1/1] (0.00ns)   --->   "%i_33_0_8 = or i64 %i, 6" [Group_5/sample.c:1891]   --->   Operation 815 'or' 'i_33_0_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 816 [1/1] (2.34ns)   --->   "%exitcond1_0_6 = icmp eq i64 %i_33_0_8, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 816 'icmp' 'exitcond1_0_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 817 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_6, label %43, label %35" [Group_5/sample.c:1891]   --->   Operation 817 'br' <Predicate = true> <Delay = 1.80>
ST_82 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_6)   --->   "%tmp_262 = shl i64 %i_33_0_8, 4" [Group_5/sample.c:1894]   --->   Operation 818 'shl' 'tmp_262' <Predicate = (!exitcond1_0_6)> <Delay = 0.00>
ST_82 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_6)   --->   "%tmp_263 = shl i64 %i_33_0_8, 2" [Group_5/sample.c:1894]   --->   Operation 819 'shl' 'tmp_263' <Predicate = (!exitcond1_0_6)> <Delay = 0.00>
ST_82 : Operation 820 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_6 = add i64 %tmp_262, %tmp_263" [Group_5/sample.c:1894]   --->   Operation 820 'add' 'inneridx_2_0_6' <Predicate = (!exitcond1_0_6)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 821 [1/1] (1.35ns)   --->   "br label %36" [Group_5/sample.c:1898]   --->   Operation 821 'br' <Predicate = (!exitcond1_0_6)> <Delay = 1.35>

State 83 <SV = 82> <Delay = 2.77>
ST_83 : Operation 822 [1/1] (0.00ns)   --->   "%j_2_0_6 = phi i8 [ 0, %35 ], [ %tmp_37_0_6, %37 ]" [Group_5/sample.c:1898]   --->   Operation 822 'phi' 'j_2_0_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 823 [1/1] (1.24ns)   --->   "%exitcond_0_6 = icmp eq i8 %j_2_0_6, -128" [Group_5/sample.c:1898]   --->   Operation 823 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 824 [1/1] (1.71ns)   --->   "%tmp_37_0_6 = add i8 %j_2_0_6, 1" [Group_5/sample.c:1898]   --->   Operation 824 'add' 'tmp_37_0_6' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 825 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %33, label %37" [Group_5/sample.c:1898]   --->   Operation 825 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 826 [1/1] (0.00ns)   --->   "%j_2_0_6_cast = zext i8 %j_2_0_6 to i64" [Group_5/sample.c:1898]   --->   Operation 826 'zext' 'j_2_0_6_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_83 : Operation 827 [1/1] (0.00ns)   --->   "%d_addr_68 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_6_cast" [Group_5/sample.c:1901]   --->   Operation 827 'getelementptr' 'd_addr_68' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_83 : Operation 828 [2/2] (2.77ns)   --->   "%d_load_68 = load float* %d_addr_68, align 4" [Group_5/sample.c:1901]   --->   Operation 828 'load' 'd_load_68' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 84 <SV = 83> <Delay = 2.77>
ST_84 : Operation 829 [1/2] (2.77ns)   --->   "%d_load_68 = load float* %d_addr_68, align 4" [Group_5/sample.c:1901]   --->   Operation 829 'load' 'd_load_68' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 85 <SV = 84> <Delay = 3.51>
ST_85 : Operation 830 [9/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 830 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.51>
ST_86 : Operation 831 [8/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 831 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.51>
ST_87 : Operation 832 [7/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 832 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.51>
ST_88 : Operation 833 [6/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 833 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.51>
ST_89 : Operation 834 [5/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 834 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.51>
ST_90 : Operation 835 [4/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 835 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.51>
ST_91 : Operation 836 [3/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 836 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.51>
ST_92 : Operation 837 [2/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 837 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.51>
ST_93 : Operation 838 [1/1] (0.00ns)   --->   "%sum_2_0_6 = phi float [ %sum_2_0_5, %35 ], [ %sum_4_0_6, %37 ]" [Group_5/sample.c:1903]   --->   Operation 838 'phi' 'sum_2_0_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 839 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 839 'speclooptripcount' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_174 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 840 'specregionbegin' 'tmp_174' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 841 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 841 'specpipeline' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 842 [1/9] (3.51ns)   --->   "%sum_4_0_6 = fadd float %d_load_68, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 842 'fadd' 'sum_4_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 843 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_174)" [Group_5/sample.c:1904]   --->   Operation 843 'specregionend' 'empty_236' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_93 : Operation 844 [1/1] (0.00ns)   --->   "br label %36" [Group_5/sample.c:1898]   --->   Operation 844 'br' <Predicate = (!exitcond_0_6)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 4.14>
ST_94 : Operation 845 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch207 [
    i4 0, label %branch200
    i4 1, label %branch201
    i4 2, label %branch202
    i4 3, label %branch203
    i4 4, label %branch204
    i4 5, label %branch205
    i4 6, label %branch206
  ]" [Group_5/sample.c:1905]   --->   Operation 845 'switch' <Predicate = true> <Delay = 1.21>
ST_94 : Operation 846 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 846 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 847 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 847 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 848 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 848 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 849 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 849 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 850 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 850 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 851 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 851 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 852 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 852 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 853 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 853 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 854 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 854 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 855 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 855 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 856 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 856 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 857 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 857 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 858 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 858 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 859 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 859 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 860 [1/1] (1.75ns)   --->   "store float %sum_2_0_6, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 860 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 861 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1905]   --->   Operation 861 'br' <Predicate = false> <Delay = 0.00>
ST_94 : Operation 862 [1/1] (0.00ns)   --->   "%i_33_0_9 = or i64 %i, 7" [Group_5/sample.c:1891]   --->   Operation 862 'or' 'i_33_0_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 863 [1/1] (2.34ns)   --->   "%exitcond1_0_7 = icmp eq i64 %i_33_0_9, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 863 'icmp' 'exitcond1_0_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 864 [1/1] (1.80ns)   --->   "br i1 %exitcond1_0_7, label %43, label %40" [Group_5/sample.c:1891]   --->   Operation 864 'br' <Predicate = true> <Delay = 1.80>
ST_94 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_7)   --->   "%tmp_267 = shl i64 %i_33_0_9, 4" [Group_5/sample.c:1894]   --->   Operation 865 'shl' 'tmp_267' <Predicate = (!exitcond1_0_7)> <Delay = 0.00>
ST_94 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_0_7)   --->   "%tmp_268 = shl i64 %i_33_0_9, 2" [Group_5/sample.c:1894]   --->   Operation 866 'shl' 'tmp_268' <Predicate = (!exitcond1_0_7)> <Delay = 0.00>
ST_94 : Operation 867 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_0_7 = add i64 %tmp_267, %tmp_268" [Group_5/sample.c:1894]   --->   Operation 867 'add' 'inneridx_2_0_7' <Predicate = (!exitcond1_0_7)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 868 [1/1] (1.35ns)   --->   "br label %41" [Group_5/sample.c:1898]   --->   Operation 868 'br' <Predicate = (!exitcond1_0_7)> <Delay = 1.35>

State 95 <SV = 94> <Delay = 2.77>
ST_95 : Operation 869 [1/1] (0.00ns)   --->   "%j_2_0_7 = phi i8 [ 0, %40 ], [ %tmp_37_0_7, %42 ]" [Group_5/sample.c:1898]   --->   Operation 869 'phi' 'j_2_0_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 870 [1/1] (1.24ns)   --->   "%exitcond_0_7 = icmp eq i8 %j_2_0_7, -128" [Group_5/sample.c:1898]   --->   Operation 870 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 871 [1/1] (1.71ns)   --->   "%tmp_37_0_7 = add i8 %j_2_0_7, 1" [Group_5/sample.c:1898]   --->   Operation 871 'add' 'tmp_37_0_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 872 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %38, label %42" [Group_5/sample.c:1898]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 873 [1/1] (0.00ns)   --->   "%j_2_0_7_cast = zext i8 %j_2_0_7 to i64" [Group_5/sample.c:1898]   --->   Operation 873 'zext' 'j_2_0_7_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_95 : Operation 874 [1/1] (0.00ns)   --->   "%d_addr_69 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_0_7_cast" [Group_5/sample.c:1901]   --->   Operation 874 'getelementptr' 'd_addr_69' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_95 : Operation 875 [2/2] (2.77ns)   --->   "%d_load_69 = load float* %d_addr_69, align 4" [Group_5/sample.c:1901]   --->   Operation 875 'load' 'd_load_69' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 96 <SV = 95> <Delay = 2.77>
ST_96 : Operation 876 [1/2] (2.77ns)   --->   "%d_load_69 = load float* %d_addr_69, align 4" [Group_5/sample.c:1901]   --->   Operation 876 'load' 'd_load_69' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 97 <SV = 96> <Delay = 3.51>
ST_97 : Operation 877 [9/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 877 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.51>
ST_98 : Operation 878 [8/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 878 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.51>
ST_99 : Operation 879 [7/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 879 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.51>
ST_100 : Operation 880 [6/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 880 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.51>
ST_101 : Operation 881 [5/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 881 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.51>
ST_102 : Operation 882 [4/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 882 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.51>
ST_103 : Operation 883 [3/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 883 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.51>
ST_104 : Operation 884 [2/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 884 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.51>
ST_105 : Operation 885 [1/1] (0.00ns)   --->   "%sum_2_0_7 = phi float [ %sum_2_0_6, %40 ], [ %sum_4_0_7, %42 ]" [Group_5/sample.c:1903]   --->   Operation 885 'phi' 'sum_2_0_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 886 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 886 'speclooptripcount' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 887 'specregionbegin' 'tmp_177' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 888 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 888 'specpipeline' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 889 [1/9] (3.51ns)   --->   "%sum_4_0_7 = fadd float %d_load_69, %tmp_36" [Group_5/sample.c:1903]   --->   Operation 889 'fadd' 'sum_4_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 890 [1/1] (0.00ns)   --->   "%empty_238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_177)" [Group_5/sample.c:1904]   --->   Operation 890 'specregionend' 'empty_238' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_105 : Operation 891 [1/1] (0.00ns)   --->   "br label %41" [Group_5/sample.c:1898]   --->   Operation 891 'br' <Predicate = (!exitcond_0_7)> <Delay = 0.00>

State 106 <SV = 105> <Delay = 1.75>
ST_106 : Operation 892 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]" [Group_5/sample.c:1905]   --->   Operation 892 'switch' <Predicate = true> <Delay = 1.21>
ST_106 : Operation 893 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 893 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 894 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 894 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 895 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 895 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 896 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 896 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 897 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 897 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 898 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 898 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 899 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 899 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 900 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 900 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 901 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 901 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 902 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 902 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 903 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 903 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 904 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 904 'br' <Predicate = false> <Delay = 0.00>
ST_106 : Operation 905 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 905 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 906 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 906 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 907 [1/1] (1.75ns)   --->   "store float %sum_2_0_7, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 907 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 908 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1905]   --->   Operation 908 'br' <Predicate = false> <Delay = 0.00>

State 107 <SV = 106> <Delay = 2.99>
ST_107 : Operation 909 [1/1] (2.99ns)   --->   "%i_33_0_7 = add i64 %i, 8" [Group_5/sample.c:1891]   --->   Operation 909 'add' 'i_33_0_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 910 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1891]   --->   Operation 910 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 94> <Delay = 1.77>
ST_108 : Operation 911 [1/1] (0.00ns)   --->   "%sum_1_lcssa = phi float [ %sum_1, %2 ], [ %sum_2, %4 ], [ %sum_2_0_1, %9 ], [ %sum_2_0_2, %14 ], [ %sum_2_0_3, %19 ], [ %sum_2_0_4, %24 ], [ %sum_2_0_5, %29 ], [ %sum_2_0_6, %34 ]" [Group_5/sample.c:1903]   --->   Operation 911 'phi' 'sum_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 912 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa = phi i64 [ %inneridx_1, %2 ], [ %inneridx_2, %4 ], [ %inneridx_2_0_1, %9 ], [ %inneridx_2_0_2, %14 ], [ %inneridx_2_0_3, %19 ], [ %inneridx_2_0_4, %24 ], [ %inneridx_2_0_5, %29 ], [ %inneridx_2_0_6, %34 ]" [Group_5/sample.c:1894]   --->   Operation 912 'phi' 'inneridx_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 913 [1/1] (0.00ns)   --->   "%j_1_lcssa = phi i9 [ %j_1, %2 ], [ 128, %4 ], [ 128, %9 ], [ 128, %14 ], [ 128, %19 ], [ 128, %24 ], [ 128, %29 ], [ 128, %34 ]"   --->   Operation 913 'phi' 'j_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_264 = trunc i64 %inneridx_1_lcssa to i9" [Group_5/sample.c:1886]   --->   Operation 914 'trunc' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 915 [1/1] (0.00ns)   --->   "%j_1_lcssa_cast_cast = zext i9 %j_1_lcssa to i13" [Group_5/sample.c:1886]   --->   Operation 915 'zext' 'j_1_lcssa_cast_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 916 [1/1] (0.00ns)   --->   "%k_2_s = or i5 %k, 1" [Group_5/sample.c:1886]   --->   Operation 916 'or' 'k_2_s' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 917 [1/1] (0.00ns)   --->   "%k_2_cast3 = zext i5 %k_2_s to i9" [Group_5/sample.c:1886]   --->   Operation 917 'zext' 'k_2_cast3' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc9)   --->   "%tmp_175 = or i3 %tmp_247, 1" [Group_5/sample.c:1886]   --->   Operation 918 'or' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc9)   --->   "%tmp_265 = trunc i64 %inneridx_1_lcssa to i3" [Group_5/sample.c:1894]   --->   Operation 919 'trunc' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 920 [1/1] (1.73ns)   --->   "%sum3_1 = add i9 %tmp_264, %k_2_cast3" [Group_5/sample.c:1886]   --->   Operation 920 'add' 'sum3_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 921 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc9 = add i3 %tmp_175, %tmp_265" [Group_5/sample.c:1886]   --->   Operation 921 'add' 'arrayNo_trunc9' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 922 [1/1] (0.00ns)   --->   "%newIndex7 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_1, i32 3, i32 8)" [Group_5/sample.c:1886]   --->   Operation 922 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_2_s, i7 0)" [Group_5/sample.c:1888]   --->   Operation 923 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_1_cast_cast = zext i12 %tmp_1 to i13" [Group_5/sample.c:1888]   --->   Operation 924 'zext' 'tmp_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_266 = trunc i9 %j_1_lcssa to i3"   --->   Operation 925 'trunc' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 926 [1/1] (1.77ns)   --->   "%sum6_1 = add i13 %tmp_1_cast_cast, %j_1_lcssa_cast_cast" [Group_5/sample.c:1888]   --->   Operation 926 'add' 'sum6_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 927 [1/1] (0.00ns)   --->   "%newIndex8 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_1, i32 3, i32 12)" [Group_5/sample.c:1888]   --->   Operation 927 'partselect' 'newIndex8' <Predicate = true> <Delay = 0.00>

State 109 <SV = 95> <Delay = 2.77>
ST_109 : Operation 928 [1/1] (0.00ns)   --->   "%newIndex28_cast = zext i10 %newIndex8 to i64" [Group_5/sample.c:1888]   --->   Operation 928 'zext' 'newIndex28_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 929 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_24 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 929 'getelementptr' 'dense_13_kernel_arra_24' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 930 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4" [Group_5/sample.c:1888]   --->   Operation 930 'load' 'dense_13_kernel_arra_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_109 : Operation 931 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_26 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 931 'getelementptr' 'dense_13_kernel_arra_26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 932 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4" [Group_5/sample.c:1888]   --->   Operation 932 'load' 'dense_13_kernel_arra_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_109 : Operation 933 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_28 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 933 'getelementptr' 'dense_13_kernel_arra_28' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 934 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4" [Group_5/sample.c:1888]   --->   Operation 934 'load' 'dense_13_kernel_arra_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_109 : Operation 935 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_30 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 935 'getelementptr' 'dense_13_kernel_arra_30' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 936 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4" [Group_5/sample.c:1888]   --->   Operation 936 'load' 'dense_13_kernel_arra_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_109 : Operation 937 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_32 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 937 'getelementptr' 'dense_13_kernel_arra_32' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 938 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4" [Group_5/sample.c:1888]   --->   Operation 938 'load' 'dense_13_kernel_arra_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 110 <SV = 96> <Delay = 4.31>
ST_110 : Operation 939 [1/1] (0.00ns)   --->   "%newIndex27_cast = zext i6 %newIndex7 to i64" [Group_5/sample.c:1886]   --->   Operation 939 'zext' 'newIndex27_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 940 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 940 'getelementptr' 'A_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 941 [2/2] (1.75ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 941 'load' 'A_0_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 942 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 942 'getelementptr' 'A_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 943 [2/2] (1.75ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 943 'load' 'A_1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 944 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 944 'getelementptr' 'A_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 945 [2/2] (1.75ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 945 'load' 'A_2_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 946 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 946 'getelementptr' 'A_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 947 [2/2] (1.75ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 947 'load' 'A_3_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 948 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 948 'getelementptr' 'A_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 949 [2/2] (1.75ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 949 'load' 'A_4_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 950 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 950 'getelementptr' 'A_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 951 [2/2] (1.75ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 951 'load' 'A_5_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 952 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 952 'getelementptr' 'A_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 953 [2/2] (1.75ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 953 'load' 'A_6_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 954 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex27_cast" [Group_5/sample.c:1886]   --->   Operation 954 'getelementptr' 'A_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 955 [2/2] (1.75ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 955 'load' 'A_7_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 956 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4" [Group_5/sample.c:1888]   --->   Operation 956 'load' 'dense_13_kernel_arra_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 957 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4" [Group_5/sample.c:1888]   --->   Operation 957 'load' 'dense_13_kernel_arra_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 958 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4" [Group_5/sample.c:1888]   --->   Operation 958 'load' 'dense_13_kernel_arra_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 959 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4" [Group_5/sample.c:1888]   --->   Operation 959 'load' 'dense_13_kernel_arra_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 960 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4" [Group_5/sample.c:1888]   --->   Operation 960 'load' 'dense_13_kernel_arra_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 961 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_34 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 961 'getelementptr' 'dense_13_kernel_arra_34' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 962 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4" [Group_5/sample.c:1888]   --->   Operation 962 'load' 'dense_13_kernel_arra_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 963 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_36 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 963 'getelementptr' 'dense_13_kernel_arra_36' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 964 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4" [Group_5/sample.c:1888]   --->   Operation 964 'load' 'dense_13_kernel_arra_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 965 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_38 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1888]   --->   Operation 965 'getelementptr' 'dense_13_kernel_arra_38' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 966 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4" [Group_5/sample.c:1888]   --->   Operation 966 'load' 'dense_13_kernel_arra_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_110 : Operation 967 [1/1] (1.00ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_266, 0"   --->   Operation 967 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %dense_13_kernel_arra_27, float %dense_13_kernel_arra_25" [Group_5/sample.c:1888]   --->   Operation 968 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 969 [1/1] (1.00ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_266, 1"   --->   Operation 969 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 970 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %dense_13_kernel_arra_29, float %sel_tmp1_i" [Group_5/sample.c:1888]   --->   Operation 970 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 971 [1/1] (1.00ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_266, 2"   --->   Operation 971 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %dense_13_kernel_arra_31, float %sel_tmp3_i" [Group_5/sample.c:1888]   --->   Operation 972 'select' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 973 [1/1] (1.00ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_266, 3"   --->   Operation 973 'icmp' 'sel_tmp6_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 974 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %dense_13_kernel_arra_33, float %sel_tmp5_i" [Group_5/sample.c:1888]   --->   Operation 974 'select' 'sel_tmp7_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 111 <SV = 97> <Delay = 4.31>
ST_111 : Operation 975 [1/1] (0.00ns)   --->   "%arrayNo4 = zext i3 %arrayNo_trunc9 to i64" [Group_5/sample.c:1886]   --->   Operation 975 'zext' 'arrayNo4' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 976 [1/2] (1.75ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 976 'load' 'A_0_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 977 [1/2] (1.75ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 977 'load' 'A_1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 978 [1/2] (1.75ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 978 'load' 'A_2_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 979 [1/2] (1.75ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 979 'load' 'A_3_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 980 [1/2] (1.75ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 980 'load' 'A_4_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 981 [1/2] (1.75ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 981 'load' 'A_5_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 982 [1/2] (1.75ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 982 'load' 'A_6_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 983 [1/2] (1.75ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [Group_5/sample.c:1886]   --->   Operation 983 'load' 'A_7_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 984 [1/1] (1.83ns)   --->   "%tmp_176 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_1, float %A_1_load_1, float %A_2_load_1, float %A_3_load_1, float %A_4_load_1, float %A_5_load_1, float %A_6_load_1, float %A_7_load_1, i64 %arrayNo4)" [Group_5/sample.c:1886]   --->   Operation 984 'mux' 'tmp_176' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 985 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4" [Group_5/sample.c:1888]   --->   Operation 985 'load' 'dense_13_kernel_arra_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 986 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4" [Group_5/sample.c:1888]   --->   Operation 986 'load' 'dense_13_kernel_arra_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 987 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4" [Group_5/sample.c:1888]   --->   Operation 987 'load' 'dense_13_kernel_arra_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 988 [1/1] (1.00ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_266, -4"   --->   Operation 988 'icmp' 'sel_tmp8_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %dense_13_kernel_arra_35, float %sel_tmp7_i" [Group_5/sample.c:1888]   --->   Operation 989 'select' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 990 [1/1] (1.00ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_266, -3"   --->   Operation 990 'icmp' 'sel_tmp10_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 991 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %dense_13_kernel_arra_37, float %sel_tmp9_i" [Group_5/sample.c:1888]   --->   Operation 991 'select' 'sel_tmp11_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 992 [1/1] (1.00ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_266, -2"   --->   Operation 992 'icmp' 'sel_tmp12_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 993 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %dense_13_kernel_arra_39, float %sel_tmp11_i" [Group_5/sample.c:1888]   --->   Operation 993 'select' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 112 <SV = 98> <Delay = 3.65>
ST_112 : Operation 994 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_176, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 994 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 99> <Delay = 3.65>
ST_113 : Operation 995 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_176, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 995 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 100> <Delay = 3.65>
ST_114 : Operation 996 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_176, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 996 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 101> <Delay = 3.65>
ST_115 : Operation 997 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_176, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 997 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 102> <Delay = 3.65>
ST_116 : Operation 998 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_176, %UnifiedRetVal_i" [Group_5/sample.c:1903]   --->   Operation 998 'fmul' 'tmp_36_1' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 999 [1/1] (1.35ns)   --->   "br label %45" [Group_5/sample.c:1891]   --->   Operation 999 'br' <Predicate = true> <Delay = 1.35>

State 117 <SV = 103> <Delay = 4.14>
ST_117 : Operation 1000 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ 0, %43 ], [ %i_33_1_7, %82 ]" [Group_5/sample.c:1891]   --->   Operation 1000 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1001 [1/1] (0.00ns)   --->   "%j_1_1 = phi i9 [ %j_1_lcssa, %43 ], [ 128, %82 ]"   --->   Operation 1001 'phi' 'j_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1002 [1/1] (0.00ns)   --->   "%inneridx_1_1 = phi i64 [ %inneridx_1_lcssa, %43 ], [ %inneridx_2_1_7, %82 ]" [Group_5/sample.c:1894]   --->   Operation 1002 'phi' 'inneridx_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1003 [1/1] (0.00ns)   --->   "%sum_1_1 = phi float [ %sum_1_lcssa, %43 ], [ %sum_2_1_7, %82 ]" [Group_5/sample.c:1903]   --->   Operation 1003 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1004 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_1, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1004 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1005 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1, label %86, label %48" [Group_5/sample.c:1891]   --->   Operation 1005 'br' <Predicate = true> <Delay = 1.80>
ST_117 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1)   --->   "%tmp_269 = shl i64 %i_1, 4" [Group_5/sample.c:1894]   --->   Operation 1006 'shl' 'tmp_269' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_117 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1)   --->   "%tmp_270 = shl i64 %i_1, 2" [Group_5/sample.c:1894]   --->   Operation 1007 'shl' 'tmp_270' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_117 : Operation 1008 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1 = add i64 %tmp_269, %tmp_270" [Group_5/sample.c:1894]   --->   Operation 1008 'add' 'inneridx_2_1' <Predicate = (!exitcond1_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1009 [1/1] (1.35ns)   --->   "br label %49" [Group_5/sample.c:1898]   --->   Operation 1009 'br' <Predicate = (!exitcond1_1)> <Delay = 1.35>

State 118 <SV = 104> <Delay = 2.77>
ST_118 : Operation 1010 [1/1] (0.00ns)   --->   "%j_2_1 = phi i8 [ 0, %48 ], [ %tmp_37_1, %50 ]" [Group_5/sample.c:1898]   --->   Operation 1010 'phi' 'j_2_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1011 [1/1] (1.24ns)   --->   "%exitcond_1 = icmp eq i8 %j_2_1, -128" [Group_5/sample.c:1898]   --->   Operation 1011 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1012 [1/1] (1.71ns)   --->   "%tmp_37_1 = add i8 %j_2_1, 1" [Group_5/sample.c:1898]   --->   Operation 1012 'add' 'tmp_37_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1013 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %46, label %50" [Group_5/sample.c:1898]   --->   Operation 1013 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1014 [1/1] (0.00ns)   --->   "%j_2_1_cast = zext i8 %j_2_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1014 'zext' 'j_2_1_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_118 : Operation 1015 [1/1] (0.00ns)   --->   "%d_addr_70 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_cast" [Group_5/sample.c:1901]   --->   Operation 1015 'getelementptr' 'd_addr_70' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_118 : Operation 1016 [2/2] (2.77ns)   --->   "%d_load_70 = load float* %d_addr_70, align 4" [Group_5/sample.c:1901]   --->   Operation 1016 'load' 'd_load_70' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 119 <SV = 105> <Delay = 2.77>
ST_119 : Operation 1017 [1/2] (2.77ns)   --->   "%d_load_70 = load float* %d_addr_70, align 4" [Group_5/sample.c:1901]   --->   Operation 1017 'load' 'd_load_70' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 120 <SV = 106> <Delay = 3.51>
ST_120 : Operation 1018 [9/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1018 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 107> <Delay = 3.51>
ST_121 : Operation 1019 [8/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1019 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 108> <Delay = 3.51>
ST_122 : Operation 1020 [7/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1020 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 109> <Delay = 3.51>
ST_123 : Operation 1021 [6/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1021 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 110> <Delay = 3.51>
ST_124 : Operation 1022 [5/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1022 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 111> <Delay = 3.51>
ST_125 : Operation 1023 [4/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1023 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 112> <Delay = 3.51>
ST_126 : Operation 1024 [3/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1024 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 113> <Delay = 3.51>
ST_127 : Operation 1025 [2/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1025 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 114> <Delay = 3.51>
ST_128 : Operation 1026 [1/1] (0.00ns)   --->   "%sum_2_1 = phi float [ %sum_1_1, %48 ], [ %sum_4_1, %50 ]" [Group_5/sample.c:1903]   --->   Operation 1026 'phi' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1027 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1027 'speclooptripcount' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1028 'specregionbegin' 'tmp_178' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1029 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1029 'specpipeline' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1030 [1/9] (3.51ns)   --->   "%sum_4_1 = fadd float %d_load_70, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1030 'fadd' 'sum_4_1' <Predicate = (!exitcond_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1031 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_178)" [Group_5/sample.c:1904]   --->   Operation 1031 'specregionend' 'empty_240' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_128 : Operation 1032 [1/1] (0.00ns)   --->   "br label %49" [Group_5/sample.c:1898]   --->   Operation 1032 'br' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 129 <SV = 115> <Delay = 4.14>
ST_129 : Operation 1033 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch191 [
    i4 0, label %branch184
    i4 1, label %branch185
    i4 2, label %branch186
    i4 3, label %branch187
    i4 4, label %branch188
    i4 5, label %branch189
    i4 6, label %branch190
  ]" [Group_5/sample.c:1905]   --->   Operation 1033 'switch' <Predicate = true> <Delay = 1.21>
ST_129 : Operation 1034 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1034 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1035 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1035 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1036 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1036 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1037 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1037 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1038 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1038 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1039 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1039 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1040 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1040 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1041 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1041 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1042 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1042 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1043 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1043 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1044 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1044 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1045 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1045 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1046 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1046 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1047 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1047 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1048 [1/1] (1.75ns)   --->   "store float %sum_2_1, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1048 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 1049 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1905]   --->   Operation 1049 'br' <Predicate = false> <Delay = 0.00>
ST_129 : Operation 1050 [1/1] (0.00ns)   --->   "%i_33_1_s = or i64 %i_1, 1" [Group_5/sample.c:1891]   --->   Operation 1050 'or' 'i_33_1_s' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1051 [1/1] (2.34ns)   --->   "%exitcond1_1_1 = icmp eq i64 %i_33_1_s, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1051 'icmp' 'exitcond1_1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1052 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_1, label %86, label %53" [Group_5/sample.c:1891]   --->   Operation 1052 'br' <Predicate = true> <Delay = 1.80>
ST_129 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_1)   --->   "%tmp_271 = shl i64 %i_33_1_s, 4" [Group_5/sample.c:1894]   --->   Operation 1053 'shl' 'tmp_271' <Predicate = (!exitcond1_1_1)> <Delay = 0.00>
ST_129 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_1)   --->   "%tmp_272 = shl i64 %i_33_1_s, 2" [Group_5/sample.c:1894]   --->   Operation 1054 'shl' 'tmp_272' <Predicate = (!exitcond1_1_1)> <Delay = 0.00>
ST_129 : Operation 1055 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_1 = add i64 %tmp_271, %tmp_272" [Group_5/sample.c:1894]   --->   Operation 1055 'add' 'inneridx_2_1_1' <Predicate = (!exitcond1_1_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1056 [1/1] (1.35ns)   --->   "br label %54" [Group_5/sample.c:1898]   --->   Operation 1056 'br' <Predicate = (!exitcond1_1_1)> <Delay = 1.35>

State 130 <SV = 116> <Delay = 2.77>
ST_130 : Operation 1057 [1/1] (0.00ns)   --->   "%j_2_1_1 = phi i8 [ 0, %53 ], [ %tmp_37_1_1, %55 ]" [Group_5/sample.c:1898]   --->   Operation 1057 'phi' 'j_2_1_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1058 [1/1] (1.24ns)   --->   "%exitcond_1_1 = icmp eq i8 %j_2_1_1, -128" [Group_5/sample.c:1898]   --->   Operation 1058 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1059 [1/1] (1.71ns)   --->   "%tmp_37_1_1 = add i8 %j_2_1_1, 1" [Group_5/sample.c:1898]   --->   Operation 1059 'add' 'tmp_37_1_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1060 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %51, label %55" [Group_5/sample.c:1898]   --->   Operation 1060 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1061 [1/1] (0.00ns)   --->   "%j_2_1_1_cast = zext i8 %j_2_1_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1061 'zext' 'j_2_1_1_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_130 : Operation 1062 [1/1] (0.00ns)   --->   "%d_addr_71 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_1_cast" [Group_5/sample.c:1901]   --->   Operation 1062 'getelementptr' 'd_addr_71' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_130 : Operation 1063 [2/2] (2.77ns)   --->   "%d_load_71 = load float* %d_addr_71, align 4" [Group_5/sample.c:1901]   --->   Operation 1063 'load' 'd_load_71' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 131 <SV = 117> <Delay = 2.77>
ST_131 : Operation 1064 [1/2] (2.77ns)   --->   "%d_load_71 = load float* %d_addr_71, align 4" [Group_5/sample.c:1901]   --->   Operation 1064 'load' 'd_load_71' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 132 <SV = 118> <Delay = 3.51>
ST_132 : Operation 1065 [9/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1065 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 119> <Delay = 3.51>
ST_133 : Operation 1066 [8/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1066 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 120> <Delay = 3.51>
ST_134 : Operation 1067 [7/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1067 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 121> <Delay = 3.51>
ST_135 : Operation 1068 [6/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1068 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 122> <Delay = 3.51>
ST_136 : Operation 1069 [5/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1069 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 123> <Delay = 3.51>
ST_137 : Operation 1070 [4/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1070 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 124> <Delay = 3.51>
ST_138 : Operation 1071 [3/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1071 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 125> <Delay = 3.51>
ST_139 : Operation 1072 [2/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1072 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 126> <Delay = 3.51>
ST_140 : Operation 1073 [1/1] (0.00ns)   --->   "%sum_2_1_1 = phi float [ %sum_2_1, %53 ], [ %sum_4_1_1, %55 ]" [Group_5/sample.c:1903]   --->   Operation 1073 'phi' 'sum_2_1_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1074 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1074 'speclooptripcount' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_179 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1075 'specregionbegin' 'tmp_179' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1076 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1076 'specpipeline' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1077 [1/9] (3.51ns)   --->   "%sum_4_1_1 = fadd float %d_load_71, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1077 'fadd' 'sum_4_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1078 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_179)" [Group_5/sample.c:1904]   --->   Operation 1078 'specregionend' 'empty_242' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_140 : Operation 1079 [1/1] (0.00ns)   --->   "br label %54" [Group_5/sample.c:1898]   --->   Operation 1079 'br' <Predicate = (!exitcond_1_1)> <Delay = 0.00>

State 141 <SV = 127> <Delay = 4.14>
ST_141 : Operation 1080 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch183 [
    i4 0, label %branch176
    i4 1, label %branch177
    i4 2, label %branch178
    i4 3, label %branch179
    i4 4, label %branch180
    i4 5, label %branch181
    i4 6, label %branch182
  ]" [Group_5/sample.c:1905]   --->   Operation 1080 'switch' <Predicate = true> <Delay = 1.21>
ST_141 : Operation 1081 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1081 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1082 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1082 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1083 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1083 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1084 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1084 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1085 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1085 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1086 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1086 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1087 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1087 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1088 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1088 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1089 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1089 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1090 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1090 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1091 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1091 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1092 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1092 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1093 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1093 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1094 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1094 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1095 [1/1] (1.75ns)   --->   "store float %sum_2_1_1, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1095 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1096 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1905]   --->   Operation 1096 'br' <Predicate = false> <Delay = 0.00>
ST_141 : Operation 1097 [1/1] (0.00ns)   --->   "%i_33_1_3 = or i64 %i_1, 2" [Group_5/sample.c:1891]   --->   Operation 1097 'or' 'i_33_1_3' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1098 [1/1] (2.34ns)   --->   "%exitcond1_1_2 = icmp eq i64 %i_33_1_3, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1098 'icmp' 'exitcond1_1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1099 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_2, label %86, label %58" [Group_5/sample.c:1891]   --->   Operation 1099 'br' <Predicate = true> <Delay = 1.80>
ST_141 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_2)   --->   "%tmp_273 = shl i64 %i_33_1_3, 4" [Group_5/sample.c:1894]   --->   Operation 1100 'shl' 'tmp_273' <Predicate = (!exitcond1_1_2)> <Delay = 0.00>
ST_141 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_2)   --->   "%tmp_274 = shl i64 %i_33_1_3, 2" [Group_5/sample.c:1894]   --->   Operation 1101 'shl' 'tmp_274' <Predicate = (!exitcond1_1_2)> <Delay = 0.00>
ST_141 : Operation 1102 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_2 = add i64 %tmp_273, %tmp_274" [Group_5/sample.c:1894]   --->   Operation 1102 'add' 'inneridx_2_1_2' <Predicate = (!exitcond1_1_2)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1103 [1/1] (1.35ns)   --->   "br label %59" [Group_5/sample.c:1898]   --->   Operation 1103 'br' <Predicate = (!exitcond1_1_2)> <Delay = 1.35>

State 142 <SV = 128> <Delay = 2.77>
ST_142 : Operation 1104 [1/1] (0.00ns)   --->   "%j_2_1_2 = phi i8 [ 0, %58 ], [ %tmp_37_1_2, %60 ]" [Group_5/sample.c:1898]   --->   Operation 1104 'phi' 'j_2_1_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1105 [1/1] (1.24ns)   --->   "%exitcond_1_2 = icmp eq i8 %j_2_1_2, -128" [Group_5/sample.c:1898]   --->   Operation 1105 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1106 [1/1] (1.71ns)   --->   "%tmp_37_1_2 = add i8 %j_2_1_2, 1" [Group_5/sample.c:1898]   --->   Operation 1106 'add' 'tmp_37_1_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1107 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %56, label %60" [Group_5/sample.c:1898]   --->   Operation 1107 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1108 [1/1] (0.00ns)   --->   "%j_2_1_2_cast = zext i8 %j_2_1_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1108 'zext' 'j_2_1_2_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_142 : Operation 1109 [1/1] (0.00ns)   --->   "%d_addr_72 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_2_cast" [Group_5/sample.c:1901]   --->   Operation 1109 'getelementptr' 'd_addr_72' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_142 : Operation 1110 [2/2] (2.77ns)   --->   "%d_load_72 = load float* %d_addr_72, align 4" [Group_5/sample.c:1901]   --->   Operation 1110 'load' 'd_load_72' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 143 <SV = 129> <Delay = 2.77>
ST_143 : Operation 1111 [1/2] (2.77ns)   --->   "%d_load_72 = load float* %d_addr_72, align 4" [Group_5/sample.c:1901]   --->   Operation 1111 'load' 'd_load_72' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 144 <SV = 130> <Delay = 3.51>
ST_144 : Operation 1112 [9/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1112 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 131> <Delay = 3.51>
ST_145 : Operation 1113 [8/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1113 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 132> <Delay = 3.51>
ST_146 : Operation 1114 [7/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1114 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 133> <Delay = 3.51>
ST_147 : Operation 1115 [6/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1115 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 134> <Delay = 3.51>
ST_148 : Operation 1116 [5/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1116 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 135> <Delay = 3.51>
ST_149 : Operation 1117 [4/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1117 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 136> <Delay = 3.51>
ST_150 : Operation 1118 [3/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1118 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 137> <Delay = 3.51>
ST_151 : Operation 1119 [2/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1119 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 138> <Delay = 3.51>
ST_152 : Operation 1120 [1/1] (0.00ns)   --->   "%sum_2_1_2 = phi float [ %sum_2_1_1, %58 ], [ %sum_4_1_2, %60 ]" [Group_5/sample.c:1903]   --->   Operation 1120 'phi' 'sum_2_1_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1121 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1121 'speclooptripcount' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_180 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1122 'specregionbegin' 'tmp_180' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1123 'specpipeline' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1124 [1/9] (3.51ns)   --->   "%sum_4_1_2 = fadd float %d_load_72, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1124 'fadd' 'sum_4_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1125 [1/1] (0.00ns)   --->   "%empty_244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_180)" [Group_5/sample.c:1904]   --->   Operation 1125 'specregionend' 'empty_244' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_152 : Operation 1126 [1/1] (0.00ns)   --->   "br label %59" [Group_5/sample.c:1898]   --->   Operation 1126 'br' <Predicate = (!exitcond_1_2)> <Delay = 0.00>

State 153 <SV = 139> <Delay = 4.14>
ST_153 : Operation 1127 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch175 [
    i4 0, label %branch168
    i4 1, label %branch169
    i4 2, label %branch170
    i4 3, label %branch171
    i4 4, label %branch172
    i4 5, label %branch173
    i4 6, label %branch174
  ]" [Group_5/sample.c:1905]   --->   Operation 1127 'switch' <Predicate = true> <Delay = 1.21>
ST_153 : Operation 1128 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1128 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1129 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1129 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1130 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1130 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1131 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1131 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1132 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1132 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1133 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1133 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1134 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1134 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1135 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1135 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1136 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1136 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1137 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1137 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1138 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1138 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1139 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1139 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1140 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1140 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1141 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1141 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1142 [1/1] (1.75ns)   --->   "store float %sum_2_1_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1142 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 1143 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1905]   --->   Operation 1143 'br' <Predicate = false> <Delay = 0.00>
ST_153 : Operation 1144 [1/1] (0.00ns)   --->   "%i_33_1_4 = or i64 %i_1, 3" [Group_5/sample.c:1891]   --->   Operation 1144 'or' 'i_33_1_4' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1145 [1/1] (2.34ns)   --->   "%exitcond1_1_3 = icmp eq i64 %i_33_1_4, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1145 'icmp' 'exitcond1_1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1146 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_3, label %86, label %63" [Group_5/sample.c:1891]   --->   Operation 1146 'br' <Predicate = true> <Delay = 1.80>
ST_153 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_3)   --->   "%tmp_275 = shl i64 %i_33_1_4, 4" [Group_5/sample.c:1894]   --->   Operation 1147 'shl' 'tmp_275' <Predicate = (!exitcond1_1_3)> <Delay = 0.00>
ST_153 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_3)   --->   "%tmp_276 = shl i64 %i_33_1_4, 2" [Group_5/sample.c:1894]   --->   Operation 1148 'shl' 'tmp_276' <Predicate = (!exitcond1_1_3)> <Delay = 0.00>
ST_153 : Operation 1149 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_3 = add i64 %tmp_275, %tmp_276" [Group_5/sample.c:1894]   --->   Operation 1149 'add' 'inneridx_2_1_3' <Predicate = (!exitcond1_1_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1150 [1/1] (1.35ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 1150 'br' <Predicate = (!exitcond1_1_3)> <Delay = 1.35>

State 154 <SV = 140> <Delay = 2.77>
ST_154 : Operation 1151 [1/1] (0.00ns)   --->   "%j_2_1_3 = phi i8 [ 0, %63 ], [ %tmp_37_1_3, %65 ]" [Group_5/sample.c:1898]   --->   Operation 1151 'phi' 'j_2_1_3' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1152 [1/1] (1.24ns)   --->   "%exitcond_1_3 = icmp eq i8 %j_2_1_3, -128" [Group_5/sample.c:1898]   --->   Operation 1152 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1153 [1/1] (1.71ns)   --->   "%tmp_37_1_3 = add i8 %j_2_1_3, 1" [Group_5/sample.c:1898]   --->   Operation 1153 'add' 'tmp_37_1_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1154 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %61, label %65" [Group_5/sample.c:1898]   --->   Operation 1154 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1155 [1/1] (0.00ns)   --->   "%j_2_1_3_cast = zext i8 %j_2_1_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1155 'zext' 'j_2_1_3_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_154 : Operation 1156 [1/1] (0.00ns)   --->   "%d_addr_73 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_3_cast" [Group_5/sample.c:1901]   --->   Operation 1156 'getelementptr' 'd_addr_73' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_154 : Operation 1157 [2/2] (2.77ns)   --->   "%d_load_73 = load float* %d_addr_73, align 4" [Group_5/sample.c:1901]   --->   Operation 1157 'load' 'd_load_73' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 155 <SV = 141> <Delay = 2.77>
ST_155 : Operation 1158 [1/2] (2.77ns)   --->   "%d_load_73 = load float* %d_addr_73, align 4" [Group_5/sample.c:1901]   --->   Operation 1158 'load' 'd_load_73' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 156 <SV = 142> <Delay = 3.51>
ST_156 : Operation 1159 [9/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1159 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 143> <Delay = 3.51>
ST_157 : Operation 1160 [8/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1160 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 144> <Delay = 3.51>
ST_158 : Operation 1161 [7/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1161 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 145> <Delay = 3.51>
ST_159 : Operation 1162 [6/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1162 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 146> <Delay = 3.51>
ST_160 : Operation 1163 [5/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1163 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 147> <Delay = 3.51>
ST_161 : Operation 1164 [4/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1164 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 148> <Delay = 3.51>
ST_162 : Operation 1165 [3/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1165 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 149> <Delay = 3.51>
ST_163 : Operation 1166 [2/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1166 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 150> <Delay = 3.51>
ST_164 : Operation 1167 [1/1] (0.00ns)   --->   "%sum_2_1_3 = phi float [ %sum_2_1_2, %63 ], [ %sum_4_1_3, %65 ]" [Group_5/sample.c:1903]   --->   Operation 1167 'phi' 'sum_2_1_3' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1168 [1/1] (0.00ns)   --->   "%empty_245 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1168 'speclooptripcount' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_181 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1169 'specregionbegin' 'tmp_181' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1170 'specpipeline' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1171 [1/9] (3.51ns)   --->   "%sum_4_1_3 = fadd float %d_load_73, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1171 'fadd' 'sum_4_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1172 [1/1] (0.00ns)   --->   "%empty_246 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_181)" [Group_5/sample.c:1904]   --->   Operation 1172 'specregionend' 'empty_246' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_164 : Operation 1173 [1/1] (0.00ns)   --->   "br label %64" [Group_5/sample.c:1898]   --->   Operation 1173 'br' <Predicate = (!exitcond_1_3)> <Delay = 0.00>

State 165 <SV = 151> <Delay = 4.14>
ST_165 : Operation 1174 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]" [Group_5/sample.c:1905]   --->   Operation 1174 'switch' <Predicate = true> <Delay = 1.21>
ST_165 : Operation 1175 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1175 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1176 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1176 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1177 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1177 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1178 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1178 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1179 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1179 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1180 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1180 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1181 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1181 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1182 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1182 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1183 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1183 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1184 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1184 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1185 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1185 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1186 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1186 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1187 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1187 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1188 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1188 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1189 [1/1] (1.75ns)   --->   "store float %sum_2_1_3, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1189 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 1190 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1905]   --->   Operation 1190 'br' <Predicate = false> <Delay = 0.00>
ST_165 : Operation 1191 [1/1] (0.00ns)   --->   "%i_33_1_5 = or i64 %i_1, 4" [Group_5/sample.c:1891]   --->   Operation 1191 'or' 'i_33_1_5' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1192 [1/1] (2.34ns)   --->   "%exitcond1_1_4 = icmp eq i64 %i_33_1_5, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1192 'icmp' 'exitcond1_1_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1193 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_4, label %86, label %68" [Group_5/sample.c:1891]   --->   Operation 1193 'br' <Predicate = true> <Delay = 1.80>
ST_165 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_4)   --->   "%tmp_277 = shl i64 %i_33_1_5, 4" [Group_5/sample.c:1894]   --->   Operation 1194 'shl' 'tmp_277' <Predicate = (!exitcond1_1_4)> <Delay = 0.00>
ST_165 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_4)   --->   "%tmp_278 = shl i64 %i_33_1_5, 2" [Group_5/sample.c:1894]   --->   Operation 1195 'shl' 'tmp_278' <Predicate = (!exitcond1_1_4)> <Delay = 0.00>
ST_165 : Operation 1196 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_4 = add i64 %tmp_277, %tmp_278" [Group_5/sample.c:1894]   --->   Operation 1196 'add' 'inneridx_2_1_4' <Predicate = (!exitcond1_1_4)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1197 [1/1] (1.35ns)   --->   "br label %69" [Group_5/sample.c:1898]   --->   Operation 1197 'br' <Predicate = (!exitcond1_1_4)> <Delay = 1.35>

State 166 <SV = 152> <Delay = 2.77>
ST_166 : Operation 1198 [1/1] (0.00ns)   --->   "%j_2_1_4 = phi i8 [ 0, %68 ], [ %tmp_37_1_4, %70 ]" [Group_5/sample.c:1898]   --->   Operation 1198 'phi' 'j_2_1_4' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1199 [1/1] (1.24ns)   --->   "%exitcond_1_4 = icmp eq i8 %j_2_1_4, -128" [Group_5/sample.c:1898]   --->   Operation 1199 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1200 [1/1] (1.71ns)   --->   "%tmp_37_1_4 = add i8 %j_2_1_4, 1" [Group_5/sample.c:1898]   --->   Operation 1200 'add' 'tmp_37_1_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1201 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %66, label %70" [Group_5/sample.c:1898]   --->   Operation 1201 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1202 [1/1] (0.00ns)   --->   "%j_2_1_4_cast = zext i8 %j_2_1_4 to i64" [Group_5/sample.c:1898]   --->   Operation 1202 'zext' 'j_2_1_4_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_166 : Operation 1203 [1/1] (0.00ns)   --->   "%d_addr_74 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_4_cast" [Group_5/sample.c:1901]   --->   Operation 1203 'getelementptr' 'd_addr_74' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_166 : Operation 1204 [2/2] (2.77ns)   --->   "%d_load_74 = load float* %d_addr_74, align 4" [Group_5/sample.c:1901]   --->   Operation 1204 'load' 'd_load_74' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 167 <SV = 153> <Delay = 2.77>
ST_167 : Operation 1205 [1/2] (2.77ns)   --->   "%d_load_74 = load float* %d_addr_74, align 4" [Group_5/sample.c:1901]   --->   Operation 1205 'load' 'd_load_74' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 168 <SV = 154> <Delay = 3.51>
ST_168 : Operation 1206 [9/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1206 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 155> <Delay = 3.51>
ST_169 : Operation 1207 [8/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1207 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 156> <Delay = 3.51>
ST_170 : Operation 1208 [7/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1208 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 157> <Delay = 3.51>
ST_171 : Operation 1209 [6/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1209 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 158> <Delay = 3.51>
ST_172 : Operation 1210 [5/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1210 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 159> <Delay = 3.51>
ST_173 : Operation 1211 [4/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1211 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 160> <Delay = 3.51>
ST_174 : Operation 1212 [3/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1212 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 161> <Delay = 3.51>
ST_175 : Operation 1213 [2/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1213 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 162> <Delay = 3.51>
ST_176 : Operation 1214 [1/1] (0.00ns)   --->   "%sum_2_1_4 = phi float [ %sum_2_1_3, %68 ], [ %sum_4_1_4, %70 ]" [Group_5/sample.c:1903]   --->   Operation 1214 'phi' 'sum_2_1_4' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1215 [1/1] (0.00ns)   --->   "%empty_247 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1215 'speclooptripcount' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1216 'specregionbegin' 'tmp_182' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1217 'specpipeline' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1218 [1/9] (3.51ns)   --->   "%sum_4_1_4 = fadd float %d_load_74, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1218 'fadd' 'sum_4_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1219 [1/1] (0.00ns)   --->   "%empty_248 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_182)" [Group_5/sample.c:1904]   --->   Operation 1219 'specregionend' 'empty_248' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_176 : Operation 1220 [1/1] (0.00ns)   --->   "br label %69" [Group_5/sample.c:1898]   --->   Operation 1220 'br' <Predicate = (!exitcond_1_4)> <Delay = 0.00>

State 177 <SV = 163> <Delay = 4.14>
ST_177 : Operation 1221 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch159 [
    i4 0, label %branch152
    i4 1, label %branch153
    i4 2, label %branch154
    i4 3, label %branch155
    i4 4, label %branch156
    i4 5, label %branch157
    i4 6, label %branch158
  ]" [Group_5/sample.c:1905]   --->   Operation 1221 'switch' <Predicate = true> <Delay = 1.21>
ST_177 : Operation 1222 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1222 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1223 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1223 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1224 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1224 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1225 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1225 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1226 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1226 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1227 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1227 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1228 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1228 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1229 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1229 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1230 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1230 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1231 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1231 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1232 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1232 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1233 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1233 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1234 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1234 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1235 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1235 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1236 [1/1] (1.75ns)   --->   "store float %sum_2_1_4, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1236 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1237 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1905]   --->   Operation 1237 'br' <Predicate = false> <Delay = 0.00>
ST_177 : Operation 1238 [1/1] (0.00ns)   --->   "%i_33_1_6 = or i64 %i_1, 5" [Group_5/sample.c:1891]   --->   Operation 1238 'or' 'i_33_1_6' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1239 [1/1] (2.34ns)   --->   "%exitcond1_1_5 = icmp eq i64 %i_33_1_6, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1239 'icmp' 'exitcond1_1_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1240 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_5, label %86, label %73" [Group_5/sample.c:1891]   --->   Operation 1240 'br' <Predicate = true> <Delay = 1.80>
ST_177 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_5)   --->   "%tmp_279 = shl i64 %i_33_1_6, 4" [Group_5/sample.c:1894]   --->   Operation 1241 'shl' 'tmp_279' <Predicate = (!exitcond1_1_5)> <Delay = 0.00>
ST_177 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_5)   --->   "%tmp_280 = shl i64 %i_33_1_6, 2" [Group_5/sample.c:1894]   --->   Operation 1242 'shl' 'tmp_280' <Predicate = (!exitcond1_1_5)> <Delay = 0.00>
ST_177 : Operation 1243 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_5 = add i64 %tmp_279, %tmp_280" [Group_5/sample.c:1894]   --->   Operation 1243 'add' 'inneridx_2_1_5' <Predicate = (!exitcond1_1_5)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1244 [1/1] (1.35ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 1244 'br' <Predicate = (!exitcond1_1_5)> <Delay = 1.35>

State 178 <SV = 164> <Delay = 2.77>
ST_178 : Operation 1245 [1/1] (0.00ns)   --->   "%j_2_1_5 = phi i8 [ 0, %73 ], [ %tmp_37_1_5, %75 ]" [Group_5/sample.c:1898]   --->   Operation 1245 'phi' 'j_2_1_5' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1246 [1/1] (1.24ns)   --->   "%exitcond_1_5 = icmp eq i8 %j_2_1_5, -128" [Group_5/sample.c:1898]   --->   Operation 1246 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1247 [1/1] (1.71ns)   --->   "%tmp_37_1_5 = add i8 %j_2_1_5, 1" [Group_5/sample.c:1898]   --->   Operation 1247 'add' 'tmp_37_1_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1248 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %71, label %75" [Group_5/sample.c:1898]   --->   Operation 1248 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1249 [1/1] (0.00ns)   --->   "%j_2_1_5_cast = zext i8 %j_2_1_5 to i64" [Group_5/sample.c:1898]   --->   Operation 1249 'zext' 'j_2_1_5_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_178 : Operation 1250 [1/1] (0.00ns)   --->   "%d_addr_75 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_5_cast" [Group_5/sample.c:1901]   --->   Operation 1250 'getelementptr' 'd_addr_75' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_178 : Operation 1251 [2/2] (2.77ns)   --->   "%d_load_75 = load float* %d_addr_75, align 4" [Group_5/sample.c:1901]   --->   Operation 1251 'load' 'd_load_75' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 179 <SV = 165> <Delay = 2.77>
ST_179 : Operation 1252 [1/2] (2.77ns)   --->   "%d_load_75 = load float* %d_addr_75, align 4" [Group_5/sample.c:1901]   --->   Operation 1252 'load' 'd_load_75' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 180 <SV = 166> <Delay = 3.51>
ST_180 : Operation 1253 [9/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1253 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 167> <Delay = 3.51>
ST_181 : Operation 1254 [8/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1254 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 168> <Delay = 3.51>
ST_182 : Operation 1255 [7/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1255 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 169> <Delay = 3.51>
ST_183 : Operation 1256 [6/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1256 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 170> <Delay = 3.51>
ST_184 : Operation 1257 [5/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1257 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 171> <Delay = 3.51>
ST_185 : Operation 1258 [4/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1258 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 172> <Delay = 3.51>
ST_186 : Operation 1259 [3/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1259 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 173> <Delay = 3.51>
ST_187 : Operation 1260 [2/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1260 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 174> <Delay = 3.51>
ST_188 : Operation 1261 [1/1] (0.00ns)   --->   "%sum_2_1_5 = phi float [ %sum_2_1_4, %73 ], [ %sum_4_1_5, %75 ]" [Group_5/sample.c:1903]   --->   Operation 1261 'phi' 'sum_2_1_5' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1262 [1/1] (0.00ns)   --->   "%empty_249 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1262 'speclooptripcount' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1263 'specregionbegin' 'tmp_183' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1264 'specpipeline' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1265 [1/9] (3.51ns)   --->   "%sum_4_1_5 = fadd float %d_load_75, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1265 'fadd' 'sum_4_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1266 [1/1] (0.00ns)   --->   "%empty_250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_183)" [Group_5/sample.c:1904]   --->   Operation 1266 'specregionend' 'empty_250' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_188 : Operation 1267 [1/1] (0.00ns)   --->   "br label %74" [Group_5/sample.c:1898]   --->   Operation 1267 'br' <Predicate = (!exitcond_1_5)> <Delay = 0.00>

State 189 <SV = 175> <Delay = 4.14>
ST_189 : Operation 1268 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch151 [
    i4 0, label %branch144
    i4 1, label %branch145
    i4 2, label %branch146
    i4 3, label %branch147
    i4 4, label %branch148
    i4 5, label %branch149
    i4 6, label %branch150
  ]" [Group_5/sample.c:1905]   --->   Operation 1268 'switch' <Predicate = true> <Delay = 1.21>
ST_189 : Operation 1269 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1269 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1270 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1270 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1271 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1271 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1272 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1272 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1273 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1273 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1274 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1274 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1275 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1275 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1276 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1276 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1277 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1277 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1278 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1278 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1279 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1279 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1280 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1280 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1281 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1281 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1282 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1282 'br' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1283 [1/1] (1.75ns)   --->   "store float %sum_2_1_5, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1283 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1284 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1905]   --->   Operation 1284 'br' <Predicate = false> <Delay = 0.00>
ST_189 : Operation 1285 [1/1] (0.00ns)   --->   "%i_33_1_8 = or i64 %i_1, 6" [Group_5/sample.c:1891]   --->   Operation 1285 'or' 'i_33_1_8' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1286 [1/1] (2.34ns)   --->   "%exitcond1_1_6 = icmp eq i64 %i_33_1_8, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1286 'icmp' 'exitcond1_1_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1287 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_6, label %86, label %78" [Group_5/sample.c:1891]   --->   Operation 1287 'br' <Predicate = true> <Delay = 1.80>
ST_189 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_6)   --->   "%tmp_281 = shl i64 %i_33_1_8, 4" [Group_5/sample.c:1894]   --->   Operation 1288 'shl' 'tmp_281' <Predicate = (!exitcond1_1_6)> <Delay = 0.00>
ST_189 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_6)   --->   "%tmp_282 = shl i64 %i_33_1_8, 2" [Group_5/sample.c:1894]   --->   Operation 1289 'shl' 'tmp_282' <Predicate = (!exitcond1_1_6)> <Delay = 0.00>
ST_189 : Operation 1290 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_6 = add i64 %tmp_281, %tmp_282" [Group_5/sample.c:1894]   --->   Operation 1290 'add' 'inneridx_2_1_6' <Predicate = (!exitcond1_1_6)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1291 [1/1] (1.35ns)   --->   "br label %79" [Group_5/sample.c:1898]   --->   Operation 1291 'br' <Predicate = (!exitcond1_1_6)> <Delay = 1.35>

State 190 <SV = 176> <Delay = 2.77>
ST_190 : Operation 1292 [1/1] (0.00ns)   --->   "%j_2_1_6 = phi i8 [ 0, %78 ], [ %tmp_37_1_6, %80 ]" [Group_5/sample.c:1898]   --->   Operation 1292 'phi' 'j_2_1_6' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1293 [1/1] (1.24ns)   --->   "%exitcond_1_6 = icmp eq i8 %j_2_1_6, -128" [Group_5/sample.c:1898]   --->   Operation 1293 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1294 [1/1] (1.71ns)   --->   "%tmp_37_1_6 = add i8 %j_2_1_6, 1" [Group_5/sample.c:1898]   --->   Operation 1294 'add' 'tmp_37_1_6' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1295 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %76, label %80" [Group_5/sample.c:1898]   --->   Operation 1295 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1296 [1/1] (0.00ns)   --->   "%j_2_1_6_cast = zext i8 %j_2_1_6 to i64" [Group_5/sample.c:1898]   --->   Operation 1296 'zext' 'j_2_1_6_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_190 : Operation 1297 [1/1] (0.00ns)   --->   "%d_addr_76 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_6_cast" [Group_5/sample.c:1901]   --->   Operation 1297 'getelementptr' 'd_addr_76' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_190 : Operation 1298 [2/2] (2.77ns)   --->   "%d_load_76 = load float* %d_addr_76, align 4" [Group_5/sample.c:1901]   --->   Operation 1298 'load' 'd_load_76' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 191 <SV = 177> <Delay = 2.77>
ST_191 : Operation 1299 [1/2] (2.77ns)   --->   "%d_load_76 = load float* %d_addr_76, align 4" [Group_5/sample.c:1901]   --->   Operation 1299 'load' 'd_load_76' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 192 <SV = 178> <Delay = 3.51>
ST_192 : Operation 1300 [9/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1300 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 179> <Delay = 3.51>
ST_193 : Operation 1301 [8/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1301 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 180> <Delay = 3.51>
ST_194 : Operation 1302 [7/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1302 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 181> <Delay = 3.51>
ST_195 : Operation 1303 [6/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1303 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 182> <Delay = 3.51>
ST_196 : Operation 1304 [5/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1304 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 183> <Delay = 3.51>
ST_197 : Operation 1305 [4/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1305 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 184> <Delay = 3.51>
ST_198 : Operation 1306 [3/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1306 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 185> <Delay = 3.51>
ST_199 : Operation 1307 [2/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1307 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 186> <Delay = 3.51>
ST_200 : Operation 1308 [1/1] (0.00ns)   --->   "%sum_2_1_6 = phi float [ %sum_2_1_5, %78 ], [ %sum_4_1_6, %80 ]" [Group_5/sample.c:1903]   --->   Operation 1308 'phi' 'sum_2_1_6' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1309 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1309 'speclooptripcount' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1310 'specregionbegin' 'tmp_184' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1311 'specpipeline' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1312 [1/9] (3.51ns)   --->   "%sum_4_1_6 = fadd float %d_load_76, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1312 'fadd' 'sum_4_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1313 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_184)" [Group_5/sample.c:1904]   --->   Operation 1313 'specregionend' 'empty_252' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_200 : Operation 1314 [1/1] (0.00ns)   --->   "br label %79" [Group_5/sample.c:1898]   --->   Operation 1314 'br' <Predicate = (!exitcond_1_6)> <Delay = 0.00>

State 201 <SV = 187> <Delay = 4.14>
ST_201 : Operation 1315 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch143 [
    i4 0, label %branch136
    i4 1, label %branch137
    i4 2, label %branch138
    i4 3, label %branch139
    i4 4, label %branch140
    i4 5, label %branch141
    i4 6, label %branch142
  ]" [Group_5/sample.c:1905]   --->   Operation 1315 'switch' <Predicate = true> <Delay = 1.21>
ST_201 : Operation 1316 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1316 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1317 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1317 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1318 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1318 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1319 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1319 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1320 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1320 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1321 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1321 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1322 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1322 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1323 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1323 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1324 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1324 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1325 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1325 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1326 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1326 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1327 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1327 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1328 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1328 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1329 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1329 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1330 [1/1] (1.75ns)   --->   "store float %sum_2_1_6, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1330 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_201 : Operation 1331 [1/1] (0.00ns)   --->   "br label %77" [Group_5/sample.c:1905]   --->   Operation 1331 'br' <Predicate = false> <Delay = 0.00>
ST_201 : Operation 1332 [1/1] (0.00ns)   --->   "%i_33_1_9 = or i64 %i_1, 7" [Group_5/sample.c:1891]   --->   Operation 1332 'or' 'i_33_1_9' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1333 [1/1] (2.34ns)   --->   "%exitcond1_1_7 = icmp eq i64 %i_33_1_9, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1333 'icmp' 'exitcond1_1_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1334 [1/1] (1.80ns)   --->   "br i1 %exitcond1_1_7, label %86, label %83" [Group_5/sample.c:1891]   --->   Operation 1334 'br' <Predicate = true> <Delay = 1.80>
ST_201 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_7)   --->   "%tmp_286 = shl i64 %i_33_1_9, 4" [Group_5/sample.c:1894]   --->   Operation 1335 'shl' 'tmp_286' <Predicate = (!exitcond1_1_7)> <Delay = 0.00>
ST_201 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_1_7)   --->   "%tmp_287 = shl i64 %i_33_1_9, 2" [Group_5/sample.c:1894]   --->   Operation 1336 'shl' 'tmp_287' <Predicate = (!exitcond1_1_7)> <Delay = 0.00>
ST_201 : Operation 1337 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_1_7 = add i64 %tmp_286, %tmp_287" [Group_5/sample.c:1894]   --->   Operation 1337 'add' 'inneridx_2_1_7' <Predicate = (!exitcond1_1_7)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1338 [1/1] (1.35ns)   --->   "br label %84" [Group_5/sample.c:1898]   --->   Operation 1338 'br' <Predicate = (!exitcond1_1_7)> <Delay = 1.35>

State 202 <SV = 188> <Delay = 2.77>
ST_202 : Operation 1339 [1/1] (0.00ns)   --->   "%j_2_1_7 = phi i8 [ 0, %83 ], [ %tmp_37_1_7, %85 ]" [Group_5/sample.c:1898]   --->   Operation 1339 'phi' 'j_2_1_7' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1340 [1/1] (1.24ns)   --->   "%exitcond_1_7 = icmp eq i8 %j_2_1_7, -128" [Group_5/sample.c:1898]   --->   Operation 1340 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1341 [1/1] (1.71ns)   --->   "%tmp_37_1_7 = add i8 %j_2_1_7, 1" [Group_5/sample.c:1898]   --->   Operation 1341 'add' 'tmp_37_1_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1342 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %81, label %85" [Group_5/sample.c:1898]   --->   Operation 1342 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1343 [1/1] (0.00ns)   --->   "%j_2_1_7_cast = zext i8 %j_2_1_7 to i64" [Group_5/sample.c:1898]   --->   Operation 1343 'zext' 'j_2_1_7_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_202 : Operation 1344 [1/1] (0.00ns)   --->   "%d_addr_77 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_1_7_cast" [Group_5/sample.c:1901]   --->   Operation 1344 'getelementptr' 'd_addr_77' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_202 : Operation 1345 [2/2] (2.77ns)   --->   "%d_load_77 = load float* %d_addr_77, align 4" [Group_5/sample.c:1901]   --->   Operation 1345 'load' 'd_load_77' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 203 <SV = 189> <Delay = 2.77>
ST_203 : Operation 1346 [1/2] (2.77ns)   --->   "%d_load_77 = load float* %d_addr_77, align 4" [Group_5/sample.c:1901]   --->   Operation 1346 'load' 'd_load_77' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 204 <SV = 190> <Delay = 3.51>
ST_204 : Operation 1347 [9/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1347 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 191> <Delay = 3.51>
ST_205 : Operation 1348 [8/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1348 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 192> <Delay = 3.51>
ST_206 : Operation 1349 [7/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1349 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 193> <Delay = 3.51>
ST_207 : Operation 1350 [6/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1350 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 194> <Delay = 3.51>
ST_208 : Operation 1351 [5/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1351 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 195> <Delay = 3.51>
ST_209 : Operation 1352 [4/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1352 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 196> <Delay = 3.51>
ST_210 : Operation 1353 [3/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1353 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 197> <Delay = 3.51>
ST_211 : Operation 1354 [2/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1354 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 198> <Delay = 3.51>
ST_212 : Operation 1355 [1/1] (0.00ns)   --->   "%sum_2_1_7 = phi float [ %sum_2_1_6, %83 ], [ %sum_4_1_7, %85 ]" [Group_5/sample.c:1903]   --->   Operation 1355 'phi' 'sum_2_1_7' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1356 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1356 'speclooptripcount' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1357 'specregionbegin' 'tmp_187' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1358 'specpipeline' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1359 [1/9] (3.51ns)   --->   "%sum_4_1_7 = fadd float %d_load_77, %tmp_36_1" [Group_5/sample.c:1903]   --->   Operation 1359 'fadd' 'sum_4_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1360 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_187)" [Group_5/sample.c:1904]   --->   Operation 1360 'specregionend' 'empty_254' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_212 : Operation 1361 [1/1] (0.00ns)   --->   "br label %84" [Group_5/sample.c:1898]   --->   Operation 1361 'br' <Predicate = (!exitcond_1_7)> <Delay = 0.00>

State 213 <SV = 199> <Delay = 1.75>
ST_213 : Operation 1362 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch135 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
  ]" [Group_5/sample.c:1905]   --->   Operation 1362 'switch' <Predicate = true> <Delay = 1.21>
ST_213 : Operation 1363 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1363 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1364 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1364 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1365 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1365 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1366 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1366 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1367 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1367 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1368 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1368 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1369 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1369 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1370 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1370 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1371 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1371 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1372 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1372 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1373 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1373 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1374 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1374 'br' <Predicate = false> <Delay = 0.00>
ST_213 : Operation 1375 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1375 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1376 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1376 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1377 [1/1] (1.75ns)   --->   "store float %sum_2_1_7, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1377 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1378 [1/1] (0.00ns)   --->   "br label %82" [Group_5/sample.c:1905]   --->   Operation 1378 'br' <Predicate = false> <Delay = 0.00>

State 214 <SV = 200> <Delay = 2.99>
ST_214 : Operation 1379 [1/1] (2.99ns)   --->   "%i_33_1_7 = add i64 %i_1, 8" [Group_5/sample.c:1891]   --->   Operation 1379 'add' 'i_33_1_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1380 [1/1] (0.00ns)   --->   "br label %45" [Group_5/sample.c:1891]   --->   Operation 1380 'br' <Predicate = true> <Delay = 0.00>

State 215 <SV = 188> <Delay = 1.77>
ST_215 : Operation 1381 [1/1] (0.00ns)   --->   "%sum_1_lcssa_1 = phi float [ %sum_1_1, %45 ], [ %sum_2_1, %47 ], [ %sum_2_1_1, %52 ], [ %sum_2_1_2, %57 ], [ %sum_2_1_3, %62 ], [ %sum_2_1_4, %67 ], [ %sum_2_1_5, %72 ], [ %sum_2_1_6, %77 ]" [Group_5/sample.c:1903]   --->   Operation 1381 'phi' 'sum_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1382 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_1 = phi i64 [ %inneridx_1_1, %45 ], [ %inneridx_2_1, %47 ], [ %inneridx_2_1_1, %52 ], [ %inneridx_2_1_2, %57 ], [ %inneridx_2_1_3, %62 ], [ %inneridx_2_1_4, %67 ], [ %inneridx_2_1_5, %72 ], [ %inneridx_2_1_6, %77 ]" [Group_5/sample.c:1894]   --->   Operation 1382 'phi' 'inneridx_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1383 [1/1] (0.00ns)   --->   "%j_1_lcssa_1 = phi i9 [ %j_1_1, %45 ], [ 128, %47 ], [ 128, %52 ], [ 128, %57 ], [ 128, %62 ], [ 128, %67 ], [ 128, %72 ], [ 128, %77 ]"   --->   Operation 1383 'phi' 'j_1_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_283 = trunc i64 %inneridx_1_lcssa_1 to i9" [Group_5/sample.c:1886]   --->   Operation 1384 'trunc' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1385 [1/1] (0.00ns)   --->   "%j_1_lcssa_1_cast_cas = zext i9 %j_1_lcssa_1 to i13" [Group_5/sample.c:1886]   --->   Operation 1385 'zext' 'j_1_lcssa_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1386 [1/1] (0.00ns)   --->   "%k_2_8 = or i5 %k, 2" [Group_5/sample.c:1886]   --->   Operation 1386 'or' 'k_2_8' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1387 [1/1] (0.00ns)   --->   "%k_2_8_cast1 = zext i5 %k_2_8 to i9" [Group_5/sample.c:1886]   --->   Operation 1387 'zext' 'k_2_8_cast1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc1)   --->   "%tmp_185 = or i3 %tmp_247, 2" [Group_5/sample.c:1886]   --->   Operation 1388 'or' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc1)   --->   "%tmp_284 = trunc i64 %inneridx_1_lcssa_1 to i3" [Group_5/sample.c:1894]   --->   Operation 1389 'trunc' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1390 [1/1] (1.73ns)   --->   "%sum3_2 = add i9 %tmp_283, %k_2_8_cast1" [Group_5/sample.c:1886]   --->   Operation 1390 'add' 'sum3_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1391 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc1 = add i3 %tmp_185, %tmp_284" [Group_5/sample.c:1886]   --->   Operation 1391 'add' 'arrayNo_trunc1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1392 [1/1] (0.00ns)   --->   "%newIndex9 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_2, i32 3, i32 8)" [Group_5/sample.c:1886]   --->   Operation 1392 'partselect' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_2_8, i7 0)" [Group_5/sample.c:1888]   --->   Operation 1393 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_2_cast_cast = zext i12 %tmp_2 to i13" [Group_5/sample.c:1888]   --->   Operation 1394 'zext' 'tmp_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_285 = trunc i9 %j_1_lcssa_1 to i3"   --->   Operation 1395 'trunc' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1396 [1/1] (1.77ns)   --->   "%sum6_2 = add i13 %tmp_2_cast_cast, %j_1_lcssa_1_cast_cas" [Group_5/sample.c:1888]   --->   Operation 1396 'add' 'sum6_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1397 [1/1] (0.00ns)   --->   "%newIndex1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_2, i32 3, i32 12)" [Group_5/sample.c:1888]   --->   Operation 1397 'partselect' 'newIndex1' <Predicate = true> <Delay = 0.00>

State 216 <SV = 189> <Delay = 2.77>
ST_216 : Operation 1398 [1/1] (0.00ns)   --->   "%newIndex30_cast = zext i10 %newIndex1 to i64" [Group_5/sample.c:1888]   --->   Operation 1398 'zext' 'newIndex30_cast' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1399 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_56 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1399 'getelementptr' 'dense_13_kernel_arra_56' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1400 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4" [Group_5/sample.c:1888]   --->   Operation 1400 'load' 'dense_13_kernel_arra_57' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_216 : Operation 1401 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_58 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1401 'getelementptr' 'dense_13_kernel_arra_58' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1402 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4" [Group_5/sample.c:1888]   --->   Operation 1402 'load' 'dense_13_kernel_arra_59' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_216 : Operation 1403 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_60 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1403 'getelementptr' 'dense_13_kernel_arra_60' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1404 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4" [Group_5/sample.c:1888]   --->   Operation 1404 'load' 'dense_13_kernel_arra_61' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_216 : Operation 1405 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_62 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1405 'getelementptr' 'dense_13_kernel_arra_62' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1406 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4" [Group_5/sample.c:1888]   --->   Operation 1406 'load' 'dense_13_kernel_arra_63' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_216 : Operation 1407 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_64 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1407 'getelementptr' 'dense_13_kernel_arra_64' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1408 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4" [Group_5/sample.c:1888]   --->   Operation 1408 'load' 'dense_13_kernel_arra_65' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 217 <SV = 190> <Delay = 4.31>
ST_217 : Operation 1409 [1/1] (0.00ns)   --->   "%newIndex29_cast = zext i6 %newIndex9 to i64" [Group_5/sample.c:1886]   --->   Operation 1409 'zext' 'newIndex29_cast' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1410 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1410 'getelementptr' 'A_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1411 [2/2] (1.75ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1411 'load' 'A_0_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1412 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1412 'getelementptr' 'A_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1413 [2/2] (1.75ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1413 'load' 'A_1_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1414 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1414 'getelementptr' 'A_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1415 [2/2] (1.75ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1415 'load' 'A_2_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1416 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1416 'getelementptr' 'A_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1417 [2/2] (1.75ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1417 'load' 'A_3_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1418 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1418 'getelementptr' 'A_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1419 [2/2] (1.75ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1419 'load' 'A_4_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1420 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1420 'getelementptr' 'A_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1421 [2/2] (1.75ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1421 'load' 'A_5_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1422 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1422 'getelementptr' 'A_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1423 [2/2] (1.75ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1423 'load' 'A_6_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1424 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex29_cast" [Group_5/sample.c:1886]   --->   Operation 1424 'getelementptr' 'A_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1425 [2/2] (1.75ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1425 'load' 'A_7_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 1426 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4" [Group_5/sample.c:1888]   --->   Operation 1426 'load' 'dense_13_kernel_arra_57' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1427 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4" [Group_5/sample.c:1888]   --->   Operation 1427 'load' 'dense_13_kernel_arra_59' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1428 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4" [Group_5/sample.c:1888]   --->   Operation 1428 'load' 'dense_13_kernel_arra_61' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1429 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4" [Group_5/sample.c:1888]   --->   Operation 1429 'load' 'dense_13_kernel_arra_63' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1430 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4" [Group_5/sample.c:1888]   --->   Operation 1430 'load' 'dense_13_kernel_arra_65' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1431 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_66 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1431 'getelementptr' 'dense_13_kernel_arra_66' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1432 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4" [Group_5/sample.c:1888]   --->   Operation 1432 'load' 'dense_13_kernel_arra_67' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1433 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_68 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1433 'getelementptr' 'dense_13_kernel_arra_68' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1434 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4" [Group_5/sample.c:1888]   --->   Operation 1434 'load' 'dense_13_kernel_arra_69' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1435 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_70 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1888]   --->   Operation 1435 'getelementptr' 'dense_13_kernel_arra_70' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1436 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4" [Group_5/sample.c:1888]   --->   Operation 1436 'load' 'dense_13_kernel_arra_71' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_217 : Operation 1437 [1/1] (1.00ns)   --->   "%sel_tmp_i8 = icmp eq i3 %tmp_285, 0"   --->   Operation 1437 'icmp' 'sel_tmp_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i8)   --->   "%sel_tmp1_i8 = select i1 %sel_tmp_i8, float %dense_13_kernel_arra_59, float %dense_13_kernel_arra_57" [Group_5/sample.c:1888]   --->   Operation 1438 'select' 'sel_tmp1_i8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1439 [1/1] (1.00ns)   --->   "%sel_tmp2_i8 = icmp eq i3 %tmp_285, 1"   --->   Operation 1439 'icmp' 'sel_tmp2_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1440 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i8 = select i1 %sel_tmp2_i8, float %dense_13_kernel_arra_61, float %sel_tmp1_i8" [Group_5/sample.c:1888]   --->   Operation 1440 'select' 'sel_tmp3_i8' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1441 [1/1] (1.00ns)   --->   "%sel_tmp4_i8 = icmp eq i3 %tmp_285, 2"   --->   Operation 1441 'icmp' 'sel_tmp4_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i8)   --->   "%sel_tmp5_i8 = select i1 %sel_tmp4_i8, float %dense_13_kernel_arra_63, float %sel_tmp3_i8" [Group_5/sample.c:1888]   --->   Operation 1442 'select' 'sel_tmp5_i8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1443 [1/1] (1.00ns)   --->   "%sel_tmp6_i8 = icmp eq i3 %tmp_285, 3"   --->   Operation 1443 'icmp' 'sel_tmp6_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1444 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i8 = select i1 %sel_tmp6_i8, float %dense_13_kernel_arra_65, float %sel_tmp5_i8" [Group_5/sample.c:1888]   --->   Operation 1444 'select' 'sel_tmp7_i8' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 218 <SV = 191> <Delay = 4.31>
ST_218 : Operation 1445 [1/1] (0.00ns)   --->   "%arrayNo5 = zext i3 %arrayNo_trunc1 to i64" [Group_5/sample.c:1886]   --->   Operation 1445 'zext' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1446 [1/2] (1.75ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1446 'load' 'A_0_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1447 [1/2] (1.75ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1447 'load' 'A_1_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1448 [1/2] (1.75ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1448 'load' 'A_2_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1449 [1/2] (1.75ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1449 'load' 'A_3_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1450 [1/2] (1.75ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1450 'load' 'A_4_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1451 [1/2] (1.75ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1451 'load' 'A_5_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1452 [1/2] (1.75ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1452 'load' 'A_6_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1453 [1/2] (1.75ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [Group_5/sample.c:1886]   --->   Operation 1453 'load' 'A_7_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_218 : Operation 1454 [1/1] (1.83ns)   --->   "%tmp_186 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_2, float %A_1_load_2, float %A_2_load_2, float %A_3_load_2, float %A_4_load_2, float %A_5_load_2, float %A_6_load_2, float %A_7_load_2, i64 %arrayNo5)" [Group_5/sample.c:1886]   --->   Operation 1454 'mux' 'tmp_186' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1455 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4" [Group_5/sample.c:1888]   --->   Operation 1455 'load' 'dense_13_kernel_arra_67' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_218 : Operation 1456 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4" [Group_5/sample.c:1888]   --->   Operation 1456 'load' 'dense_13_kernel_arra_69' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_218 : Operation 1457 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4" [Group_5/sample.c:1888]   --->   Operation 1457 'load' 'dense_13_kernel_arra_71' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_218 : Operation 1458 [1/1] (1.00ns)   --->   "%sel_tmp8_i8 = icmp eq i3 %tmp_285, -4"   --->   Operation 1458 'icmp' 'sel_tmp8_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i8)   --->   "%sel_tmp9_i8 = select i1 %sel_tmp8_i8, float %dense_13_kernel_arra_67, float %sel_tmp7_i8" [Group_5/sample.c:1888]   --->   Operation 1459 'select' 'sel_tmp9_i8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 1460 [1/1] (1.00ns)   --->   "%sel_tmp10_i8 = icmp eq i3 %tmp_285, -3"   --->   Operation 1460 'icmp' 'sel_tmp10_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1461 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i8 = select i1 %sel_tmp10_i8, float %dense_13_kernel_arra_69, float %sel_tmp9_i8" [Group_5/sample.c:1888]   --->   Operation 1461 'select' 'sel_tmp11_i8' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 1462 [1/1] (1.00ns)   --->   "%sel_tmp12_i8 = icmp eq i3 %tmp_285, -2"   --->   Operation 1462 'icmp' 'sel_tmp12_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1463 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i8 = select i1 %sel_tmp12_i8, float %dense_13_kernel_arra_71, float %sel_tmp11_i8" [Group_5/sample.c:1888]   --->   Operation 1463 'select' 'UnifiedRetVal_i8' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 219 <SV = 192> <Delay = 3.65>
ST_219 : Operation 1464 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_186, %UnifiedRetVal_i8" [Group_5/sample.c:1903]   --->   Operation 1464 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 193> <Delay = 3.65>
ST_220 : Operation 1465 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_186, %UnifiedRetVal_i8" [Group_5/sample.c:1903]   --->   Operation 1465 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 194> <Delay = 3.65>
ST_221 : Operation 1466 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_186, %UnifiedRetVal_i8" [Group_5/sample.c:1903]   --->   Operation 1466 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 195> <Delay = 3.65>
ST_222 : Operation 1467 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_186, %UnifiedRetVal_i8" [Group_5/sample.c:1903]   --->   Operation 1467 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 196> <Delay = 3.65>
ST_223 : Operation 1468 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_186, %UnifiedRetVal_i8" [Group_5/sample.c:1903]   --->   Operation 1468 'fmul' 'tmp_36_2' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1469 [1/1] (1.35ns)   --->   "br label %87" [Group_5/sample.c:1891]   --->   Operation 1469 'br' <Predicate = true> <Delay = 1.35>

State 224 <SV = 197> <Delay = 4.14>
ST_224 : Operation 1470 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ 0, %86 ], [ %i_33_2_7, %124 ]" [Group_5/sample.c:1891]   --->   Operation 1470 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1471 [1/1] (0.00ns)   --->   "%j_1_2 = phi i9 [ %j_1_lcssa_1, %86 ], [ 128, %124 ]"   --->   Operation 1471 'phi' 'j_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1472 [1/1] (0.00ns)   --->   "%inneridx_1_2 = phi i64 [ %inneridx_1_lcssa_1, %86 ], [ %inneridx_2_2_7, %124 ]" [Group_5/sample.c:1894]   --->   Operation 1472 'phi' 'inneridx_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1473 [1/1] (0.00ns)   --->   "%sum_1_2 = phi float [ %sum_1_lcssa_1, %86 ], [ %sum_2_2_7, %124 ]" [Group_5/sample.c:1903]   --->   Operation 1473 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1474 [1/1] (2.34ns)   --->   "%exitcond1_2 = icmp eq i64 %i_2, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1474 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1475 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2, label %128, label %90" [Group_5/sample.c:1891]   --->   Operation 1475 'br' <Predicate = true> <Delay = 1.80>
ST_224 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2)   --->   "%tmp_288 = shl i64 %i_2, 4" [Group_5/sample.c:1894]   --->   Operation 1476 'shl' 'tmp_288' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_224 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2)   --->   "%tmp_289 = shl i64 %i_2, 2" [Group_5/sample.c:1894]   --->   Operation 1477 'shl' 'tmp_289' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_224 : Operation 1478 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2 = add i64 %tmp_288, %tmp_289" [Group_5/sample.c:1894]   --->   Operation 1478 'add' 'inneridx_2_2' <Predicate = (!exitcond1_2)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1479 [1/1] (1.35ns)   --->   "br label %91" [Group_5/sample.c:1898]   --->   Operation 1479 'br' <Predicate = (!exitcond1_2)> <Delay = 1.35>

State 225 <SV = 198> <Delay = 2.77>
ST_225 : Operation 1480 [1/1] (0.00ns)   --->   "%j_2_2 = phi i8 [ 0, %90 ], [ %tmp_37_2, %92 ]" [Group_5/sample.c:1898]   --->   Operation 1480 'phi' 'j_2_2' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1481 [1/1] (1.24ns)   --->   "%exitcond_2 = icmp eq i8 %j_2_2, -128" [Group_5/sample.c:1898]   --->   Operation 1481 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1482 [1/1] (1.71ns)   --->   "%tmp_37_2 = add i8 %j_2_2, 1" [Group_5/sample.c:1898]   --->   Operation 1482 'add' 'tmp_37_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1483 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %88, label %92" [Group_5/sample.c:1898]   --->   Operation 1483 'br' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1484 [1/1] (0.00ns)   --->   "%j_2_2_cast = zext i8 %j_2_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1484 'zext' 'j_2_2_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_225 : Operation 1485 [1/1] (0.00ns)   --->   "%d_addr_78 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_cast" [Group_5/sample.c:1901]   --->   Operation 1485 'getelementptr' 'd_addr_78' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_225 : Operation 1486 [2/2] (2.77ns)   --->   "%d_load_78 = load float* %d_addr_78, align 4" [Group_5/sample.c:1901]   --->   Operation 1486 'load' 'd_load_78' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 226 <SV = 199> <Delay = 2.77>
ST_226 : Operation 1487 [1/2] (2.77ns)   --->   "%d_load_78 = load float* %d_addr_78, align 4" [Group_5/sample.c:1901]   --->   Operation 1487 'load' 'd_load_78' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 227 <SV = 200> <Delay = 3.51>
ST_227 : Operation 1488 [9/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1488 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 201> <Delay = 3.51>
ST_228 : Operation 1489 [8/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1489 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 202> <Delay = 3.51>
ST_229 : Operation 1490 [7/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1490 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 203> <Delay = 3.51>
ST_230 : Operation 1491 [6/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1491 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 204> <Delay = 3.51>
ST_231 : Operation 1492 [5/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1492 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 205> <Delay = 3.51>
ST_232 : Operation 1493 [4/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1493 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 206> <Delay = 3.51>
ST_233 : Operation 1494 [3/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1494 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 207> <Delay = 3.51>
ST_234 : Operation 1495 [2/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1495 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 208> <Delay = 3.51>
ST_235 : Operation 1496 [1/1] (0.00ns)   --->   "%sum_2_2 = phi float [ %sum_1_2, %90 ], [ %sum_4_2, %92 ]" [Group_5/sample.c:1903]   --->   Operation 1496 'phi' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1497 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1497 'speclooptripcount' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1498 'specregionbegin' 'tmp_188' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1499 'specpipeline' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1500 [1/9] (3.51ns)   --->   "%sum_4_2 = fadd float %d_load_78, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1500 'fadd' 'sum_4_2' <Predicate = (!exitcond_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1501 [1/1] (0.00ns)   --->   "%empty_256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_188)" [Group_5/sample.c:1904]   --->   Operation 1501 'specregionend' 'empty_256' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_235 : Operation 1502 [1/1] (0.00ns)   --->   "br label %91" [Group_5/sample.c:1898]   --->   Operation 1502 'br' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 236 <SV = 209> <Delay = 4.14>
ST_236 : Operation 1503 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch127 [
    i4 0, label %branch120
    i4 1, label %branch121
    i4 2, label %branch122
    i4 3, label %branch123
    i4 4, label %branch124
    i4 5, label %branch125
    i4 6, label %branch126
  ]" [Group_5/sample.c:1905]   --->   Operation 1503 'switch' <Predicate = true> <Delay = 1.21>
ST_236 : Operation 1504 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1504 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1505 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1505 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1506 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1506 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1507 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1507 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1508 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1508 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1509 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1509 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1510 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1510 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1511 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1511 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1512 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1512 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1513 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1513 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1514 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1514 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1515 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1515 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1516 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1516 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1517 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1517 'br' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1518 [1/1] (1.75ns)   --->   "store float %sum_2_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1518 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_236 : Operation 1519 [1/1] (0.00ns)   --->   "br label %89" [Group_5/sample.c:1905]   --->   Operation 1519 'br' <Predicate = false> <Delay = 0.00>
ST_236 : Operation 1520 [1/1] (0.00ns)   --->   "%i_33_2_s = or i64 %i_2, 1" [Group_5/sample.c:1891]   --->   Operation 1520 'or' 'i_33_2_s' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1521 [1/1] (2.34ns)   --->   "%exitcond1_2_1 = icmp eq i64 %i_33_2_s, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1521 'icmp' 'exitcond1_2_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1522 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_1, label %128, label %95" [Group_5/sample.c:1891]   --->   Operation 1522 'br' <Predicate = true> <Delay = 1.80>
ST_236 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_1)   --->   "%tmp_290 = shl i64 %i_33_2_s, 4" [Group_5/sample.c:1894]   --->   Operation 1523 'shl' 'tmp_290' <Predicate = (!exitcond1_2_1)> <Delay = 0.00>
ST_236 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_1)   --->   "%tmp_291 = shl i64 %i_33_2_s, 2" [Group_5/sample.c:1894]   --->   Operation 1524 'shl' 'tmp_291' <Predicate = (!exitcond1_2_1)> <Delay = 0.00>
ST_236 : Operation 1525 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_1 = add i64 %tmp_290, %tmp_291" [Group_5/sample.c:1894]   --->   Operation 1525 'add' 'inneridx_2_2_1' <Predicate = (!exitcond1_2_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1526 [1/1] (1.35ns)   --->   "br label %96" [Group_5/sample.c:1898]   --->   Operation 1526 'br' <Predicate = (!exitcond1_2_1)> <Delay = 1.35>

State 237 <SV = 210> <Delay = 2.77>
ST_237 : Operation 1527 [1/1] (0.00ns)   --->   "%j_2_2_1 = phi i8 [ 0, %95 ], [ %tmp_37_2_1, %97 ]" [Group_5/sample.c:1898]   --->   Operation 1527 'phi' 'j_2_2_1' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1528 [1/1] (1.24ns)   --->   "%exitcond_2_1 = icmp eq i8 %j_2_2_1, -128" [Group_5/sample.c:1898]   --->   Operation 1528 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1529 [1/1] (1.71ns)   --->   "%tmp_37_2_1 = add i8 %j_2_2_1, 1" [Group_5/sample.c:1898]   --->   Operation 1529 'add' 'tmp_37_2_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1530 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %93, label %97" [Group_5/sample.c:1898]   --->   Operation 1530 'br' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1531 [1/1] (0.00ns)   --->   "%j_2_2_1_cast = zext i8 %j_2_2_1 to i64" [Group_5/sample.c:1898]   --->   Operation 1531 'zext' 'j_2_2_1_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_237 : Operation 1532 [1/1] (0.00ns)   --->   "%d_addr_79 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_1_cast" [Group_5/sample.c:1901]   --->   Operation 1532 'getelementptr' 'd_addr_79' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_237 : Operation 1533 [2/2] (2.77ns)   --->   "%d_load_79 = load float* %d_addr_79, align 4" [Group_5/sample.c:1901]   --->   Operation 1533 'load' 'd_load_79' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 238 <SV = 211> <Delay = 2.77>
ST_238 : Operation 1534 [1/2] (2.77ns)   --->   "%d_load_79 = load float* %d_addr_79, align 4" [Group_5/sample.c:1901]   --->   Operation 1534 'load' 'd_load_79' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 239 <SV = 212> <Delay = 3.51>
ST_239 : Operation 1535 [9/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1535 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 213> <Delay = 3.51>
ST_240 : Operation 1536 [8/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1536 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 214> <Delay = 3.51>
ST_241 : Operation 1537 [7/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1537 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 215> <Delay = 3.51>
ST_242 : Operation 1538 [6/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1538 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 216> <Delay = 3.51>
ST_243 : Operation 1539 [5/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1539 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 217> <Delay = 3.51>
ST_244 : Operation 1540 [4/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1540 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 218> <Delay = 3.51>
ST_245 : Operation 1541 [3/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1541 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 219> <Delay = 3.51>
ST_246 : Operation 1542 [2/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1542 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 220> <Delay = 3.51>
ST_247 : Operation 1543 [1/1] (0.00ns)   --->   "%sum_2_2_1 = phi float [ %sum_2_2, %95 ], [ %sum_4_2_1, %97 ]" [Group_5/sample.c:1903]   --->   Operation 1543 'phi' 'sum_2_2_1' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1544 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1544 'speclooptripcount' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1545 'specregionbegin' 'tmp_189' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1546 'specpipeline' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1547 [1/9] (3.51ns)   --->   "%sum_4_2_1 = fadd float %d_load_79, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1547 'fadd' 'sum_4_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1548 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_189)" [Group_5/sample.c:1904]   --->   Operation 1548 'specregionend' 'empty_258' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_247 : Operation 1549 [1/1] (0.00ns)   --->   "br label %96" [Group_5/sample.c:1898]   --->   Operation 1549 'br' <Predicate = (!exitcond_2_1)> <Delay = 0.00>

State 248 <SV = 221> <Delay = 4.14>
ST_248 : Operation 1550 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]" [Group_5/sample.c:1905]   --->   Operation 1550 'switch' <Predicate = true> <Delay = 1.21>
ST_248 : Operation 1551 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1551 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1552 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1552 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1553 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1553 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1554 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1554 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1555 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1555 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1556 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1556 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1557 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1557 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1558 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1558 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1559 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1559 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1560 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1560 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1561 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1561 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1562 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1562 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1563 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1563 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1564 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1564 'br' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1565 [1/1] (1.75ns)   --->   "store float %sum_2_2_1, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1565 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_248 : Operation 1566 [1/1] (0.00ns)   --->   "br label %94" [Group_5/sample.c:1905]   --->   Operation 1566 'br' <Predicate = false> <Delay = 0.00>
ST_248 : Operation 1567 [1/1] (0.00ns)   --->   "%i_33_2_3 = or i64 %i_2, 2" [Group_5/sample.c:1891]   --->   Operation 1567 'or' 'i_33_2_3' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 1568 [1/1] (2.34ns)   --->   "%exitcond1_2_2 = icmp eq i64 %i_33_2_3, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1568 'icmp' 'exitcond1_2_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1569 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_2, label %128, label %100" [Group_5/sample.c:1891]   --->   Operation 1569 'br' <Predicate = true> <Delay = 1.80>
ST_248 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_2)   --->   "%tmp_292 = shl i64 %i_33_2_3, 4" [Group_5/sample.c:1894]   --->   Operation 1570 'shl' 'tmp_292' <Predicate = (!exitcond1_2_2)> <Delay = 0.00>
ST_248 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_2)   --->   "%tmp_293 = shl i64 %i_33_2_3, 2" [Group_5/sample.c:1894]   --->   Operation 1571 'shl' 'tmp_293' <Predicate = (!exitcond1_2_2)> <Delay = 0.00>
ST_248 : Operation 1572 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_2 = add i64 %tmp_292, %tmp_293" [Group_5/sample.c:1894]   --->   Operation 1572 'add' 'inneridx_2_2_2' <Predicate = (!exitcond1_2_2)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1573 [1/1] (1.35ns)   --->   "br label %101" [Group_5/sample.c:1898]   --->   Operation 1573 'br' <Predicate = (!exitcond1_2_2)> <Delay = 1.35>

State 249 <SV = 222> <Delay = 2.77>
ST_249 : Operation 1574 [1/1] (0.00ns)   --->   "%j_2_2_2 = phi i8 [ 0, %100 ], [ %tmp_37_2_2, %102 ]" [Group_5/sample.c:1898]   --->   Operation 1574 'phi' 'j_2_2_2' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1575 [1/1] (1.24ns)   --->   "%exitcond_2_2 = icmp eq i8 %j_2_2_2, -128" [Group_5/sample.c:1898]   --->   Operation 1575 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1576 [1/1] (1.71ns)   --->   "%tmp_37_2_2 = add i8 %j_2_2_2, 1" [Group_5/sample.c:1898]   --->   Operation 1576 'add' 'tmp_37_2_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1577 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %98, label %102" [Group_5/sample.c:1898]   --->   Operation 1577 'br' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1578 [1/1] (0.00ns)   --->   "%j_2_2_2_cast = zext i8 %j_2_2_2 to i64" [Group_5/sample.c:1898]   --->   Operation 1578 'zext' 'j_2_2_2_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_249 : Operation 1579 [1/1] (0.00ns)   --->   "%d_addr_80 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_2_cast" [Group_5/sample.c:1901]   --->   Operation 1579 'getelementptr' 'd_addr_80' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_249 : Operation 1580 [2/2] (2.77ns)   --->   "%d_load_80 = load float* %d_addr_80, align 4" [Group_5/sample.c:1901]   --->   Operation 1580 'load' 'd_load_80' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 250 <SV = 223> <Delay = 2.77>
ST_250 : Operation 1581 [1/2] (2.77ns)   --->   "%d_load_80 = load float* %d_addr_80, align 4" [Group_5/sample.c:1901]   --->   Operation 1581 'load' 'd_load_80' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 251 <SV = 224> <Delay = 3.51>
ST_251 : Operation 1582 [9/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1582 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 225> <Delay = 3.51>
ST_252 : Operation 1583 [8/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1583 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 226> <Delay = 3.51>
ST_253 : Operation 1584 [7/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1584 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 227> <Delay = 3.51>
ST_254 : Operation 1585 [6/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1585 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 228> <Delay = 3.51>
ST_255 : Operation 1586 [5/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1586 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 229> <Delay = 3.51>
ST_256 : Operation 1587 [4/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1587 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 230> <Delay = 3.51>
ST_257 : Operation 1588 [3/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1588 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 231> <Delay = 3.51>
ST_258 : Operation 1589 [2/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1589 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 232> <Delay = 3.51>
ST_259 : Operation 1590 [1/1] (0.00ns)   --->   "%sum_2_2_2 = phi float [ %sum_2_2_1, %100 ], [ %sum_4_2_2, %102 ]" [Group_5/sample.c:1903]   --->   Operation 1590 'phi' 'sum_2_2_2' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1591 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1591 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_190 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1592 'specregionbegin' 'tmp_190' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1593 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1593 'specpipeline' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1594 [1/9] (3.51ns)   --->   "%sum_4_2_2 = fadd float %d_load_80, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1594 'fadd' 'sum_4_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1595 [1/1] (0.00ns)   --->   "%empty_260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_190)" [Group_5/sample.c:1904]   --->   Operation 1595 'specregionend' 'empty_260' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_259 : Operation 1596 [1/1] (0.00ns)   --->   "br label %101" [Group_5/sample.c:1898]   --->   Operation 1596 'br' <Predicate = (!exitcond_2_2)> <Delay = 0.00>

State 260 <SV = 233> <Delay = 4.14>
ST_260 : Operation 1597 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch111 [
    i4 0, label %branch104
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
  ]" [Group_5/sample.c:1905]   --->   Operation 1597 'switch' <Predicate = true> <Delay = 1.21>
ST_260 : Operation 1598 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1598 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1599 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1599 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1600 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1600 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1601 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1601 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1602 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1602 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1603 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1603 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1604 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1604 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1605 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1605 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1606 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1606 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1607 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1607 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1608 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1608 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1609 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1609 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1610 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1610 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1611 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1611 'br' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1612 [1/1] (1.75ns)   --->   "store float %sum_2_2_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1612 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_260 : Operation 1613 [1/1] (0.00ns)   --->   "br label %99" [Group_5/sample.c:1905]   --->   Operation 1613 'br' <Predicate = false> <Delay = 0.00>
ST_260 : Operation 1614 [1/1] (0.00ns)   --->   "%i_33_2_4 = or i64 %i_2, 3" [Group_5/sample.c:1891]   --->   Operation 1614 'or' 'i_33_2_4' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 1615 [1/1] (2.34ns)   --->   "%exitcond1_2_3 = icmp eq i64 %i_33_2_4, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1615 'icmp' 'exitcond1_2_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1616 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_3, label %128, label %105" [Group_5/sample.c:1891]   --->   Operation 1616 'br' <Predicate = true> <Delay = 1.80>
ST_260 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_3)   --->   "%tmp_294 = shl i64 %i_33_2_4, 4" [Group_5/sample.c:1894]   --->   Operation 1617 'shl' 'tmp_294' <Predicate = (!exitcond1_2_3)> <Delay = 0.00>
ST_260 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_3)   --->   "%tmp_295 = shl i64 %i_33_2_4, 2" [Group_5/sample.c:1894]   --->   Operation 1618 'shl' 'tmp_295' <Predicate = (!exitcond1_2_3)> <Delay = 0.00>
ST_260 : Operation 1619 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_3 = add i64 %tmp_294, %tmp_295" [Group_5/sample.c:1894]   --->   Operation 1619 'add' 'inneridx_2_2_3' <Predicate = (!exitcond1_2_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1620 [1/1] (1.35ns)   --->   "br label %106" [Group_5/sample.c:1898]   --->   Operation 1620 'br' <Predicate = (!exitcond1_2_3)> <Delay = 1.35>

State 261 <SV = 234> <Delay = 2.77>
ST_261 : Operation 1621 [1/1] (0.00ns)   --->   "%j_2_2_3 = phi i8 [ 0, %105 ], [ %tmp_37_2_3, %107 ]" [Group_5/sample.c:1898]   --->   Operation 1621 'phi' 'j_2_2_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1622 [1/1] (1.24ns)   --->   "%exitcond_2_3 = icmp eq i8 %j_2_2_3, -128" [Group_5/sample.c:1898]   --->   Operation 1622 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1623 [1/1] (1.71ns)   --->   "%tmp_37_2_3 = add i8 %j_2_2_3, 1" [Group_5/sample.c:1898]   --->   Operation 1623 'add' 'tmp_37_2_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1624 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %103, label %107" [Group_5/sample.c:1898]   --->   Operation 1624 'br' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1625 [1/1] (0.00ns)   --->   "%j_2_2_3_cast = zext i8 %j_2_2_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1625 'zext' 'j_2_2_3_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_261 : Operation 1626 [1/1] (0.00ns)   --->   "%d_addr_81 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_3_cast" [Group_5/sample.c:1901]   --->   Operation 1626 'getelementptr' 'd_addr_81' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_261 : Operation 1627 [2/2] (2.77ns)   --->   "%d_load_81 = load float* %d_addr_81, align 4" [Group_5/sample.c:1901]   --->   Operation 1627 'load' 'd_load_81' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 262 <SV = 235> <Delay = 2.77>
ST_262 : Operation 1628 [1/2] (2.77ns)   --->   "%d_load_81 = load float* %d_addr_81, align 4" [Group_5/sample.c:1901]   --->   Operation 1628 'load' 'd_load_81' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 263 <SV = 236> <Delay = 3.51>
ST_263 : Operation 1629 [9/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1629 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 237> <Delay = 3.51>
ST_264 : Operation 1630 [8/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1630 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 238> <Delay = 3.51>
ST_265 : Operation 1631 [7/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1631 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 239> <Delay = 3.51>
ST_266 : Operation 1632 [6/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1632 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 240> <Delay = 3.51>
ST_267 : Operation 1633 [5/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1633 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 241> <Delay = 3.51>
ST_268 : Operation 1634 [4/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1634 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 242> <Delay = 3.51>
ST_269 : Operation 1635 [3/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1635 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 243> <Delay = 3.51>
ST_270 : Operation 1636 [2/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1636 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 244> <Delay = 3.51>
ST_271 : Operation 1637 [1/1] (0.00ns)   --->   "%sum_2_2_3 = phi float [ %sum_2_2_2, %105 ], [ %sum_4_2_3, %107 ]" [Group_5/sample.c:1903]   --->   Operation 1637 'phi' 'sum_2_2_3' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1638 [1/1] (0.00ns)   --->   "%empty_261 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1638 'speclooptripcount' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1639 'specregionbegin' 'tmp_191' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1640 'specpipeline' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1641 [1/9] (3.51ns)   --->   "%sum_4_2_3 = fadd float %d_load_81, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1641 'fadd' 'sum_4_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1642 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_191)" [Group_5/sample.c:1904]   --->   Operation 1642 'specregionend' 'empty_262' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_271 : Operation 1643 [1/1] (0.00ns)   --->   "br label %106" [Group_5/sample.c:1898]   --->   Operation 1643 'br' <Predicate = (!exitcond_2_3)> <Delay = 0.00>

State 272 <SV = 245> <Delay = 4.14>
ST_272 : Operation 1644 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch103 [
    i4 0, label %branch96
    i4 1, label %branch97
    i4 2, label %branch98
    i4 3, label %branch99
    i4 4, label %branch100
    i4 5, label %branch101
    i4 6, label %branch102
  ]" [Group_5/sample.c:1905]   --->   Operation 1644 'switch' <Predicate = true> <Delay = 1.21>
ST_272 : Operation 1645 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1645 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1646 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1646 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1647 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1647 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1648 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1648 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1649 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1649 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1650 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1650 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1651 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1651 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1652 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1652 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1653 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1653 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1654 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1654 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1655 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1655 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1656 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1656 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1657 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1657 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1658 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1658 'br' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1659 [1/1] (1.75ns)   --->   "store float %sum_2_2_3, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1659 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_272 : Operation 1660 [1/1] (0.00ns)   --->   "br label %104" [Group_5/sample.c:1905]   --->   Operation 1660 'br' <Predicate = false> <Delay = 0.00>
ST_272 : Operation 1661 [1/1] (0.00ns)   --->   "%i_33_2_5 = or i64 %i_2, 4" [Group_5/sample.c:1891]   --->   Operation 1661 'or' 'i_33_2_5' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1662 [1/1] (2.34ns)   --->   "%exitcond1_2_4 = icmp eq i64 %i_33_2_5, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1662 'icmp' 'exitcond1_2_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1663 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_4, label %128, label %110" [Group_5/sample.c:1891]   --->   Operation 1663 'br' <Predicate = true> <Delay = 1.80>
ST_272 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_4)   --->   "%tmp_296 = shl i64 %i_33_2_5, 4" [Group_5/sample.c:1894]   --->   Operation 1664 'shl' 'tmp_296' <Predicate = (!exitcond1_2_4)> <Delay = 0.00>
ST_272 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_4)   --->   "%tmp_297 = shl i64 %i_33_2_5, 2" [Group_5/sample.c:1894]   --->   Operation 1665 'shl' 'tmp_297' <Predicate = (!exitcond1_2_4)> <Delay = 0.00>
ST_272 : Operation 1666 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_4 = add i64 %tmp_296, %tmp_297" [Group_5/sample.c:1894]   --->   Operation 1666 'add' 'inneridx_2_2_4' <Predicate = (!exitcond1_2_4)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1667 [1/1] (1.35ns)   --->   "br label %111" [Group_5/sample.c:1898]   --->   Operation 1667 'br' <Predicate = (!exitcond1_2_4)> <Delay = 1.35>

State 273 <SV = 246> <Delay = 2.77>
ST_273 : Operation 1668 [1/1] (0.00ns)   --->   "%j_2_2_4 = phi i8 [ 0, %110 ], [ %tmp_37_2_4, %112 ]" [Group_5/sample.c:1898]   --->   Operation 1668 'phi' 'j_2_2_4' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1669 [1/1] (1.24ns)   --->   "%exitcond_2_4 = icmp eq i8 %j_2_2_4, -128" [Group_5/sample.c:1898]   --->   Operation 1669 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1670 [1/1] (1.71ns)   --->   "%tmp_37_2_4 = add i8 %j_2_2_4, 1" [Group_5/sample.c:1898]   --->   Operation 1670 'add' 'tmp_37_2_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1671 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %108, label %112" [Group_5/sample.c:1898]   --->   Operation 1671 'br' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1672 [1/1] (0.00ns)   --->   "%j_2_2_4_cast = zext i8 %j_2_2_4 to i64" [Group_5/sample.c:1898]   --->   Operation 1672 'zext' 'j_2_2_4_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_273 : Operation 1673 [1/1] (0.00ns)   --->   "%d_addr_82 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_4_cast" [Group_5/sample.c:1901]   --->   Operation 1673 'getelementptr' 'd_addr_82' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_273 : Operation 1674 [2/2] (2.77ns)   --->   "%d_load_82 = load float* %d_addr_82, align 4" [Group_5/sample.c:1901]   --->   Operation 1674 'load' 'd_load_82' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 274 <SV = 247> <Delay = 2.77>
ST_274 : Operation 1675 [1/2] (2.77ns)   --->   "%d_load_82 = load float* %d_addr_82, align 4" [Group_5/sample.c:1901]   --->   Operation 1675 'load' 'd_load_82' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 275 <SV = 248> <Delay = 3.51>
ST_275 : Operation 1676 [9/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1676 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 249> <Delay = 3.51>
ST_276 : Operation 1677 [8/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1677 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 250> <Delay = 3.51>
ST_277 : Operation 1678 [7/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1678 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 251> <Delay = 3.51>
ST_278 : Operation 1679 [6/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1679 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 252> <Delay = 3.51>
ST_279 : Operation 1680 [5/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1680 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 253> <Delay = 3.51>
ST_280 : Operation 1681 [4/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1681 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 254> <Delay = 3.51>
ST_281 : Operation 1682 [3/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1682 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 255> <Delay = 3.51>
ST_282 : Operation 1683 [2/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1683 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 256> <Delay = 3.51>
ST_283 : Operation 1684 [1/1] (0.00ns)   --->   "%sum_2_2_4 = phi float [ %sum_2_2_3, %110 ], [ %sum_4_2_4, %112 ]" [Group_5/sample.c:1903]   --->   Operation 1684 'phi' 'sum_2_2_4' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1685 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1685 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1686 'specregionbegin' 'tmp_192' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1687 'specpipeline' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1688 [1/9] (3.51ns)   --->   "%sum_4_2_4 = fadd float %d_load_82, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1688 'fadd' 'sum_4_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1689 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_192)" [Group_5/sample.c:1904]   --->   Operation 1689 'specregionend' 'empty_264' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_283 : Operation 1690 [1/1] (0.00ns)   --->   "br label %111" [Group_5/sample.c:1898]   --->   Operation 1690 'br' <Predicate = (!exitcond_2_4)> <Delay = 0.00>

State 284 <SV = 257> <Delay = 4.14>
ST_284 : Operation 1691 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch95 [
    i4 0, label %branch88
    i4 1, label %branch89
    i4 2, label %branch90
    i4 3, label %branch91
    i4 4, label %branch92
    i4 5, label %branch93
    i4 6, label %branch94
  ]" [Group_5/sample.c:1905]   --->   Operation 1691 'switch' <Predicate = true> <Delay = 1.21>
ST_284 : Operation 1692 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1692 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1693 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1693 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1694 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1694 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1695 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1695 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1696 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1696 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1697 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1697 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1698 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1698 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1699 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1699 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1700 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1700 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1701 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1701 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1702 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1702 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1703 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1703 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1704 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1704 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1705 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1705 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1706 [1/1] (1.75ns)   --->   "store float %sum_2_2_4, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1706 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_284 : Operation 1707 [1/1] (0.00ns)   --->   "br label %109" [Group_5/sample.c:1905]   --->   Operation 1707 'br' <Predicate = false> <Delay = 0.00>
ST_284 : Operation 1708 [1/1] (0.00ns)   --->   "%i_33_2_6 = or i64 %i_2, 5" [Group_5/sample.c:1891]   --->   Operation 1708 'or' 'i_33_2_6' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1709 [1/1] (2.34ns)   --->   "%exitcond1_2_5 = icmp eq i64 %i_33_2_6, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1709 'icmp' 'exitcond1_2_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1710 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_5, label %128, label %115" [Group_5/sample.c:1891]   --->   Operation 1710 'br' <Predicate = true> <Delay = 1.80>
ST_284 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_5)   --->   "%tmp_298 = shl i64 %i_33_2_6, 4" [Group_5/sample.c:1894]   --->   Operation 1711 'shl' 'tmp_298' <Predicate = (!exitcond1_2_5)> <Delay = 0.00>
ST_284 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_5)   --->   "%tmp_299 = shl i64 %i_33_2_6, 2" [Group_5/sample.c:1894]   --->   Operation 1712 'shl' 'tmp_299' <Predicate = (!exitcond1_2_5)> <Delay = 0.00>
ST_284 : Operation 1713 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_5 = add i64 %tmp_298, %tmp_299" [Group_5/sample.c:1894]   --->   Operation 1713 'add' 'inneridx_2_2_5' <Predicate = (!exitcond1_2_5)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1714 [1/1] (1.35ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 1714 'br' <Predicate = (!exitcond1_2_5)> <Delay = 1.35>

State 285 <SV = 258> <Delay = 2.77>
ST_285 : Operation 1715 [1/1] (0.00ns)   --->   "%j_2_2_5 = phi i8 [ 0, %115 ], [ %tmp_37_2_5, %117 ]" [Group_5/sample.c:1898]   --->   Operation 1715 'phi' 'j_2_2_5' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1716 [1/1] (1.24ns)   --->   "%exitcond_2_5 = icmp eq i8 %j_2_2_5, -128" [Group_5/sample.c:1898]   --->   Operation 1716 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1717 [1/1] (1.71ns)   --->   "%tmp_37_2_5 = add i8 %j_2_2_5, 1" [Group_5/sample.c:1898]   --->   Operation 1717 'add' 'tmp_37_2_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1718 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %113, label %117" [Group_5/sample.c:1898]   --->   Operation 1718 'br' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 1719 [1/1] (0.00ns)   --->   "%j_2_2_5_cast = zext i8 %j_2_2_5 to i64" [Group_5/sample.c:1898]   --->   Operation 1719 'zext' 'j_2_2_5_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_285 : Operation 1720 [1/1] (0.00ns)   --->   "%d_addr_83 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_5_cast" [Group_5/sample.c:1901]   --->   Operation 1720 'getelementptr' 'd_addr_83' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_285 : Operation 1721 [2/2] (2.77ns)   --->   "%d_load_83 = load float* %d_addr_83, align 4" [Group_5/sample.c:1901]   --->   Operation 1721 'load' 'd_load_83' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 286 <SV = 259> <Delay = 2.77>
ST_286 : Operation 1722 [1/2] (2.77ns)   --->   "%d_load_83 = load float* %d_addr_83, align 4" [Group_5/sample.c:1901]   --->   Operation 1722 'load' 'd_load_83' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 287 <SV = 260> <Delay = 3.51>
ST_287 : Operation 1723 [9/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1723 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 261> <Delay = 3.51>
ST_288 : Operation 1724 [8/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1724 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 262> <Delay = 3.51>
ST_289 : Operation 1725 [7/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1725 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 263> <Delay = 3.51>
ST_290 : Operation 1726 [6/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1726 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 264> <Delay = 3.51>
ST_291 : Operation 1727 [5/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1727 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 265> <Delay = 3.51>
ST_292 : Operation 1728 [4/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1728 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 266> <Delay = 3.51>
ST_293 : Operation 1729 [3/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1729 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 267> <Delay = 3.51>
ST_294 : Operation 1730 [2/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1730 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 268> <Delay = 3.51>
ST_295 : Operation 1731 [1/1] (0.00ns)   --->   "%sum_2_2_5 = phi float [ %sum_2_2_4, %115 ], [ %sum_4_2_5, %117 ]" [Group_5/sample.c:1903]   --->   Operation 1731 'phi' 'sum_2_2_5' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1732 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1732 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_193 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1733 'specregionbegin' 'tmp_193' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1734 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1734 'specpipeline' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1735 [1/9] (3.51ns)   --->   "%sum_4_2_5 = fadd float %d_load_83, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1735 'fadd' 'sum_4_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1736 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_193)" [Group_5/sample.c:1904]   --->   Operation 1736 'specregionend' 'empty_266' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_295 : Operation 1737 [1/1] (0.00ns)   --->   "br label %116" [Group_5/sample.c:1898]   --->   Operation 1737 'br' <Predicate = (!exitcond_2_5)> <Delay = 0.00>

State 296 <SV = 269> <Delay = 4.14>
ST_296 : Operation 1738 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]" [Group_5/sample.c:1905]   --->   Operation 1738 'switch' <Predicate = true> <Delay = 1.21>
ST_296 : Operation 1739 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1739 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1740 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1740 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1741 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1741 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1742 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1742 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1743 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1743 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1744 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1744 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1745 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1745 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1746 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1746 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1747 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1747 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1748 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1748 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1749 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1749 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1750 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1750 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1751 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1751 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1752 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1752 'br' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1753 [1/1] (1.75ns)   --->   "store float %sum_2_2_5, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1753 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_296 : Operation 1754 [1/1] (0.00ns)   --->   "br label %114" [Group_5/sample.c:1905]   --->   Operation 1754 'br' <Predicate = false> <Delay = 0.00>
ST_296 : Operation 1755 [1/1] (0.00ns)   --->   "%i_33_2_8 = or i64 %i_2, 6" [Group_5/sample.c:1891]   --->   Operation 1755 'or' 'i_33_2_8' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1756 [1/1] (2.34ns)   --->   "%exitcond1_2_6 = icmp eq i64 %i_33_2_8, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1756 'icmp' 'exitcond1_2_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1757 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_6, label %128, label %120" [Group_5/sample.c:1891]   --->   Operation 1757 'br' <Predicate = true> <Delay = 1.80>
ST_296 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_6)   --->   "%tmp_300 = shl i64 %i_33_2_8, 4" [Group_5/sample.c:1894]   --->   Operation 1758 'shl' 'tmp_300' <Predicate = (!exitcond1_2_6)> <Delay = 0.00>
ST_296 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_6)   --->   "%tmp_301 = shl i64 %i_33_2_8, 2" [Group_5/sample.c:1894]   --->   Operation 1759 'shl' 'tmp_301' <Predicate = (!exitcond1_2_6)> <Delay = 0.00>
ST_296 : Operation 1760 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_6 = add i64 %tmp_300, %tmp_301" [Group_5/sample.c:1894]   --->   Operation 1760 'add' 'inneridx_2_2_6' <Predicate = (!exitcond1_2_6)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1761 [1/1] (1.35ns)   --->   "br label %121" [Group_5/sample.c:1898]   --->   Operation 1761 'br' <Predicate = (!exitcond1_2_6)> <Delay = 1.35>

State 297 <SV = 270> <Delay = 2.77>
ST_297 : Operation 1762 [1/1] (0.00ns)   --->   "%j_2_2_6 = phi i8 [ 0, %120 ], [ %tmp_37_2_6, %122 ]" [Group_5/sample.c:1898]   --->   Operation 1762 'phi' 'j_2_2_6' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1763 [1/1] (1.24ns)   --->   "%exitcond_2_6 = icmp eq i8 %j_2_2_6, -128" [Group_5/sample.c:1898]   --->   Operation 1763 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1764 [1/1] (1.71ns)   --->   "%tmp_37_2_6 = add i8 %j_2_2_6, 1" [Group_5/sample.c:1898]   --->   Operation 1764 'add' 'tmp_37_2_6' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1765 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %118, label %122" [Group_5/sample.c:1898]   --->   Operation 1765 'br' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1766 [1/1] (0.00ns)   --->   "%j_2_2_6_cast = zext i8 %j_2_2_6 to i64" [Group_5/sample.c:1898]   --->   Operation 1766 'zext' 'j_2_2_6_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_297 : Operation 1767 [1/1] (0.00ns)   --->   "%d_addr_84 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_6_cast" [Group_5/sample.c:1901]   --->   Operation 1767 'getelementptr' 'd_addr_84' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_297 : Operation 1768 [2/2] (2.77ns)   --->   "%d_load_84 = load float* %d_addr_84, align 4" [Group_5/sample.c:1901]   --->   Operation 1768 'load' 'd_load_84' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 298 <SV = 271> <Delay = 2.77>
ST_298 : Operation 1769 [1/2] (2.77ns)   --->   "%d_load_84 = load float* %d_addr_84, align 4" [Group_5/sample.c:1901]   --->   Operation 1769 'load' 'd_load_84' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 299 <SV = 272> <Delay = 3.51>
ST_299 : Operation 1770 [9/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1770 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 273> <Delay = 3.51>
ST_300 : Operation 1771 [8/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1771 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 274> <Delay = 3.51>
ST_301 : Operation 1772 [7/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1772 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 275> <Delay = 3.51>
ST_302 : Operation 1773 [6/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1773 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 276> <Delay = 3.51>
ST_303 : Operation 1774 [5/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1774 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 277> <Delay = 3.51>
ST_304 : Operation 1775 [4/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1775 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 278> <Delay = 3.51>
ST_305 : Operation 1776 [3/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1776 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 279> <Delay = 3.51>
ST_306 : Operation 1777 [2/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1777 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 280> <Delay = 3.51>
ST_307 : Operation 1778 [1/1] (0.00ns)   --->   "%sum_2_2_6 = phi float [ %sum_2_2_5, %120 ], [ %sum_4_2_6, %122 ]" [Group_5/sample.c:1903]   --->   Operation 1778 'phi' 'sum_2_2_6' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1779 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1779 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_194 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1780 'specregionbegin' 'tmp_194' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1781 'specpipeline' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1782 [1/9] (3.51ns)   --->   "%sum_4_2_6 = fadd float %d_load_84, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1782 'fadd' 'sum_4_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1783 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_194)" [Group_5/sample.c:1904]   --->   Operation 1783 'specregionend' 'empty_268' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_307 : Operation 1784 [1/1] (0.00ns)   --->   "br label %121" [Group_5/sample.c:1898]   --->   Operation 1784 'br' <Predicate = (!exitcond_2_6)> <Delay = 0.00>

State 308 <SV = 281> <Delay = 4.14>
ST_308 : Operation 1785 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch79 [
    i4 0, label %branch72
    i4 1, label %branch73
    i4 2, label %branch74
    i4 3, label %branch75
    i4 4, label %branch76
    i4 5, label %branch77
    i4 6, label %branch78
  ]" [Group_5/sample.c:1905]   --->   Operation 1785 'switch' <Predicate = true> <Delay = 1.21>
ST_308 : Operation 1786 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1786 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1787 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1787 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1788 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1788 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1789 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1789 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1790 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1790 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1791 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1791 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1792 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1792 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1793 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1793 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1794 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1794 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1795 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1795 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1796 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1796 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1797 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1797 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1798 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1798 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1799 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1799 'br' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1800 [1/1] (1.75ns)   --->   "store float %sum_2_2_6, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1800 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_308 : Operation 1801 [1/1] (0.00ns)   --->   "br label %119" [Group_5/sample.c:1905]   --->   Operation 1801 'br' <Predicate = false> <Delay = 0.00>
ST_308 : Operation 1802 [1/1] (0.00ns)   --->   "%i_33_2_9 = or i64 %i_2, 7" [Group_5/sample.c:1891]   --->   Operation 1802 'or' 'i_33_2_9' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1803 [1/1] (2.34ns)   --->   "%exitcond1_2_7 = icmp eq i64 %i_33_2_9, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1803 'icmp' 'exitcond1_2_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1804 [1/1] (1.80ns)   --->   "br i1 %exitcond1_2_7, label %128, label %125" [Group_5/sample.c:1891]   --->   Operation 1804 'br' <Predicate = true> <Delay = 1.80>
ST_308 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_7)   --->   "%tmp_305 = shl i64 %i_33_2_9, 4" [Group_5/sample.c:1894]   --->   Operation 1805 'shl' 'tmp_305' <Predicate = (!exitcond1_2_7)> <Delay = 0.00>
ST_308 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_2_7)   --->   "%tmp_306 = shl i64 %i_33_2_9, 2" [Group_5/sample.c:1894]   --->   Operation 1806 'shl' 'tmp_306' <Predicate = (!exitcond1_2_7)> <Delay = 0.00>
ST_308 : Operation 1807 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_2_7 = add i64 %tmp_305, %tmp_306" [Group_5/sample.c:1894]   --->   Operation 1807 'add' 'inneridx_2_2_7' <Predicate = (!exitcond1_2_7)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1808 [1/1] (1.35ns)   --->   "br label %126" [Group_5/sample.c:1898]   --->   Operation 1808 'br' <Predicate = (!exitcond1_2_7)> <Delay = 1.35>

State 309 <SV = 282> <Delay = 2.77>
ST_309 : Operation 1809 [1/1] (0.00ns)   --->   "%j_2_2_7 = phi i8 [ 0, %125 ], [ %tmp_37_2_7, %127 ]" [Group_5/sample.c:1898]   --->   Operation 1809 'phi' 'j_2_2_7' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1810 [1/1] (1.24ns)   --->   "%exitcond_2_7 = icmp eq i8 %j_2_2_7, -128" [Group_5/sample.c:1898]   --->   Operation 1810 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1811 [1/1] (1.71ns)   --->   "%tmp_37_2_7 = add i8 %j_2_2_7, 1" [Group_5/sample.c:1898]   --->   Operation 1811 'add' 'tmp_37_2_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1812 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %123, label %127" [Group_5/sample.c:1898]   --->   Operation 1812 'br' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1813 [1/1] (0.00ns)   --->   "%j_2_2_7_cast = zext i8 %j_2_2_7 to i64" [Group_5/sample.c:1898]   --->   Operation 1813 'zext' 'j_2_2_7_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_309 : Operation 1814 [1/1] (0.00ns)   --->   "%d_addr_85 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_2_7_cast" [Group_5/sample.c:1901]   --->   Operation 1814 'getelementptr' 'd_addr_85' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_309 : Operation 1815 [2/2] (2.77ns)   --->   "%d_load_85 = load float* %d_addr_85, align 4" [Group_5/sample.c:1901]   --->   Operation 1815 'load' 'd_load_85' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 310 <SV = 283> <Delay = 2.77>
ST_310 : Operation 1816 [1/2] (2.77ns)   --->   "%d_load_85 = load float* %d_addr_85, align 4" [Group_5/sample.c:1901]   --->   Operation 1816 'load' 'd_load_85' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 311 <SV = 284> <Delay = 3.51>
ST_311 : Operation 1817 [9/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1817 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 285> <Delay = 3.51>
ST_312 : Operation 1818 [8/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1818 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 286> <Delay = 3.51>
ST_313 : Operation 1819 [7/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1819 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 287> <Delay = 3.51>
ST_314 : Operation 1820 [6/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1820 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 288> <Delay = 3.51>
ST_315 : Operation 1821 [5/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1821 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 289> <Delay = 3.51>
ST_316 : Operation 1822 [4/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1822 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 290> <Delay = 3.51>
ST_317 : Operation 1823 [3/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1823 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 291> <Delay = 3.51>
ST_318 : Operation 1824 [2/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1824 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 292> <Delay = 3.51>
ST_319 : Operation 1825 [1/1] (0.00ns)   --->   "%sum_2_2_7 = phi float [ %sum_2_2_6, %125 ], [ %sum_4_2_7, %127 ]" [Group_5/sample.c:1903]   --->   Operation 1825 'phi' 'sum_2_2_7' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1826 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1826 'speclooptripcount' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1827 'specregionbegin' 'tmp_197' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1828 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1828 'specpipeline' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1829 [1/9] (3.51ns)   --->   "%sum_4_2_7 = fadd float %d_load_85, %tmp_36_2" [Group_5/sample.c:1903]   --->   Operation 1829 'fadd' 'sum_4_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1830 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_197)" [Group_5/sample.c:1904]   --->   Operation 1830 'specregionend' 'empty_270' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_319 : Operation 1831 [1/1] (0.00ns)   --->   "br label %126" [Group_5/sample.c:1898]   --->   Operation 1831 'br' <Predicate = (!exitcond_2_7)> <Delay = 0.00>

State 320 <SV = 293> <Delay = 1.75>
ST_320 : Operation 1832 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch71 [
    i4 0, label %branch64
    i4 1, label %branch65
    i4 2, label %branch66
    i4 3, label %branch67
    i4 4, label %branch68
    i4 5, label %branch69
    i4 6, label %branch70
  ]" [Group_5/sample.c:1905]   --->   Operation 1832 'switch' <Predicate = true> <Delay = 1.21>
ST_320 : Operation 1833 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1833 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1834 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1834 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1835 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1835 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1836 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1836 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1837 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1837 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1838 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1838 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1839 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1839 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1840 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1840 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1841 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1841 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1842 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1842 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1843 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1843 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1844 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1844 'br' <Predicate = false> <Delay = 0.00>
ST_320 : Operation 1845 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1845 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1846 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1846 'br' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1847 [1/1] (1.75ns)   --->   "store float %sum_2_2_7, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1847 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_320 : Operation 1848 [1/1] (0.00ns)   --->   "br label %124" [Group_5/sample.c:1905]   --->   Operation 1848 'br' <Predicate = false> <Delay = 0.00>

State 321 <SV = 294> <Delay = 2.99>
ST_321 : Operation 1849 [1/1] (2.99ns)   --->   "%i_33_2_7 = add i64 %i_2, 8" [Group_5/sample.c:1891]   --->   Operation 1849 'add' 'i_33_2_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1850 [1/1] (0.00ns)   --->   "br label %87" [Group_5/sample.c:1891]   --->   Operation 1850 'br' <Predicate = true> <Delay = 0.00>

State 322 <SV = 282> <Delay = 1.77>
ST_322 : Operation 1851 [1/1] (0.00ns)   --->   "%sum_1_lcssa_2 = phi float [ %sum_1_2, %87 ], [ %sum_2_2, %89 ], [ %sum_2_2_1, %94 ], [ %sum_2_2_2, %99 ], [ %sum_2_2_3, %104 ], [ %sum_2_2_4, %109 ], [ %sum_2_2_5, %114 ], [ %sum_2_2_6, %119 ]" [Group_5/sample.c:1903]   --->   Operation 1851 'phi' 'sum_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1852 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_2 = phi i64 [ %inneridx_1_2, %87 ], [ %inneridx_2_2, %89 ], [ %inneridx_2_2_1, %94 ], [ %inneridx_2_2_2, %99 ], [ %inneridx_2_2_3, %104 ], [ %inneridx_2_2_4, %109 ], [ %inneridx_2_2_5, %114 ], [ %inneridx_2_2_6, %119 ]" [Group_5/sample.c:1894]   --->   Operation 1852 'phi' 'inneridx_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1853 [1/1] (0.00ns)   --->   "%j_1_lcssa_2 = phi i9 [ %j_1_2, %87 ], [ 128, %89 ], [ 128, %94 ], [ 128, %99 ], [ 128, %104 ], [ 128, %109 ], [ 128, %114 ], [ 128, %119 ]"   --->   Operation 1853 'phi' 'j_1_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_302 = trunc i64 %inneridx_1_lcssa_2 to i9" [Group_5/sample.c:1886]   --->   Operation 1854 'trunc' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1855 [1/1] (0.00ns)   --->   "%j_1_lcssa_2_cast_cas = zext i9 %j_1_lcssa_2 to i13" [Group_5/sample.c:1886]   --->   Operation 1855 'zext' 'j_1_lcssa_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1856 [1/1] (0.00ns)   --->   "%k_2_9 = or i5 %k, 3" [Group_5/sample.c:1886]   --->   Operation 1856 'or' 'k_2_9' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1857 [1/1] (0.00ns)   --->   "%k_2_9_cast1 = zext i5 %k_2_9 to i9" [Group_5/sample.c:1886]   --->   Operation 1857 'zext' 'k_2_9_cast1' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc2)   --->   "%tmp_195 = or i3 %tmp_247, 3" [Group_5/sample.c:1886]   --->   Operation 1858 'or' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node arrayNo_trunc2)   --->   "%tmp_303 = trunc i64 %inneridx_1_lcssa_2 to i3" [Group_5/sample.c:1894]   --->   Operation 1859 'trunc' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1860 [1/1] (1.73ns)   --->   "%sum3_3 = add i9 %tmp_302, %k_2_9_cast1" [Group_5/sample.c:1886]   --->   Operation 1860 'add' 'sum3_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1861 [1/1] (1.34ns) (out node of the LUT)   --->   "%arrayNo_trunc2 = add i3 %tmp_195, %tmp_303" [Group_5/sample.c:1886]   --->   Operation 1861 'add' 'arrayNo_trunc2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1862 [1/1] (0.00ns)   --->   "%newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_3, i32 3, i32 8)" [Group_5/sample.c:1886]   --->   Operation 1862 'partselect' 'newIndex2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_2_9, i7 0)" [Group_5/sample.c:1888]   --->   Operation 1863 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = zext i12 %tmp_3 to i13" [Group_5/sample.c:1888]   --->   Operation 1864 'zext' 'tmp_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_304 = trunc i9 %j_1_lcssa_2 to i3"   --->   Operation 1865 'trunc' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1866 [1/1] (1.77ns)   --->   "%sum6_3 = add i13 %tmp_3_cast_cast, %j_1_lcssa_2_cast_cas" [Group_5/sample.c:1888]   --->   Operation 1866 'add' 'sum6_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1867 [1/1] (0.00ns)   --->   "%newIndex3 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_3, i32 3, i32 12)" [Group_5/sample.c:1888]   --->   Operation 1867 'partselect' 'newIndex3' <Predicate = true> <Delay = 0.00>

State 323 <SV = 283> <Delay = 2.77>
ST_323 : Operation 1868 [1/1] (0.00ns)   --->   "%newIndex32_cast = zext i10 %newIndex3 to i64" [Group_5/sample.c:1888]   --->   Operation 1868 'zext' 'newIndex32_cast' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1869 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_72 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1869 'getelementptr' 'dense_13_kernel_arra_72' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1870 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4" [Group_5/sample.c:1888]   --->   Operation 1870 'load' 'dense_13_kernel_arra_73' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_323 : Operation 1871 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_74 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1871 'getelementptr' 'dense_13_kernel_arra_74' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1872 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4" [Group_5/sample.c:1888]   --->   Operation 1872 'load' 'dense_13_kernel_arra_75' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_323 : Operation 1873 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_76 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1873 'getelementptr' 'dense_13_kernel_arra_76' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1874 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4" [Group_5/sample.c:1888]   --->   Operation 1874 'load' 'dense_13_kernel_arra_77' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_323 : Operation 1875 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_78 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1875 'getelementptr' 'dense_13_kernel_arra_78' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1876 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4" [Group_5/sample.c:1888]   --->   Operation 1876 'load' 'dense_13_kernel_arra_79' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_323 : Operation 1877 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_80 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1877 'getelementptr' 'dense_13_kernel_arra_80' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1878 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4" [Group_5/sample.c:1888]   --->   Operation 1878 'load' 'dense_13_kernel_arra_81' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 324 <SV = 284> <Delay = 4.31>
ST_324 : Operation 1879 [1/1] (0.00ns)   --->   "%newIndex31_cast = zext i6 %newIndex2 to i64" [Group_5/sample.c:1886]   --->   Operation 1879 'zext' 'newIndex31_cast' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1880 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1880 'getelementptr' 'A_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1881 [2/2] (1.75ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1881 'load' 'A_0_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1882 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1882 'getelementptr' 'A_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1883 [2/2] (1.75ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1883 'load' 'A_1_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1884 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1884 'getelementptr' 'A_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1885 [2/2] (1.75ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1885 'load' 'A_2_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1886 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1886 'getelementptr' 'A_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1887 [2/2] (1.75ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1887 'load' 'A_3_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1888 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1888 'getelementptr' 'A_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1889 [2/2] (1.75ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1889 'load' 'A_4_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1890 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1890 'getelementptr' 'A_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1891 [2/2] (1.75ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1891 'load' 'A_5_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1892 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1892 'getelementptr' 'A_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1893 [2/2] (1.75ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1893 'load' 'A_6_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1894 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex31_cast" [Group_5/sample.c:1886]   --->   Operation 1894 'getelementptr' 'A_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1895 [2/2] (1.75ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1895 'load' 'A_7_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_324 : Operation 1896 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4" [Group_5/sample.c:1888]   --->   Operation 1896 'load' 'dense_13_kernel_arra_73' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1897 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4" [Group_5/sample.c:1888]   --->   Operation 1897 'load' 'dense_13_kernel_arra_75' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1898 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4" [Group_5/sample.c:1888]   --->   Operation 1898 'load' 'dense_13_kernel_arra_77' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1899 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4" [Group_5/sample.c:1888]   --->   Operation 1899 'load' 'dense_13_kernel_arra_79' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1900 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4" [Group_5/sample.c:1888]   --->   Operation 1900 'load' 'dense_13_kernel_arra_81' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1901 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_82 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1901 'getelementptr' 'dense_13_kernel_arra_82' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1902 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4" [Group_5/sample.c:1888]   --->   Operation 1902 'load' 'dense_13_kernel_arra_83' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1903 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_84 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1903 'getelementptr' 'dense_13_kernel_arra_84' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1904 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4" [Group_5/sample.c:1888]   --->   Operation 1904 'load' 'dense_13_kernel_arra_85' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1905 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_86 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1888]   --->   Operation 1905 'getelementptr' 'dense_13_kernel_arra_86' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1906 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4" [Group_5/sample.c:1888]   --->   Operation 1906 'load' 'dense_13_kernel_arra_87' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_324 : Operation 1907 [1/1] (1.00ns)   --->   "%sel_tmp_i9 = icmp eq i3 %tmp_304, 0"   --->   Operation 1907 'icmp' 'sel_tmp_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i9)   --->   "%sel_tmp1_i9 = select i1 %sel_tmp_i9, float %dense_13_kernel_arra_75, float %dense_13_kernel_arra_73" [Group_5/sample.c:1888]   --->   Operation 1908 'select' 'sel_tmp1_i9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1909 [1/1] (1.00ns)   --->   "%sel_tmp2_i9 = icmp eq i3 %tmp_304, 1"   --->   Operation 1909 'icmp' 'sel_tmp2_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1910 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i9 = select i1 %sel_tmp2_i9, float %dense_13_kernel_arra_77, float %sel_tmp1_i9" [Group_5/sample.c:1888]   --->   Operation 1910 'select' 'sel_tmp3_i9' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1911 [1/1] (1.00ns)   --->   "%sel_tmp4_i9 = icmp eq i3 %tmp_304, 2"   --->   Operation 1911 'icmp' 'sel_tmp4_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i9)   --->   "%sel_tmp5_i9 = select i1 %sel_tmp4_i9, float %dense_13_kernel_arra_79, float %sel_tmp3_i9" [Group_5/sample.c:1888]   --->   Operation 1912 'select' 'sel_tmp5_i9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_324 : Operation 1913 [1/1] (1.00ns)   --->   "%sel_tmp6_i9 = icmp eq i3 %tmp_304, 3"   --->   Operation 1913 'icmp' 'sel_tmp6_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1914 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i9 = select i1 %sel_tmp6_i9, float %dense_13_kernel_arra_81, float %sel_tmp5_i9" [Group_5/sample.c:1888]   --->   Operation 1914 'select' 'sel_tmp7_i9' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 325 <SV = 285> <Delay = 4.31>
ST_325 : Operation 1915 [1/1] (0.00ns)   --->   "%arrayNo6 = zext i3 %arrayNo_trunc2 to i64" [Group_5/sample.c:1886]   --->   Operation 1915 'zext' 'arrayNo6' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1916 [1/2] (1.75ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1916 'load' 'A_0_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1917 [1/2] (1.75ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1917 'load' 'A_1_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1918 [1/2] (1.75ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1918 'load' 'A_2_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1919 [1/2] (1.75ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1919 'load' 'A_3_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1920 [1/2] (1.75ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1920 'load' 'A_4_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1921 [1/2] (1.75ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1921 'load' 'A_5_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1922 [1/2] (1.75ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1922 'load' 'A_6_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1923 [1/2] (1.75ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [Group_5/sample.c:1886]   --->   Operation 1923 'load' 'A_7_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_325 : Operation 1924 [1/1] (1.83ns)   --->   "%tmp_196 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_3, float %A_1_load_3, float %A_2_load_3, float %A_3_load_3, float %A_4_load_3, float %A_5_load_3, float %A_6_load_3, float %A_7_load_3, i64 %arrayNo6)" [Group_5/sample.c:1886]   --->   Operation 1924 'mux' 'tmp_196' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1925 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4" [Group_5/sample.c:1888]   --->   Operation 1925 'load' 'dense_13_kernel_arra_83' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_325 : Operation 1926 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4" [Group_5/sample.c:1888]   --->   Operation 1926 'load' 'dense_13_kernel_arra_85' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_325 : Operation 1927 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4" [Group_5/sample.c:1888]   --->   Operation 1927 'load' 'dense_13_kernel_arra_87' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_325 : Operation 1928 [1/1] (1.00ns)   --->   "%sel_tmp8_i9 = icmp eq i3 %tmp_304, -4"   --->   Operation 1928 'icmp' 'sel_tmp8_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i9)   --->   "%sel_tmp9_i9 = select i1 %sel_tmp8_i9, float %dense_13_kernel_arra_83, float %sel_tmp7_i9" [Group_5/sample.c:1888]   --->   Operation 1929 'select' 'sel_tmp9_i9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 1930 [1/1] (1.00ns)   --->   "%sel_tmp10_i9 = icmp eq i3 %tmp_304, -3"   --->   Operation 1930 'icmp' 'sel_tmp10_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1931 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i9 = select i1 %sel_tmp10_i9, float %dense_13_kernel_arra_85, float %sel_tmp9_i9" [Group_5/sample.c:1888]   --->   Operation 1931 'select' 'sel_tmp11_i9' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 1932 [1/1] (1.00ns)   --->   "%sel_tmp12_i9 = icmp eq i3 %tmp_304, -2"   --->   Operation 1932 'icmp' 'sel_tmp12_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1933 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i9 = select i1 %sel_tmp12_i9, float %dense_13_kernel_arra_87, float %sel_tmp11_i9" [Group_5/sample.c:1888]   --->   Operation 1933 'select' 'UnifiedRetVal_i9' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 326 <SV = 286> <Delay = 3.65>
ST_326 : Operation 1934 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_196, %UnifiedRetVal_i9" [Group_5/sample.c:1903]   --->   Operation 1934 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 287> <Delay = 3.65>
ST_327 : Operation 1935 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_196, %UnifiedRetVal_i9" [Group_5/sample.c:1903]   --->   Operation 1935 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 288> <Delay = 3.65>
ST_328 : Operation 1936 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_196, %UnifiedRetVal_i9" [Group_5/sample.c:1903]   --->   Operation 1936 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 289> <Delay = 3.65>
ST_329 : Operation 1937 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_196, %UnifiedRetVal_i9" [Group_5/sample.c:1903]   --->   Operation 1937 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 290> <Delay = 3.65>
ST_330 : Operation 1938 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_196, %UnifiedRetVal_i9" [Group_5/sample.c:1903]   --->   Operation 1938 'fmul' 'tmp_36_3' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1939 [1/1] (1.35ns)   --->   "br label %129" [Group_5/sample.c:1891]   --->   Operation 1939 'br' <Predicate = true> <Delay = 1.35>

State 331 <SV = 291> <Delay = 4.14>
ST_331 : Operation 1940 [1/1] (0.00ns)   --->   "%i_3 = phi i64 [ 0, %128 ], [ %i_33_3_7, %166 ]" [Group_5/sample.c:1891]   --->   Operation 1940 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1941 [1/1] (0.00ns)   --->   "%j_1_3 = phi i9 [ %j_1_lcssa_2, %128 ], [ 128, %166 ]"   --->   Operation 1941 'phi' 'j_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1942 [1/1] (0.00ns)   --->   "%inneridx_1_3 = phi i64 [ %inneridx_1_lcssa_2, %128 ], [ %inneridx_2_3_7, %166 ]" [Group_5/sample.c:1894]   --->   Operation 1942 'phi' 'inneridx_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1943 [1/1] (0.00ns)   --->   "%sum_1_3 = phi float [ %sum_1_lcssa_2, %128 ], [ %sum_2_3_7, %166 ]" [Group_5/sample.c:1903]   --->   Operation 1943 'phi' 'sum_1_3' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1944 [1/1] (2.34ns)   --->   "%exitcond1_3 = icmp eq i64 %i_3, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1944 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1945 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3, label %170, label %132" [Group_5/sample.c:1891]   --->   Operation 1945 'br' <Predicate = true> <Delay = 1.80>
ST_331 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3)   --->   "%tmp_307 = shl i64 %i_3, 4" [Group_5/sample.c:1894]   --->   Operation 1946 'shl' 'tmp_307' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_331 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3)   --->   "%tmp_308 = shl i64 %i_3, 2" [Group_5/sample.c:1894]   --->   Operation 1947 'shl' 'tmp_308' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_331 : Operation 1948 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3 = add i64 %tmp_307, %tmp_308" [Group_5/sample.c:1894]   --->   Operation 1948 'add' 'inneridx_2_3' <Predicate = (!exitcond1_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1949 [1/1] (1.35ns)   --->   "br label %133" [Group_5/sample.c:1898]   --->   Operation 1949 'br' <Predicate = (!exitcond1_3)> <Delay = 1.35>

State 332 <SV = 292> <Delay = 2.77>
ST_332 : Operation 1950 [1/1] (0.00ns)   --->   "%j_2_3 = phi i8 [ 0, %132 ], [ %tmp_37_3, %134 ]" [Group_5/sample.c:1898]   --->   Operation 1950 'phi' 'j_2_3' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1951 [1/1] (1.24ns)   --->   "%exitcond_3 = icmp eq i8 %j_2_3, -128" [Group_5/sample.c:1898]   --->   Operation 1951 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1952 [1/1] (1.71ns)   --->   "%tmp_37_3 = add i8 %j_2_3, 1" [Group_5/sample.c:1898]   --->   Operation 1952 'add' 'tmp_37_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1953 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %130, label %134" [Group_5/sample.c:1898]   --->   Operation 1953 'br' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1954 [1/1] (0.00ns)   --->   "%j_2_3_cast = zext i8 %j_2_3 to i64" [Group_5/sample.c:1898]   --->   Operation 1954 'zext' 'j_2_3_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_332 : Operation 1955 [1/1] (0.00ns)   --->   "%d_addr_86 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_cast" [Group_5/sample.c:1901]   --->   Operation 1955 'getelementptr' 'd_addr_86' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_332 : Operation 1956 [2/2] (2.77ns)   --->   "%d_load_86 = load float* %d_addr_86, align 4" [Group_5/sample.c:1901]   --->   Operation 1956 'load' 'd_load_86' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 333 <SV = 293> <Delay = 2.77>
ST_333 : Operation 1957 [1/2] (2.77ns)   --->   "%d_load_86 = load float* %d_addr_86, align 4" [Group_5/sample.c:1901]   --->   Operation 1957 'load' 'd_load_86' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 334 <SV = 294> <Delay = 3.51>
ST_334 : Operation 1958 [9/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1958 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 295> <Delay = 3.51>
ST_335 : Operation 1959 [8/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1959 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 296> <Delay = 3.51>
ST_336 : Operation 1960 [7/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1960 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 297> <Delay = 3.51>
ST_337 : Operation 1961 [6/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1961 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 298> <Delay = 3.51>
ST_338 : Operation 1962 [5/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1962 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 299> <Delay = 3.51>
ST_339 : Operation 1963 [4/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1963 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 300> <Delay = 3.51>
ST_340 : Operation 1964 [3/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1964 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 301> <Delay = 3.51>
ST_341 : Operation 1965 [2/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1965 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 302> <Delay = 3.51>
ST_342 : Operation 1966 [1/1] (0.00ns)   --->   "%sum_2_3 = phi float [ %sum_1_3, %132 ], [ %sum_4_3, %134 ]" [Group_5/sample.c:1903]   --->   Operation 1966 'phi' 'sum_2_3' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1967 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1967 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 1968 'specregionbegin' 'tmp_198' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1969 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 1969 'specpipeline' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1970 [1/9] (3.51ns)   --->   "%sum_4_3 = fadd float %d_load_86, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 1970 'fadd' 'sum_4_3' <Predicate = (!exitcond_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1971 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_198)" [Group_5/sample.c:1904]   --->   Operation 1971 'specregionend' 'empty_272' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_342 : Operation 1972 [1/1] (0.00ns)   --->   "br label %133" [Group_5/sample.c:1898]   --->   Operation 1972 'br' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 343 <SV = 303> <Delay = 4.14>
ST_343 : Operation 1973 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch63 [
    i4 0, label %branch56
    i4 1, label %branch57
    i4 2, label %branch58
    i4 3, label %branch59
    i4 4, label %branch60
    i4 5, label %branch61
    i4 6, label %branch62
  ]" [Group_5/sample.c:1905]   --->   Operation 1973 'switch' <Predicate = true> <Delay = 1.21>
ST_343 : Operation 1974 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1974 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1975 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1975 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1976 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1976 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1977 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1977 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1978 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1978 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1979 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1979 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1980 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1980 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1981 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1981 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1982 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1982 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1983 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1983 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1984 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1984 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1985 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1985 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1986 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1986 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1987 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1987 'br' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1988 [1/1] (1.75ns)   --->   "store float %sum_2_3, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 1988 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_343 : Operation 1989 [1/1] (0.00ns)   --->   "br label %131" [Group_5/sample.c:1905]   --->   Operation 1989 'br' <Predicate = false> <Delay = 0.00>
ST_343 : Operation 1990 [1/1] (0.00ns)   --->   "%i_33_3_s = or i64 %i_3, 1" [Group_5/sample.c:1891]   --->   Operation 1990 'or' 'i_33_3_s' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1991 [1/1] (2.34ns)   --->   "%exitcond1_3_1 = icmp eq i64 %i_33_3_s, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 1991 'icmp' 'exitcond1_3_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1992 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_1, label %170, label %137" [Group_5/sample.c:1891]   --->   Operation 1992 'br' <Predicate = true> <Delay = 1.80>
ST_343 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_1)   --->   "%tmp_309 = shl i64 %i_33_3_s, 4" [Group_5/sample.c:1894]   --->   Operation 1993 'shl' 'tmp_309' <Predicate = (!exitcond1_3_1)> <Delay = 0.00>
ST_343 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_1)   --->   "%tmp_310 = shl i64 %i_33_3_s, 2" [Group_5/sample.c:1894]   --->   Operation 1994 'shl' 'tmp_310' <Predicate = (!exitcond1_3_1)> <Delay = 0.00>
ST_343 : Operation 1995 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_1 = add i64 %tmp_309, %tmp_310" [Group_5/sample.c:1894]   --->   Operation 1995 'add' 'inneridx_2_3_1' <Predicate = (!exitcond1_3_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1996 [1/1] (1.35ns)   --->   "br label %138" [Group_5/sample.c:1898]   --->   Operation 1996 'br' <Predicate = (!exitcond1_3_1)> <Delay = 1.35>

State 344 <SV = 304> <Delay = 2.77>
ST_344 : Operation 1997 [1/1] (0.00ns)   --->   "%j_2_3_1 = phi i8 [ 0, %137 ], [ %tmp_37_3_1, %139 ]" [Group_5/sample.c:1898]   --->   Operation 1997 'phi' 'j_2_3_1' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 1998 [1/1] (1.24ns)   --->   "%exitcond_3_1 = icmp eq i8 %j_2_3_1, -128" [Group_5/sample.c:1898]   --->   Operation 1998 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1999 [1/1] (1.71ns)   --->   "%tmp_37_3_1 = add i8 %j_2_3_1, 1" [Group_5/sample.c:1898]   --->   Operation 1999 'add' 'tmp_37_3_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2000 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %135, label %139" [Group_5/sample.c:1898]   --->   Operation 2000 'br' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2001 [1/1] (0.00ns)   --->   "%j_2_3_1_cast = zext i8 %j_2_3_1 to i64" [Group_5/sample.c:1898]   --->   Operation 2001 'zext' 'j_2_3_1_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_344 : Operation 2002 [1/1] (0.00ns)   --->   "%d_addr_87 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_1_cast" [Group_5/sample.c:1901]   --->   Operation 2002 'getelementptr' 'd_addr_87' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_344 : Operation 2003 [2/2] (2.77ns)   --->   "%d_load_87 = load float* %d_addr_87, align 4" [Group_5/sample.c:1901]   --->   Operation 2003 'load' 'd_load_87' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 345 <SV = 305> <Delay = 2.77>
ST_345 : Operation 2004 [1/2] (2.77ns)   --->   "%d_load_87 = load float* %d_addr_87, align 4" [Group_5/sample.c:1901]   --->   Operation 2004 'load' 'd_load_87' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 346 <SV = 306> <Delay = 3.51>
ST_346 : Operation 2005 [9/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2005 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 307> <Delay = 3.51>
ST_347 : Operation 2006 [8/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2006 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 308> <Delay = 3.51>
ST_348 : Operation 2007 [7/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2007 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 309> <Delay = 3.51>
ST_349 : Operation 2008 [6/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2008 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 310> <Delay = 3.51>
ST_350 : Operation 2009 [5/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2009 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 311> <Delay = 3.51>
ST_351 : Operation 2010 [4/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2010 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 312> <Delay = 3.51>
ST_352 : Operation 2011 [3/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2011 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 313> <Delay = 3.51>
ST_353 : Operation 2012 [2/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2012 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 314> <Delay = 3.51>
ST_354 : Operation 2013 [1/1] (0.00ns)   --->   "%sum_2_3_1 = phi float [ %sum_2_3, %137 ], [ %sum_4_3_1, %139 ]" [Group_5/sample.c:1903]   --->   Operation 2013 'phi' 'sum_2_3_1' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2014 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2014 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_199 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2015 'specregionbegin' 'tmp_199' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 2016 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2016 'specpipeline' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 2017 [1/9] (3.51ns)   --->   "%sum_4_3_1 = fadd float %d_load_87, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2017 'fadd' 'sum_4_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2018 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_199)" [Group_5/sample.c:1904]   --->   Operation 2018 'specregionend' 'empty_274' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_354 : Operation 2019 [1/1] (0.00ns)   --->   "br label %138" [Group_5/sample.c:1898]   --->   Operation 2019 'br' <Predicate = (!exitcond_3_1)> <Delay = 0.00>

State 355 <SV = 315> <Delay = 4.14>
ST_355 : Operation 2020 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch55 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
  ]" [Group_5/sample.c:1905]   --->   Operation 2020 'switch' <Predicate = true> <Delay = 1.21>
ST_355 : Operation 2021 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2021 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2022 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2022 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2023 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2023 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2024 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2024 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2025 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2025 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2026 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2026 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2027 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2027 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2028 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2028 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2029 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2029 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2030 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2030 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2031 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2031 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2032 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2032 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2033 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2033 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2034 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2034 'br' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2035 [1/1] (1.75ns)   --->   "store float %sum_2_3_1, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2035 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_355 : Operation 2036 [1/1] (0.00ns)   --->   "br label %136" [Group_5/sample.c:1905]   --->   Operation 2036 'br' <Predicate = false> <Delay = 0.00>
ST_355 : Operation 2037 [1/1] (0.00ns)   --->   "%i_33_3_3 = or i64 %i_3, 2" [Group_5/sample.c:1891]   --->   Operation 2037 'or' 'i_33_3_3' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2038 [1/1] (2.34ns)   --->   "%exitcond1_3_2 = icmp eq i64 %i_33_3_3, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2038 'icmp' 'exitcond1_3_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2039 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_2, label %170, label %142" [Group_5/sample.c:1891]   --->   Operation 2039 'br' <Predicate = true> <Delay = 1.80>
ST_355 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_2)   --->   "%tmp_311 = shl i64 %i_33_3_3, 4" [Group_5/sample.c:1894]   --->   Operation 2040 'shl' 'tmp_311' <Predicate = (!exitcond1_3_2)> <Delay = 0.00>
ST_355 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_2)   --->   "%tmp_312 = shl i64 %i_33_3_3, 2" [Group_5/sample.c:1894]   --->   Operation 2041 'shl' 'tmp_312' <Predicate = (!exitcond1_3_2)> <Delay = 0.00>
ST_355 : Operation 2042 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_2 = add i64 %tmp_311, %tmp_312" [Group_5/sample.c:1894]   --->   Operation 2042 'add' 'inneridx_2_3_2' <Predicate = (!exitcond1_3_2)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2043 [1/1] (1.35ns)   --->   "br label %143" [Group_5/sample.c:1898]   --->   Operation 2043 'br' <Predicate = (!exitcond1_3_2)> <Delay = 1.35>

State 356 <SV = 316> <Delay = 2.77>
ST_356 : Operation 2044 [1/1] (0.00ns)   --->   "%j_2_3_2 = phi i8 [ 0, %142 ], [ %tmp_37_3_2, %144 ]" [Group_5/sample.c:1898]   --->   Operation 2044 'phi' 'j_2_3_2' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2045 [1/1] (1.24ns)   --->   "%exitcond_3_2 = icmp eq i8 %j_2_3_2, -128" [Group_5/sample.c:1898]   --->   Operation 2045 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2046 [1/1] (1.71ns)   --->   "%tmp_37_3_2 = add i8 %j_2_3_2, 1" [Group_5/sample.c:1898]   --->   Operation 2046 'add' 'tmp_37_3_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2047 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %140, label %144" [Group_5/sample.c:1898]   --->   Operation 2047 'br' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2048 [1/1] (0.00ns)   --->   "%j_2_3_2_cast = zext i8 %j_2_3_2 to i64" [Group_5/sample.c:1898]   --->   Operation 2048 'zext' 'j_2_3_2_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_356 : Operation 2049 [1/1] (0.00ns)   --->   "%d_addr_88 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_2_cast" [Group_5/sample.c:1901]   --->   Operation 2049 'getelementptr' 'd_addr_88' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_356 : Operation 2050 [2/2] (2.77ns)   --->   "%d_load_88 = load float* %d_addr_88, align 4" [Group_5/sample.c:1901]   --->   Operation 2050 'load' 'd_load_88' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 357 <SV = 317> <Delay = 2.77>
ST_357 : Operation 2051 [1/2] (2.77ns)   --->   "%d_load_88 = load float* %d_addr_88, align 4" [Group_5/sample.c:1901]   --->   Operation 2051 'load' 'd_load_88' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 358 <SV = 318> <Delay = 3.51>
ST_358 : Operation 2052 [9/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2052 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 319> <Delay = 3.51>
ST_359 : Operation 2053 [8/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2053 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 320> <Delay = 3.51>
ST_360 : Operation 2054 [7/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2054 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 321> <Delay = 3.51>
ST_361 : Operation 2055 [6/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2055 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 322> <Delay = 3.51>
ST_362 : Operation 2056 [5/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2056 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 323> <Delay = 3.51>
ST_363 : Operation 2057 [4/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2057 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 324> <Delay = 3.51>
ST_364 : Operation 2058 [3/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2058 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 325> <Delay = 3.51>
ST_365 : Operation 2059 [2/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2059 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 326> <Delay = 3.51>
ST_366 : Operation 2060 [1/1] (0.00ns)   --->   "%sum_2_3_2 = phi float [ %sum_2_3_1, %142 ], [ %sum_4_3_2, %144 ]" [Group_5/sample.c:1903]   --->   Operation 2060 'phi' 'sum_2_3_2' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2061 'speclooptripcount' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2062 'specregionbegin' 'tmp_200' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2063 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2063 'specpipeline' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2064 [1/9] (3.51ns)   --->   "%sum_4_3_2 = fadd float %d_load_88, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2064 'fadd' 'sum_4_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 2065 [1/1] (0.00ns)   --->   "%empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_200)" [Group_5/sample.c:1904]   --->   Operation 2065 'specregionend' 'empty_276' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_366 : Operation 2066 [1/1] (0.00ns)   --->   "br label %143" [Group_5/sample.c:1898]   --->   Operation 2066 'br' <Predicate = (!exitcond_3_2)> <Delay = 0.00>

State 367 <SV = 327> <Delay = 4.14>
ST_367 : Operation 2067 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch47 [
    i4 0, label %branch40
    i4 1, label %branch41
    i4 2, label %branch42
    i4 3, label %branch43
    i4 4, label %branch44
    i4 5, label %branch45
    i4 6, label %branch46
  ]" [Group_5/sample.c:1905]   --->   Operation 2067 'switch' <Predicate = true> <Delay = 1.21>
ST_367 : Operation 2068 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2068 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2069 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2069 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2070 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2070 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2071 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2071 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2072 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2072 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2073 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2073 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2074 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2074 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2075 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2075 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2076 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2076 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2077 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2077 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2078 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2078 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2079 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2079 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2080 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2080 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2081 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2081 'br' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2082 [1/1] (1.75ns)   --->   "store float %sum_2_3_2, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2082 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2083 [1/1] (0.00ns)   --->   "br label %141" [Group_5/sample.c:1905]   --->   Operation 2083 'br' <Predicate = false> <Delay = 0.00>
ST_367 : Operation 2084 [1/1] (0.00ns)   --->   "%i_33_3_4 = or i64 %i_3, 3" [Group_5/sample.c:1891]   --->   Operation 2084 'or' 'i_33_3_4' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2085 [1/1] (2.34ns)   --->   "%exitcond1_3_3 = icmp eq i64 %i_33_3_4, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2085 'icmp' 'exitcond1_3_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2086 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_3, label %170, label %147" [Group_5/sample.c:1891]   --->   Operation 2086 'br' <Predicate = true> <Delay = 1.80>
ST_367 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_3)   --->   "%tmp_313 = shl i64 %i_33_3_4, 4" [Group_5/sample.c:1894]   --->   Operation 2087 'shl' 'tmp_313' <Predicate = (!exitcond1_3_3)> <Delay = 0.00>
ST_367 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_3)   --->   "%tmp_314 = shl i64 %i_33_3_4, 2" [Group_5/sample.c:1894]   --->   Operation 2088 'shl' 'tmp_314' <Predicate = (!exitcond1_3_3)> <Delay = 0.00>
ST_367 : Operation 2089 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_3 = add i64 %tmp_313, %tmp_314" [Group_5/sample.c:1894]   --->   Operation 2089 'add' 'inneridx_2_3_3' <Predicate = (!exitcond1_3_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2090 [1/1] (1.35ns)   --->   "br label %148" [Group_5/sample.c:1898]   --->   Operation 2090 'br' <Predicate = (!exitcond1_3_3)> <Delay = 1.35>

State 368 <SV = 328> <Delay = 2.77>
ST_368 : Operation 2091 [1/1] (0.00ns)   --->   "%j_2_3_3 = phi i8 [ 0, %147 ], [ %tmp_37_3_3, %149 ]" [Group_5/sample.c:1898]   --->   Operation 2091 'phi' 'j_2_3_3' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2092 [1/1] (1.24ns)   --->   "%exitcond_3_3 = icmp eq i8 %j_2_3_3, -128" [Group_5/sample.c:1898]   --->   Operation 2092 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2093 [1/1] (1.71ns)   --->   "%tmp_37_3_3 = add i8 %j_2_3_3, 1" [Group_5/sample.c:1898]   --->   Operation 2093 'add' 'tmp_37_3_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2094 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %145, label %149" [Group_5/sample.c:1898]   --->   Operation 2094 'br' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2095 [1/1] (0.00ns)   --->   "%j_2_3_3_cast = zext i8 %j_2_3_3 to i64" [Group_5/sample.c:1898]   --->   Operation 2095 'zext' 'j_2_3_3_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_368 : Operation 2096 [1/1] (0.00ns)   --->   "%d_addr_89 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_3_cast" [Group_5/sample.c:1901]   --->   Operation 2096 'getelementptr' 'd_addr_89' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_368 : Operation 2097 [2/2] (2.77ns)   --->   "%d_load_89 = load float* %d_addr_89, align 4" [Group_5/sample.c:1901]   --->   Operation 2097 'load' 'd_load_89' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 369 <SV = 329> <Delay = 2.77>
ST_369 : Operation 2098 [1/2] (2.77ns)   --->   "%d_load_89 = load float* %d_addr_89, align 4" [Group_5/sample.c:1901]   --->   Operation 2098 'load' 'd_load_89' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 370 <SV = 330> <Delay = 3.51>
ST_370 : Operation 2099 [9/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2099 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 331> <Delay = 3.51>
ST_371 : Operation 2100 [8/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2100 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 332> <Delay = 3.51>
ST_372 : Operation 2101 [7/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2101 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 333> <Delay = 3.51>
ST_373 : Operation 2102 [6/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2102 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 334> <Delay = 3.51>
ST_374 : Operation 2103 [5/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2103 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 335> <Delay = 3.51>
ST_375 : Operation 2104 [4/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2104 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 336> <Delay = 3.51>
ST_376 : Operation 2105 [3/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2105 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 337> <Delay = 3.51>
ST_377 : Operation 2106 [2/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2106 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 338> <Delay = 3.51>
ST_378 : Operation 2107 [1/1] (0.00ns)   --->   "%sum_2_3_3 = phi float [ %sum_2_3_2, %147 ], [ %sum_4_3_3, %149 ]" [Group_5/sample.c:1903]   --->   Operation 2107 'phi' 'sum_2_3_3' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2108 [1/1] (0.00ns)   --->   "%empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2108 'speclooptripcount' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_201 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2109 'specregionbegin' 'tmp_201' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2110 'specpipeline' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2111 [1/9] (3.51ns)   --->   "%sum_4_3_3 = fadd float %d_load_89, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2111 'fadd' 'sum_4_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 2112 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_201)" [Group_5/sample.c:1904]   --->   Operation 2112 'specregionend' 'empty_278' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_378 : Operation 2113 [1/1] (0.00ns)   --->   "br label %148" [Group_5/sample.c:1898]   --->   Operation 2113 'br' <Predicate = (!exitcond_3_3)> <Delay = 0.00>

State 379 <SV = 339> <Delay = 4.14>
ST_379 : Operation 2114 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]" [Group_5/sample.c:1905]   --->   Operation 2114 'switch' <Predicate = true> <Delay = 1.21>
ST_379 : Operation 2115 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2115 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2116 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2116 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2117 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2117 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2118 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2118 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2119 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2119 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2120 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2120 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2121 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2121 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2122 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2122 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2123 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2123 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2124 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2124 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2125 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2125 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2126 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2126 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2127 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2127 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2128 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2128 'br' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2129 [1/1] (1.75ns)   --->   "store float %sum_2_3_3, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2129 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_379 : Operation 2130 [1/1] (0.00ns)   --->   "br label %146" [Group_5/sample.c:1905]   --->   Operation 2130 'br' <Predicate = false> <Delay = 0.00>
ST_379 : Operation 2131 [1/1] (0.00ns)   --->   "%i_33_3_5 = or i64 %i_3, 4" [Group_5/sample.c:1891]   --->   Operation 2131 'or' 'i_33_3_5' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 2132 [1/1] (2.34ns)   --->   "%exitcond1_3_4 = icmp eq i64 %i_33_3_5, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2132 'icmp' 'exitcond1_3_4' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2133 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_4, label %170, label %152" [Group_5/sample.c:1891]   --->   Operation 2133 'br' <Predicate = true> <Delay = 1.80>
ST_379 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_4)   --->   "%tmp_315 = shl i64 %i_33_3_5, 4" [Group_5/sample.c:1894]   --->   Operation 2134 'shl' 'tmp_315' <Predicate = (!exitcond1_3_4)> <Delay = 0.00>
ST_379 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_4)   --->   "%tmp_316 = shl i64 %i_33_3_5, 2" [Group_5/sample.c:1894]   --->   Operation 2135 'shl' 'tmp_316' <Predicate = (!exitcond1_3_4)> <Delay = 0.00>
ST_379 : Operation 2136 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_4 = add i64 %tmp_315, %tmp_316" [Group_5/sample.c:1894]   --->   Operation 2136 'add' 'inneridx_2_3_4' <Predicate = (!exitcond1_3_4)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2137 [1/1] (1.35ns)   --->   "br label %153" [Group_5/sample.c:1898]   --->   Operation 2137 'br' <Predicate = (!exitcond1_3_4)> <Delay = 1.35>

State 380 <SV = 340> <Delay = 2.77>
ST_380 : Operation 2138 [1/1] (0.00ns)   --->   "%j_2_3_4 = phi i8 [ 0, %152 ], [ %tmp_37_3_4, %154 ]" [Group_5/sample.c:1898]   --->   Operation 2138 'phi' 'j_2_3_4' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2139 [1/1] (1.24ns)   --->   "%exitcond_3_4 = icmp eq i8 %j_2_3_4, -128" [Group_5/sample.c:1898]   --->   Operation 2139 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2140 [1/1] (1.71ns)   --->   "%tmp_37_3_4 = add i8 %j_2_3_4, 1" [Group_5/sample.c:1898]   --->   Operation 2140 'add' 'tmp_37_3_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2141 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %150, label %154" [Group_5/sample.c:1898]   --->   Operation 2141 'br' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 2142 [1/1] (0.00ns)   --->   "%j_2_3_4_cast = zext i8 %j_2_3_4 to i64" [Group_5/sample.c:1898]   --->   Operation 2142 'zext' 'j_2_3_4_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_380 : Operation 2143 [1/1] (0.00ns)   --->   "%d_addr_90 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_4_cast" [Group_5/sample.c:1901]   --->   Operation 2143 'getelementptr' 'd_addr_90' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_380 : Operation 2144 [2/2] (2.77ns)   --->   "%d_load_90 = load float* %d_addr_90, align 4" [Group_5/sample.c:1901]   --->   Operation 2144 'load' 'd_load_90' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 381 <SV = 341> <Delay = 2.77>
ST_381 : Operation 2145 [1/2] (2.77ns)   --->   "%d_load_90 = load float* %d_addr_90, align 4" [Group_5/sample.c:1901]   --->   Operation 2145 'load' 'd_load_90' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 382 <SV = 342> <Delay = 3.51>
ST_382 : Operation 2146 [9/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2146 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 343> <Delay = 3.51>
ST_383 : Operation 2147 [8/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2147 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 344> <Delay = 3.51>
ST_384 : Operation 2148 [7/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2148 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 345> <Delay = 3.51>
ST_385 : Operation 2149 [6/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2149 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 346> <Delay = 3.51>
ST_386 : Operation 2150 [5/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2150 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 347> <Delay = 3.51>
ST_387 : Operation 2151 [4/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2151 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 348> <Delay = 3.51>
ST_388 : Operation 2152 [3/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2152 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 349> <Delay = 3.51>
ST_389 : Operation 2153 [2/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2153 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 350> <Delay = 3.51>
ST_390 : Operation 2154 [1/1] (0.00ns)   --->   "%sum_2_3_4 = phi float [ %sum_2_3_3, %152 ], [ %sum_4_3_4, %154 ]" [Group_5/sample.c:1903]   --->   Operation 2154 'phi' 'sum_2_3_4' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 2155 [1/1] (0.00ns)   --->   "%empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2155 'speclooptripcount' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2156 'specregionbegin' 'tmp_202' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2157 'specpipeline' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2158 [1/9] (3.51ns)   --->   "%sum_4_3_4 = fadd float %d_load_90, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2158 'fadd' 'sum_4_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 2159 [1/1] (0.00ns)   --->   "%empty_280 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_202)" [Group_5/sample.c:1904]   --->   Operation 2159 'specregionend' 'empty_280' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_390 : Operation 2160 [1/1] (0.00ns)   --->   "br label %153" [Group_5/sample.c:1898]   --->   Operation 2160 'br' <Predicate = (!exitcond_3_4)> <Delay = 0.00>

State 391 <SV = 351> <Delay = 4.14>
ST_391 : Operation 2161 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch31 [
    i4 0, label %branch24
    i4 1, label %branch25
    i4 2, label %branch26
    i4 3, label %branch27
    i4 4, label %branch28
    i4 5, label %branch29
    i4 6, label %branch30
  ]" [Group_5/sample.c:1905]   --->   Operation 2161 'switch' <Predicate = true> <Delay = 1.21>
ST_391 : Operation 2162 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2162 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2163 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2163 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2164 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2164 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2165 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2165 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2166 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2166 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2167 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2167 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2168 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2168 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2169 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2169 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2170 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2170 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2171 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2171 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2172 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2172 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2173 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2173 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2174 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2174 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2175 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2175 'br' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2176 [1/1] (1.75ns)   --->   "store float %sum_2_3_4, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2176 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_391 : Operation 2177 [1/1] (0.00ns)   --->   "br label %151" [Group_5/sample.c:1905]   --->   Operation 2177 'br' <Predicate = false> <Delay = 0.00>
ST_391 : Operation 2178 [1/1] (0.00ns)   --->   "%i_33_3_6 = or i64 %i_3, 5" [Group_5/sample.c:1891]   --->   Operation 2178 'or' 'i_33_3_6' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 2179 [1/1] (2.34ns)   --->   "%exitcond1_3_5 = icmp eq i64 %i_33_3_6, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2179 'icmp' 'exitcond1_3_5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2180 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_5, label %170, label %157" [Group_5/sample.c:1891]   --->   Operation 2180 'br' <Predicate = true> <Delay = 1.80>
ST_391 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_5)   --->   "%tmp_317 = shl i64 %i_33_3_6, 4" [Group_5/sample.c:1894]   --->   Operation 2181 'shl' 'tmp_317' <Predicate = (!exitcond1_3_5)> <Delay = 0.00>
ST_391 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_5)   --->   "%tmp_318 = shl i64 %i_33_3_6, 2" [Group_5/sample.c:1894]   --->   Operation 2182 'shl' 'tmp_318' <Predicate = (!exitcond1_3_5)> <Delay = 0.00>
ST_391 : Operation 2183 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_5 = add i64 %tmp_317, %tmp_318" [Group_5/sample.c:1894]   --->   Operation 2183 'add' 'inneridx_2_3_5' <Predicate = (!exitcond1_3_5)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2184 [1/1] (1.35ns)   --->   "br label %158" [Group_5/sample.c:1898]   --->   Operation 2184 'br' <Predicate = (!exitcond1_3_5)> <Delay = 1.35>

State 392 <SV = 352> <Delay = 2.77>
ST_392 : Operation 2185 [1/1] (0.00ns)   --->   "%j_2_3_5 = phi i8 [ 0, %157 ], [ %tmp_37_3_5, %159 ]" [Group_5/sample.c:1898]   --->   Operation 2185 'phi' 'j_2_3_5' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2186 [1/1] (1.24ns)   --->   "%exitcond_3_5 = icmp eq i8 %j_2_3_5, -128" [Group_5/sample.c:1898]   --->   Operation 2186 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2187 [1/1] (1.71ns)   --->   "%tmp_37_3_5 = add i8 %j_2_3_5, 1" [Group_5/sample.c:1898]   --->   Operation 2187 'add' 'tmp_37_3_5' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2188 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %155, label %159" [Group_5/sample.c:1898]   --->   Operation 2188 'br' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2189 [1/1] (0.00ns)   --->   "%j_2_3_5_cast = zext i8 %j_2_3_5 to i64" [Group_5/sample.c:1898]   --->   Operation 2189 'zext' 'j_2_3_5_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_392 : Operation 2190 [1/1] (0.00ns)   --->   "%d_addr_91 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_5_cast" [Group_5/sample.c:1901]   --->   Operation 2190 'getelementptr' 'd_addr_91' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_392 : Operation 2191 [2/2] (2.77ns)   --->   "%d_load_91 = load float* %d_addr_91, align 4" [Group_5/sample.c:1901]   --->   Operation 2191 'load' 'd_load_91' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 393 <SV = 353> <Delay = 2.77>
ST_393 : Operation 2192 [1/2] (2.77ns)   --->   "%d_load_91 = load float* %d_addr_91, align 4" [Group_5/sample.c:1901]   --->   Operation 2192 'load' 'd_load_91' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 394 <SV = 354> <Delay = 3.51>
ST_394 : Operation 2193 [9/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2193 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 355> <Delay = 3.51>
ST_395 : Operation 2194 [8/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2194 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 356> <Delay = 3.51>
ST_396 : Operation 2195 [7/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2195 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 357> <Delay = 3.51>
ST_397 : Operation 2196 [6/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2196 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 358> <Delay = 3.51>
ST_398 : Operation 2197 [5/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2197 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 359> <Delay = 3.51>
ST_399 : Operation 2198 [4/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2198 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 360> <Delay = 3.51>
ST_400 : Operation 2199 [3/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2199 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 361> <Delay = 3.51>
ST_401 : Operation 2200 [2/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2200 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 362> <Delay = 3.51>
ST_402 : Operation 2201 [1/1] (0.00ns)   --->   "%sum_2_3_5 = phi float [ %sum_2_3_4, %157 ], [ %sum_4_3_5, %159 ]" [Group_5/sample.c:1903]   --->   Operation 2201 'phi' 'sum_2_3_5' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 2202 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2202 'speclooptripcount' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_203 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2203 'specregionbegin' 'tmp_203' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2204 'specpipeline' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2205 [1/9] (3.51ns)   --->   "%sum_4_3_5 = fadd float %d_load_91, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2205 'fadd' 'sum_4_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2206 [1/1] (0.00ns)   --->   "%empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_203)" [Group_5/sample.c:1904]   --->   Operation 2206 'specregionend' 'empty_282' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_402 : Operation 2207 [1/1] (0.00ns)   --->   "br label %158" [Group_5/sample.c:1898]   --->   Operation 2207 'br' <Predicate = (!exitcond_3_5)> <Delay = 0.00>

State 403 <SV = 363> <Delay = 4.14>
ST_403 : Operation 2208 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch23 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
  ]" [Group_5/sample.c:1905]   --->   Operation 2208 'switch' <Predicate = true> <Delay = 1.21>
ST_403 : Operation 2209 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2209 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2210 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2210 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2211 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2211 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2212 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2212 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2213 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2213 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2214 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2214 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2215 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2215 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2216 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2216 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2217 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2217 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2218 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2218 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2219 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2219 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2220 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2220 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2221 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2221 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2222 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2222 'br' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 2223 [1/1] (1.75ns)   --->   "store float %sum_2_3_5, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2223 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_403 : Operation 2224 [1/1] (0.00ns)   --->   "br label %156" [Group_5/sample.c:1905]   --->   Operation 2224 'br' <Predicate = false> <Delay = 0.00>
ST_403 : Operation 2225 [1/1] (0.00ns)   --->   "%i_33_3_8 = or i64 %i_3, 6" [Group_5/sample.c:1891]   --->   Operation 2225 'or' 'i_33_3_8' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 2226 [1/1] (2.34ns)   --->   "%exitcond1_3_6 = icmp eq i64 %i_33_3_8, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2226 'icmp' 'exitcond1_3_6' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2227 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_6, label %170, label %162" [Group_5/sample.c:1891]   --->   Operation 2227 'br' <Predicate = true> <Delay = 1.80>
ST_403 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_6)   --->   "%tmp_319 = shl i64 %i_33_3_8, 4" [Group_5/sample.c:1894]   --->   Operation 2228 'shl' 'tmp_319' <Predicate = (!exitcond1_3_6)> <Delay = 0.00>
ST_403 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_6)   --->   "%tmp_320 = shl i64 %i_33_3_8, 2" [Group_5/sample.c:1894]   --->   Operation 2229 'shl' 'tmp_320' <Predicate = (!exitcond1_3_6)> <Delay = 0.00>
ST_403 : Operation 2230 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_6 = add i64 %tmp_319, %tmp_320" [Group_5/sample.c:1894]   --->   Operation 2230 'add' 'inneridx_2_3_6' <Predicate = (!exitcond1_3_6)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2231 [1/1] (1.35ns)   --->   "br label %163" [Group_5/sample.c:1898]   --->   Operation 2231 'br' <Predicate = (!exitcond1_3_6)> <Delay = 1.35>

State 404 <SV = 364> <Delay = 2.77>
ST_404 : Operation 2232 [1/1] (0.00ns)   --->   "%j_2_3_6 = phi i8 [ 0, %162 ], [ %tmp_37_3_6, %164 ]" [Group_5/sample.c:1898]   --->   Operation 2232 'phi' 'j_2_3_6' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 2233 [1/1] (1.24ns)   --->   "%exitcond_3_6 = icmp eq i8 %j_2_3_6, -128" [Group_5/sample.c:1898]   --->   Operation 2233 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2234 [1/1] (1.71ns)   --->   "%tmp_37_3_6 = add i8 %j_2_3_6, 1" [Group_5/sample.c:1898]   --->   Operation 2234 'add' 'tmp_37_3_6' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2235 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %160, label %164" [Group_5/sample.c:1898]   --->   Operation 2235 'br' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 2236 [1/1] (0.00ns)   --->   "%j_2_3_6_cast = zext i8 %j_2_3_6 to i64" [Group_5/sample.c:1898]   --->   Operation 2236 'zext' 'j_2_3_6_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_404 : Operation 2237 [1/1] (0.00ns)   --->   "%d_addr_92 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_6_cast" [Group_5/sample.c:1901]   --->   Operation 2237 'getelementptr' 'd_addr_92' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_404 : Operation 2238 [2/2] (2.77ns)   --->   "%d_load_92 = load float* %d_addr_92, align 4" [Group_5/sample.c:1901]   --->   Operation 2238 'load' 'd_load_92' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 405 <SV = 365> <Delay = 2.77>
ST_405 : Operation 2239 [1/2] (2.77ns)   --->   "%d_load_92 = load float* %d_addr_92, align 4" [Group_5/sample.c:1901]   --->   Operation 2239 'load' 'd_load_92' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 406 <SV = 366> <Delay = 3.51>
ST_406 : Operation 2240 [9/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2240 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 367> <Delay = 3.51>
ST_407 : Operation 2241 [8/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2241 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 368> <Delay = 3.51>
ST_408 : Operation 2242 [7/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2242 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 369> <Delay = 3.51>
ST_409 : Operation 2243 [6/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2243 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 370> <Delay = 3.51>
ST_410 : Operation 2244 [5/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2244 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 371> <Delay = 3.51>
ST_411 : Operation 2245 [4/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2245 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 372> <Delay = 3.51>
ST_412 : Operation 2246 [3/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2246 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 373> <Delay = 3.51>
ST_413 : Operation 2247 [2/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2247 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 374> <Delay = 3.51>
ST_414 : Operation 2248 [1/1] (0.00ns)   --->   "%sum_2_3_6 = phi float [ %sum_2_3_5, %162 ], [ %sum_4_3_6, %164 ]" [Group_5/sample.c:1903]   --->   Operation 2248 'phi' 'sum_2_3_6' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 2249 [1/1] (0.00ns)   --->   "%empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2249 'speclooptripcount' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_204 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2250 'specregionbegin' 'tmp_204' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2251 'specpipeline' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2252 [1/9] (3.51ns)   --->   "%sum_4_3_6 = fadd float %d_load_92, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2252 'fadd' 'sum_4_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 2253 [1/1] (0.00ns)   --->   "%empty_284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_204)" [Group_5/sample.c:1904]   --->   Operation 2253 'specregionend' 'empty_284' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_414 : Operation 2254 [1/1] (0.00ns)   --->   "br label %163" [Group_5/sample.c:1898]   --->   Operation 2254 'br' <Predicate = (!exitcond_3_6)> <Delay = 0.00>

State 415 <SV = 375> <Delay = 4.14>
ST_415 : Operation 2255 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]" [Group_5/sample.c:1905]   --->   Operation 2255 'switch' <Predicate = true> <Delay = 1.21>
ST_415 : Operation 2256 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2256 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2257 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2257 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2258 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2258 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2259 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2259 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2260 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2260 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2261 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2261 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2262 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2262 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2263 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2263 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2264 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2264 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2265 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2265 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2266 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2266 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2267 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2267 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2268 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2268 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2269 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2269 'br' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 2270 [1/1] (1.75ns)   --->   "store float %sum_2_3_6, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2270 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_415 : Operation 2271 [1/1] (0.00ns)   --->   "br label %161" [Group_5/sample.c:1905]   --->   Operation 2271 'br' <Predicate = false> <Delay = 0.00>
ST_415 : Operation 2272 [1/1] (0.00ns)   --->   "%i_33_3_9 = or i64 %i_3, 7" [Group_5/sample.c:1891]   --->   Operation 2272 'or' 'i_33_3_9' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 2273 [1/1] (2.34ns)   --->   "%exitcond1_3_7 = icmp eq i64 %i_33_3_9, %outrows_read" [Group_5/sample.c:1891]   --->   Operation 2273 'icmp' 'exitcond1_3_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2274 [1/1] (1.80ns)   --->   "br i1 %exitcond1_3_7, label %170, label %167" [Group_5/sample.c:1891]   --->   Operation 2274 'br' <Predicate = true> <Delay = 1.80>
ST_415 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_7)   --->   "%tmp_321 = shl i64 %i_33_3_9, 4" [Group_5/sample.c:1894]   --->   Operation 2275 'shl' 'tmp_321' <Predicate = (!exitcond1_3_7)> <Delay = 0.00>
ST_415 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2_3_7)   --->   "%tmp_322 = shl i64 %i_33_3_9, 2" [Group_5/sample.c:1894]   --->   Operation 2276 'shl' 'tmp_322' <Predicate = (!exitcond1_3_7)> <Delay = 0.00>
ST_415 : Operation 2277 [1/1] (2.99ns) (out node of the LUT)   --->   "%inneridx_2_3_7 = add i64 %tmp_321, %tmp_322" [Group_5/sample.c:1894]   --->   Operation 2277 'add' 'inneridx_2_3_7' <Predicate = (!exitcond1_3_7)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2278 [1/1] (1.35ns)   --->   "br label %168" [Group_5/sample.c:1898]   --->   Operation 2278 'br' <Predicate = (!exitcond1_3_7)> <Delay = 1.35>

State 416 <SV = 376> <Delay = 2.77>
ST_416 : Operation 2279 [1/1] (0.00ns)   --->   "%j_2_3_7 = phi i8 [ 0, %167 ], [ %tmp_37_3_7, %169 ]" [Group_5/sample.c:1898]   --->   Operation 2279 'phi' 'j_2_3_7' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2280 [1/1] (1.24ns)   --->   "%exitcond_3_7 = icmp eq i8 %j_2_3_7, -128" [Group_5/sample.c:1898]   --->   Operation 2280 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2281 [1/1] (1.71ns)   --->   "%tmp_37_3_7 = add i8 %j_2_3_7, 1" [Group_5/sample.c:1898]   --->   Operation 2281 'add' 'tmp_37_3_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2282 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %165, label %169" [Group_5/sample.c:1898]   --->   Operation 2282 'br' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2283 [1/1] (0.00ns)   --->   "%j_2_3_7_cast = zext i8 %j_2_3_7 to i64" [Group_5/sample.c:1898]   --->   Operation 2283 'zext' 'j_2_3_7_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_416 : Operation 2284 [1/1] (0.00ns)   --->   "%d_addr_93 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_3_7_cast" [Group_5/sample.c:1901]   --->   Operation 2284 'getelementptr' 'd_addr_93' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_416 : Operation 2285 [2/2] (2.77ns)   --->   "%d_load_93 = load float* %d_addr_93, align 4" [Group_5/sample.c:1901]   --->   Operation 2285 'load' 'd_load_93' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 417 <SV = 377> <Delay = 2.77>
ST_417 : Operation 2286 [1/2] (2.77ns)   --->   "%d_load_93 = load float* %d_addr_93, align 4" [Group_5/sample.c:1901]   --->   Operation 2286 'load' 'd_load_93' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 418 <SV = 378> <Delay = 3.51>
ST_418 : Operation 2287 [9/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2287 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 379> <Delay = 3.51>
ST_419 : Operation 2288 [8/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2288 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 380> <Delay = 3.51>
ST_420 : Operation 2289 [7/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2289 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 381> <Delay = 3.51>
ST_421 : Operation 2290 [6/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2290 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 382> <Delay = 3.51>
ST_422 : Operation 2291 [5/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2291 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 383> <Delay = 3.51>
ST_423 : Operation 2292 [4/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2292 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 384> <Delay = 3.51>
ST_424 : Operation 2293 [3/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2293 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 385> <Delay = 3.51>
ST_425 : Operation 2294 [2/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2294 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 386> <Delay = 3.51>
ST_426 : Operation 2295 [1/1] (0.00ns)   --->   "%sum_2_3_7 = phi float [ %sum_2_3_6, %167 ], [ %sum_4_3_7, %169 ]" [Group_5/sample.c:1903]   --->   Operation 2295 'phi' 'sum_2_3_7' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2296 [1/1] (0.00ns)   --->   "%empty_285 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 2296 'speclooptripcount' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1898]   --->   Operation 2297 'specregionbegin' 'tmp_205' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1899]   --->   Operation 2298 'specpipeline' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2299 [1/9] (3.51ns)   --->   "%sum_4_3_7 = fadd float %d_load_93, %tmp_36_3" [Group_5/sample.c:1903]   --->   Operation 2299 'fadd' 'sum_4_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 2300 [1/1] (0.00ns)   --->   "%empty_286 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_205)" [Group_5/sample.c:1904]   --->   Operation 2300 'specregionend' 'empty_286' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_426 : Operation 2301 [1/1] (0.00ns)   --->   "br label %168" [Group_5/sample.c:1898]   --->   Operation 2301 'br' <Predicate = (!exitcond_3_7)> <Delay = 0.00>

State 427 <SV = 387> <Delay = 2.99>
ST_427 : Operation 2302 [1/1] (1.21ns)   --->   "switch i4 undef, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [Group_5/sample.c:1905]   --->   Operation 2302 'switch' <Predicate = true> <Delay = 1.21>
ST_427 : Operation 2303 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_6_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2303 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2304 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2304 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2305 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_5_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2305 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2306 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2306 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2307 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_4_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2307 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2308 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2308 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2309 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_3_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2309 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2310 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2310 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2311 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_2_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2311 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2312 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2312 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2313 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_1_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2313 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2314 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2314 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2315 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_0_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2315 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2316 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2316 'br' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 2317 [1/1] (1.75ns)   --->   "store float %sum_2_3_7, float* %C_7_addr, align 4" [Group_5/sample.c:1905]   --->   Operation 2317 'store' <Predicate = false> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_427 : Operation 2318 [1/1] (0.00ns)   --->   "br label %166" [Group_5/sample.c:1905]   --->   Operation 2318 'br' <Predicate = false> <Delay = 0.00>
ST_427 : Operation 2319 [1/1] (2.99ns)   --->   "%i_33_3_7 = add i64 %i_3, 8" [Group_5/sample.c:1891]   --->   Operation 2319 'add' 'i_33_3_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 2320 [1/1] (0.00ns)   --->   "br label %129" [Group_5/sample.c:1891]   --->   Operation 2320 'br' <Predicate = true> <Delay = 0.00>

State 428 <SV = 376> <Delay = 1.54>
ST_428 : Operation 2321 [1/1] (0.00ns)   --->   "%sum_1_lcssa_3 = phi float [ %sum_1_3, %129 ], [ %sum_2_3, %131 ], [ %sum_2_3_1, %136 ], [ %sum_2_3_2, %141 ], [ %sum_2_3_3, %146 ], [ %sum_2_3_4, %151 ], [ %sum_2_3_5, %156 ], [ %sum_2_3_6, %161 ]" [Group_5/sample.c:1903]   --->   Operation 2321 'phi' 'sum_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2322 [1/1] (0.00ns)   --->   "%inneridx_1_lcssa_3 = phi i64 [ %inneridx_1_3, %129 ], [ %inneridx_2_3, %131 ], [ %inneridx_2_3_1, %136 ], [ %inneridx_2_3_2, %141 ], [ %inneridx_2_3_3, %146 ], [ %inneridx_2_3_4, %151 ], [ %inneridx_2_3_5, %156 ], [ %inneridx_2_3_6, %161 ]" [Group_5/sample.c:1894]   --->   Operation 2322 'phi' 'inneridx_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2323 [1/1] (0.00ns)   --->   "%j_1_lcssa_3 = phi i9 [ %j_1_3, %129 ], [ 128, %131 ], [ 128, %136 ], [ 128, %141 ], [ 128, %146 ], [ 128, %151 ], [ 128, %156 ], [ 128, %161 ]"   --->   Operation 2323 'phi' 'j_1_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 2324 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k, 4" [Group_5/sample.c:1886]   --->   Operation 2324 'add' 'k_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 2325 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1886]   --->   Operation 2325 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') [38]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j') [38]  (0 ns)
	'getelementptr' operation ('dense_13_kernel_arra_42', Group_5/sample.c:1886) [79]  (0 ns)
	'load' operation ('dense_13_kernel_arra_43', Group_5/sample.c:1886) on array 'dense_13_kernel_arra_7' [80]  (2.77 ns)

 <State 3>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_41', Group_5/sample.c:1886) on array 'dense_13_kernel_arra' [78]  (2.77 ns)
	'select' operation ('sel_tmp1_i7', Group_5/sample.c:1886) [94]  (0 ns)
	'select' operation ('sel_tmp3_i7', Group_5/sample.c:1886) [96]  (0.773 ns)
	'select' operation ('sel_tmp5_i7', Group_5/sample.c:1886) [98]  (0 ns)
	'select' operation ('sel_tmp7_i7', Group_5/sample.c:1886) [100]  (0.773 ns)

 <State 4>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_51', Group_5/sample.c:1886) on array 'dense_13_kernel_arra_3' [88]  (2.77 ns)
	'select' operation ('sel_tmp9_i7', Group_5/sample.c:1886) [102]  (0 ns)
	'select' operation ('sel_tmp11_i7', Group_5/sample.c:1886) [104]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i7', Group_5/sample.c:1886) [106]  (0.773 ns)

 <State 5>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [107]  (3.66 ns)

 <State 6>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [107]  (3.66 ns)

 <State 7>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [107]  (3.66 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [107]  (3.66 ns)

 <State 9>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1903) [107]  (3.66 ns)

 <State 10>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1891) with incoming values : ('i_33_0_7', Group_5/sample.c:1891) [110]  (0 ns)
	'icmp' operation ('exitcond1', Group_5/sample.c:1891) [114]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2', Group_5/sample.c:1898) with incoming values : ('tmp_37', Group_5/sample.c:1898) [122]  (0 ns)
	'getelementptr' operation ('d_addr', Group_5/sample.c:1901) [132]  (0 ns)
	'load' operation ('d_load', Group_5/sample.c:1901) on array 'd' [133]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load', Group_5/sample.c:1901) on array 'd' [133]  (2.77 ns)

 <State 13>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 14>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 15>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 16>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 17>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 18>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 19>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 20>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 21>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4', Group_5/sample.c:1903) [134]  (3.51 ns)

 <State 22>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_3', Group_5/sample.c:1891) [164]  (0 ns)
	'icmp' operation ('exitcond1_0_1', Group_5/sample.c:1891) [165]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_1', Group_5/sample.c:1898) [173]  (0 ns)
	'getelementptr' operation ('d_addr_63', Group_5/sample.c:1901) [183]  (0 ns)
	'load' operation ('d_load_63', Group_5/sample.c:1901) on array 'd' [184]  (2.77 ns)

 <State 24>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_63', Group_5/sample.c:1901) on array 'd' [184]  (2.77 ns)

 <State 25>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 26>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 27>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 28>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 29>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 30>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 31>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 32>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 33>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_1', Group_5/sample.c:1903) [185]  (3.51 ns)

 <State 34>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_s', Group_5/sample.c:1891) [215]  (0 ns)
	'icmp' operation ('exitcond1_0_2', Group_5/sample.c:1891) [216]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 35>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_2', Group_5/sample.c:1898) [224]  (0 ns)
	'getelementptr' operation ('d_addr_64', Group_5/sample.c:1901) [234]  (0 ns)
	'load' operation ('d_load_64', Group_5/sample.c:1901) on array 'd' [235]  (2.77 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_64', Group_5/sample.c:1901) on array 'd' [235]  (2.77 ns)

 <State 37>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 38>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 39>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 40>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 41>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 42>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 43>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 44>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 45>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_2', Group_5/sample.c:1903) [236]  (3.51 ns)

 <State 46>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_4', Group_5/sample.c:1891) [266]  (0 ns)
	'icmp' operation ('exitcond1_0_3', Group_5/sample.c:1891) [267]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 47>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_3', Group_5/sample.c:1898) [275]  (0 ns)
	'getelementptr' operation ('d_addr_65', Group_5/sample.c:1901) [285]  (0 ns)
	'load' operation ('d_load_65', Group_5/sample.c:1901) on array 'd' [286]  (2.77 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_65', Group_5/sample.c:1901) on array 'd' [286]  (2.77 ns)

 <State 49>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 50>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 51>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 52>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 53>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 54>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 55>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 56>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 57>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_3', Group_5/sample.c:1903) [287]  (3.51 ns)

 <State 58>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_5', Group_5/sample.c:1891) [317]  (0 ns)
	'icmp' operation ('exitcond1_0_4', Group_5/sample.c:1891) [318]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 59>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_4', Group_5/sample.c:1898) [326]  (0 ns)
	'getelementptr' operation ('d_addr_66', Group_5/sample.c:1901) [336]  (0 ns)
	'load' operation ('d_load_66', Group_5/sample.c:1901) on array 'd' [337]  (2.77 ns)

 <State 60>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_66', Group_5/sample.c:1901) on array 'd' [337]  (2.77 ns)

 <State 61>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 62>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 63>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 64>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 65>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 66>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 67>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 68>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 69>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', Group_5/sample.c:1903) [338]  (3.51 ns)

 <State 70>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_6', Group_5/sample.c:1891) [368]  (0 ns)
	'icmp' operation ('exitcond1_0_5', Group_5/sample.c:1891) [369]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_5', Group_5/sample.c:1898) [377]  (0 ns)
	'getelementptr' operation ('d_addr_67', Group_5/sample.c:1901) [387]  (0 ns)
	'load' operation ('d_load_67', Group_5/sample.c:1901) on array 'd' [388]  (2.77 ns)

 <State 72>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_67', Group_5/sample.c:1901) on array 'd' [388]  (2.77 ns)

 <State 73>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 74>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 75>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 77>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 78>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 79>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 80>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 81>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_5', Group_5/sample.c:1903) [389]  (3.51 ns)

 <State 82>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_8', Group_5/sample.c:1891) [419]  (0 ns)
	'icmp' operation ('exitcond1_0_6', Group_5/sample.c:1891) [420]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 83>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_6', Group_5/sample.c:1898) [428]  (0 ns)
	'getelementptr' operation ('d_addr_68', Group_5/sample.c:1901) [438]  (0 ns)
	'load' operation ('d_load_68', Group_5/sample.c:1901) on array 'd' [439]  (2.77 ns)

 <State 84>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_68', Group_5/sample.c:1901) on array 'd' [439]  (2.77 ns)

 <State 85>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 86>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 87>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 88>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 89>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 90>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 91>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 92>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 93>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_6', Group_5/sample.c:1903) [440]  (3.51 ns)

 <State 94>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_0_9', Group_5/sample.c:1891) [470]  (0 ns)
	'icmp' operation ('exitcond1_0_7', Group_5/sample.c:1891) [471]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [524]  (1.8 ns)

 <State 95>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_0_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_0_7', Group_5/sample.c:1898) [479]  (0 ns)
	'getelementptr' operation ('d_addr_69', Group_5/sample.c:1901) [489]  (0 ns)
	'load' operation ('d_load_69', Group_5/sample.c:1901) on array 'd' [490]  (2.77 ns)

 <State 96>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_69', Group_5/sample.c:1901) on array 'd' [490]  (2.77 ns)

 <State 97>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 98>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 99>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 100>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 101>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 102>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 103>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 104>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 105>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_7', Group_5/sample.c:1903) [491]  (3.51 ns)

 <State 106>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_0_7', Group_5/sample.c:1903 on array 'C_6' [497]  (1.75 ns)

 <State 107>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_0_7', Group_5/sample.c:1891) [521]  (3 ns)

 <State 108>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa') [526]  (0 ns)
	'add' operation ('sum6_1', Group_5/sample.c:1888) [558]  (1.78 ns)

 <State 109>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_28', Group_5/sample.c:1888) [565]  (0 ns)
	'load' operation ('dense_13_kernel_arra_29', Group_5/sample.c:1888) on array 'dense_13_kernel_arra_6' [566]  (2.77 ns)

 <State 110>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_25', Group_5/sample.c:1888) on array 'dense_13_kernel_arra' [562]  (2.77 ns)
	'select' operation ('sel_tmp1_i', Group_5/sample.c:1888) [578]  (0 ns)
	'select' operation ('sel_tmp3_i', Group_5/sample.c:1888) [580]  (0.773 ns)
	'select' operation ('sel_tmp5_i', Group_5/sample.c:1888) [582]  (0 ns)
	'select' operation ('sel_tmp7_i', Group_5/sample.c:1888) [584]  (0.773 ns)

 <State 111>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_35', Group_5/sample.c:1888) on array 'dense_13_kernel_arra_3' [572]  (2.77 ns)
	'select' operation ('sel_tmp9_i', Group_5/sample.c:1888) [586]  (0 ns)
	'select' operation ('sel_tmp11_i', Group_5/sample.c:1888) [588]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i', Group_5/sample.c:1888) [590]  (0.773 ns)

 <State 112>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [591]  (3.66 ns)

 <State 113>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [591]  (3.66 ns)

 <State 114>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [591]  (3.66 ns)

 <State 115>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [591]  (3.66 ns)

 <State 116>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1903) [591]  (3.66 ns)

 <State 117>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1891) with incoming values : ('i_33_1_7', Group_5/sample.c:1891) [594]  (0 ns)
	'icmp' operation ('exitcond1_1', Group_5/sample.c:1891) [598]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 118>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_1', Group_5/sample.c:1898) [606]  (0 ns)
	'getelementptr' operation ('d_addr_70', Group_5/sample.c:1901) [616]  (0 ns)
	'load' operation ('d_load_70', Group_5/sample.c:1901) on array 'd' [617]  (2.77 ns)

 <State 119>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_70', Group_5/sample.c:1901) on array 'd' [617]  (2.77 ns)

 <State 120>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 121>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 122>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 123>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 124>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 125>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 126>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 127>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 128>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', Group_5/sample.c:1903) [618]  (3.51 ns)

 <State 129>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_s', Group_5/sample.c:1891) [648]  (0 ns)
	'icmp' operation ('exitcond1_1_1', Group_5/sample.c:1891) [649]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 130>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_1', Group_5/sample.c:1898) [657]  (0 ns)
	'getelementptr' operation ('d_addr_71', Group_5/sample.c:1901) [667]  (0 ns)
	'load' operation ('d_load_71', Group_5/sample.c:1901) on array 'd' [668]  (2.77 ns)

 <State 131>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_71', Group_5/sample.c:1901) on array 'd' [668]  (2.77 ns)

 <State 132>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 133>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 134>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 135>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 136>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 137>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 138>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 139>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 140>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', Group_5/sample.c:1903) [669]  (3.51 ns)

 <State 141>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_3', Group_5/sample.c:1891) [699]  (0 ns)
	'icmp' operation ('exitcond1_1_2', Group_5/sample.c:1891) [700]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 142>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_2', Group_5/sample.c:1898) [708]  (0 ns)
	'getelementptr' operation ('d_addr_72', Group_5/sample.c:1901) [718]  (0 ns)
	'load' operation ('d_load_72', Group_5/sample.c:1901) on array 'd' [719]  (2.77 ns)

 <State 143>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_72', Group_5/sample.c:1901) on array 'd' [719]  (2.77 ns)

 <State 144>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 145>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 146>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 147>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 149>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 150>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 151>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 152>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', Group_5/sample.c:1903) [720]  (3.51 ns)

 <State 153>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_4', Group_5/sample.c:1891) [750]  (0 ns)
	'icmp' operation ('exitcond1_1_3', Group_5/sample.c:1891) [751]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 154>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_3', Group_5/sample.c:1898) [759]  (0 ns)
	'getelementptr' operation ('d_addr_73', Group_5/sample.c:1901) [769]  (0 ns)
	'load' operation ('d_load_73', Group_5/sample.c:1901) on array 'd' [770]  (2.77 ns)

 <State 155>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_73', Group_5/sample.c:1901) on array 'd' [770]  (2.77 ns)

 <State 156>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 157>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 158>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 159>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 160>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 161>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 162>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 163>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 164>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', Group_5/sample.c:1903) [771]  (3.51 ns)

 <State 165>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_5', Group_5/sample.c:1891) [801]  (0 ns)
	'icmp' operation ('exitcond1_1_4', Group_5/sample.c:1891) [802]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 166>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_4', Group_5/sample.c:1898) [810]  (0 ns)
	'getelementptr' operation ('d_addr_74', Group_5/sample.c:1901) [820]  (0 ns)
	'load' operation ('d_load_74', Group_5/sample.c:1901) on array 'd' [821]  (2.77 ns)

 <State 167>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_74', Group_5/sample.c:1901) on array 'd' [821]  (2.77 ns)

 <State 168>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 169>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 170>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 171>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 172>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 173>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 174>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 175>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 176>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', Group_5/sample.c:1903) [822]  (3.51 ns)

 <State 177>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_6', Group_5/sample.c:1891) [852]  (0 ns)
	'icmp' operation ('exitcond1_1_5', Group_5/sample.c:1891) [853]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 178>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_5', Group_5/sample.c:1898) [861]  (0 ns)
	'getelementptr' operation ('d_addr_75', Group_5/sample.c:1901) [871]  (0 ns)
	'load' operation ('d_load_75', Group_5/sample.c:1901) on array 'd' [872]  (2.77 ns)

 <State 179>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_75', Group_5/sample.c:1901) on array 'd' [872]  (2.77 ns)

 <State 180>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 181>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 182>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 183>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 184>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 185>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 186>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 187>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 188>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_5', Group_5/sample.c:1903) [873]  (3.51 ns)

 <State 189>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_8', Group_5/sample.c:1891) [903]  (0 ns)
	'icmp' operation ('exitcond1_1_6', Group_5/sample.c:1891) [904]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 190>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_6', Group_5/sample.c:1898) [912]  (0 ns)
	'getelementptr' operation ('d_addr_76', Group_5/sample.c:1901) [922]  (0 ns)
	'load' operation ('d_load_76', Group_5/sample.c:1901) on array 'd' [923]  (2.77 ns)

 <State 191>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_76', Group_5/sample.c:1901) on array 'd' [923]  (2.77 ns)

 <State 192>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 193>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 194>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 195>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 196>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 197>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 198>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 199>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 200>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_6', Group_5/sample.c:1903) [924]  (3.51 ns)

 <State 201>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_1_9', Group_5/sample.c:1891) [954]  (0 ns)
	'icmp' operation ('exitcond1_1_7', Group_5/sample.c:1891) [955]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_1', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1008]  (1.8 ns)

 <State 202>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_1_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_1_7', Group_5/sample.c:1898) [963]  (0 ns)
	'getelementptr' operation ('d_addr_77', Group_5/sample.c:1901) [973]  (0 ns)
	'load' operation ('d_load_77', Group_5/sample.c:1901) on array 'd' [974]  (2.77 ns)

 <State 203>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_77', Group_5/sample.c:1901) on array 'd' [974]  (2.77 ns)

 <State 204>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 205>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 206>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 207>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 208>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 209>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 210>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 211>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 212>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_7', Group_5/sample.c:1903) [975]  (3.51 ns)

 <State 213>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_1_7', Group_5/sample.c:1903 on array 'C_6' [981]  (1.75 ns)

 <State 214>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_1_7', Group_5/sample.c:1891) [1005]  (3 ns)

 <State 215>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_1') [1010]  (0 ns)
	'add' operation ('sum6_2', Group_5/sample.c:1888) [1042]  (1.78 ns)

 <State 216>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_56', Group_5/sample.c:1888) [1045]  (0 ns)
	'load' operation ('dense_13_kernel_arra_57', Group_5/sample.c:1888) on array 'dense_13_kernel_arra' [1046]  (2.77 ns)

 <State 217>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_57', Group_5/sample.c:1888) on array 'dense_13_kernel_arra' [1046]  (2.77 ns)
	'select' operation ('sel_tmp1_i8', Group_5/sample.c:1888) [1062]  (0 ns)
	'select' operation ('sel_tmp3_i8', Group_5/sample.c:1888) [1064]  (0.773 ns)
	'select' operation ('sel_tmp5_i8', Group_5/sample.c:1888) [1066]  (0 ns)
	'select' operation ('sel_tmp7_i8', Group_5/sample.c:1888) [1068]  (0.773 ns)

 <State 218>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_67', Group_5/sample.c:1888) on array 'dense_13_kernel_arra_3' [1056]  (2.77 ns)
	'select' operation ('sel_tmp9_i8', Group_5/sample.c:1888) [1070]  (0 ns)
	'select' operation ('sel_tmp11_i8', Group_5/sample.c:1888) [1072]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i8', Group_5/sample.c:1888) [1074]  (0.773 ns)

 <State 219>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1075]  (3.66 ns)

 <State 220>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1075]  (3.66 ns)

 <State 221>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1075]  (3.66 ns)

 <State 222>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1075]  (3.66 ns)

 <State 223>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1903) [1075]  (3.66 ns)

 <State 224>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_2', Group_5/sample.c:1891) with incoming values : ('i_33_2_7', Group_5/sample.c:1891) [1078]  (0 ns)
	'icmp' operation ('exitcond1_2', Group_5/sample.c:1891) [1082]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 225>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_2', Group_5/sample.c:1898) [1090]  (0 ns)
	'getelementptr' operation ('d_addr_78', Group_5/sample.c:1901) [1100]  (0 ns)
	'load' operation ('d_load_78', Group_5/sample.c:1901) on array 'd' [1101]  (2.77 ns)

 <State 226>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_78', Group_5/sample.c:1901) on array 'd' [1101]  (2.77 ns)

 <State 227>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 228>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 229>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 230>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 231>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 232>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 233>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 234>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 235>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', Group_5/sample.c:1903) [1102]  (3.51 ns)

 <State 236>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_s', Group_5/sample.c:1891) [1132]  (0 ns)
	'icmp' operation ('exitcond1_2_1', Group_5/sample.c:1891) [1133]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 237>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_1', Group_5/sample.c:1898) [1141]  (0 ns)
	'getelementptr' operation ('d_addr_79', Group_5/sample.c:1901) [1151]  (0 ns)
	'load' operation ('d_load_79', Group_5/sample.c:1901) on array 'd' [1152]  (2.77 ns)

 <State 238>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_79', Group_5/sample.c:1901) on array 'd' [1152]  (2.77 ns)

 <State 239>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 240>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 241>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 242>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 243>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 244>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 245>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 246>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 247>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', Group_5/sample.c:1903) [1153]  (3.51 ns)

 <State 248>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_3', Group_5/sample.c:1891) [1183]  (0 ns)
	'icmp' operation ('exitcond1_2_2', Group_5/sample.c:1891) [1184]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 249>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_2', Group_5/sample.c:1898) [1192]  (0 ns)
	'getelementptr' operation ('d_addr_80', Group_5/sample.c:1901) [1202]  (0 ns)
	'load' operation ('d_load_80', Group_5/sample.c:1901) on array 'd' [1203]  (2.77 ns)

 <State 250>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_80', Group_5/sample.c:1901) on array 'd' [1203]  (2.77 ns)

 <State 251>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 252>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 253>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 254>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 255>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 256>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 257>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 258>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 259>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', Group_5/sample.c:1903) [1204]  (3.51 ns)

 <State 260>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_4', Group_5/sample.c:1891) [1234]  (0 ns)
	'icmp' operation ('exitcond1_2_3', Group_5/sample.c:1891) [1235]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 261>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_3', Group_5/sample.c:1898) [1243]  (0 ns)
	'getelementptr' operation ('d_addr_81', Group_5/sample.c:1901) [1253]  (0 ns)
	'load' operation ('d_load_81', Group_5/sample.c:1901) on array 'd' [1254]  (2.77 ns)

 <State 262>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_81', Group_5/sample.c:1901) on array 'd' [1254]  (2.77 ns)

 <State 263>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 264>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 265>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 266>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 267>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 268>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 269>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 270>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 271>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', Group_5/sample.c:1903) [1255]  (3.51 ns)

 <State 272>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_5', Group_5/sample.c:1891) [1285]  (0 ns)
	'icmp' operation ('exitcond1_2_4', Group_5/sample.c:1891) [1286]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 273>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_4', Group_5/sample.c:1898) [1294]  (0 ns)
	'getelementptr' operation ('d_addr_82', Group_5/sample.c:1901) [1304]  (0 ns)
	'load' operation ('d_load_82', Group_5/sample.c:1901) on array 'd' [1305]  (2.77 ns)

 <State 274>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_82', Group_5/sample.c:1901) on array 'd' [1305]  (2.77 ns)

 <State 275>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 276>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 277>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 278>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 279>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 280>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 281>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 282>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 283>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', Group_5/sample.c:1903) [1306]  (3.51 ns)

 <State 284>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_6', Group_5/sample.c:1891) [1336]  (0 ns)
	'icmp' operation ('exitcond1_2_5', Group_5/sample.c:1891) [1337]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 285>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_5', Group_5/sample.c:1898) [1345]  (0 ns)
	'getelementptr' operation ('d_addr_83', Group_5/sample.c:1901) [1355]  (0 ns)
	'load' operation ('d_load_83', Group_5/sample.c:1901) on array 'd' [1356]  (2.77 ns)

 <State 286>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_83', Group_5/sample.c:1901) on array 'd' [1356]  (2.77 ns)

 <State 287>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 288>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 289>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 290>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 291>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 292>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 293>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 294>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 295>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_5', Group_5/sample.c:1903) [1357]  (3.51 ns)

 <State 296>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_8', Group_5/sample.c:1891) [1387]  (0 ns)
	'icmp' operation ('exitcond1_2_6', Group_5/sample.c:1891) [1388]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 297>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_6', Group_5/sample.c:1898) [1396]  (0 ns)
	'getelementptr' operation ('d_addr_84', Group_5/sample.c:1901) [1406]  (0 ns)
	'load' operation ('d_load_84', Group_5/sample.c:1901) on array 'd' [1407]  (2.77 ns)

 <State 298>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_84', Group_5/sample.c:1901) on array 'd' [1407]  (2.77 ns)

 <State 299>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 300>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 301>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 302>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 303>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 304>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 305>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 306>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 307>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_6', Group_5/sample.c:1903) [1408]  (3.51 ns)

 <State 308>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_2_9', Group_5/sample.c:1891) [1438]  (0 ns)
	'icmp' operation ('exitcond1_2_7', Group_5/sample.c:1891) [1439]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_2', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1492]  (1.8 ns)

 <State 309>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_2_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_2_7', Group_5/sample.c:1898) [1447]  (0 ns)
	'getelementptr' operation ('d_addr_85', Group_5/sample.c:1901) [1457]  (0 ns)
	'load' operation ('d_load_85', Group_5/sample.c:1901) on array 'd' [1458]  (2.77 ns)

 <State 310>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_85', Group_5/sample.c:1901) on array 'd' [1458]  (2.77 ns)

 <State 311>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 312>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 313>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 314>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 315>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 316>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 317>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 318>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 319>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_7', Group_5/sample.c:1903) [1459]  (3.51 ns)

 <State 320>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1905) of variable 'sum_2_2_7', Group_5/sample.c:1903 on array 'C_6' [1465]  (1.75 ns)

 <State 321>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_2_7', Group_5/sample.c:1891) [1489]  (3 ns)

 <State 322>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j_1_lcssa_2') [1494]  (0 ns)
	'add' operation ('sum6_3', Group_5/sample.c:1888) [1526]  (1.78 ns)

 <State 323>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_76', Group_5/sample.c:1888) [1533]  (0 ns)
	'load' operation ('dense_13_kernel_arra_77', Group_5/sample.c:1888) on array 'dense_13_kernel_arra_6' [1534]  (2.77 ns)

 <State 324>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_73', Group_5/sample.c:1888) on array 'dense_13_kernel_arra' [1530]  (2.77 ns)
	'select' operation ('sel_tmp1_i9', Group_5/sample.c:1888) [1546]  (0 ns)
	'select' operation ('sel_tmp3_i9', Group_5/sample.c:1888) [1548]  (0.773 ns)
	'select' operation ('sel_tmp5_i9', Group_5/sample.c:1888) [1550]  (0 ns)
	'select' operation ('sel_tmp7_i9', Group_5/sample.c:1888) [1552]  (0.773 ns)

 <State 325>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_83', Group_5/sample.c:1888) on array 'dense_13_kernel_arra_3' [1540]  (2.77 ns)
	'select' operation ('sel_tmp9_i9', Group_5/sample.c:1888) [1554]  (0 ns)
	'select' operation ('sel_tmp11_i9', Group_5/sample.c:1888) [1556]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i9', Group_5/sample.c:1888) [1558]  (0.773 ns)

 <State 326>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1559]  (3.66 ns)

 <State 327>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1559]  (3.66 ns)

 <State 328>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1559]  (3.66 ns)

 <State 329>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1559]  (3.66 ns)

 <State 330>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1903) [1559]  (3.66 ns)

 <State 331>: 4.14ns
The critical path consists of the following:
	'phi' operation ('i_3', Group_5/sample.c:1891) with incoming values : ('i_33_3_7', Group_5/sample.c:1891) [1562]  (0 ns)
	'icmp' operation ('exitcond1_3', Group_5/sample.c:1891) [1566]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 332>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_3', Group_5/sample.c:1898) [1574]  (0 ns)
	'getelementptr' operation ('d_addr_86', Group_5/sample.c:1901) [1584]  (0 ns)
	'load' operation ('d_load_86', Group_5/sample.c:1901) on array 'd' [1585]  (2.77 ns)

 <State 333>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_86', Group_5/sample.c:1901) on array 'd' [1585]  (2.77 ns)

 <State 334>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 335>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 336>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 337>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 338>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 339>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 340>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 341>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 342>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', Group_5/sample.c:1903) [1586]  (3.51 ns)

 <State 343>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_s', Group_5/sample.c:1891) [1616]  (0 ns)
	'icmp' operation ('exitcond1_3_1', Group_5/sample.c:1891) [1617]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 344>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_1', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_1', Group_5/sample.c:1898) [1625]  (0 ns)
	'getelementptr' operation ('d_addr_87', Group_5/sample.c:1901) [1635]  (0 ns)
	'load' operation ('d_load_87', Group_5/sample.c:1901) on array 'd' [1636]  (2.77 ns)

 <State 345>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_87', Group_5/sample.c:1901) on array 'd' [1636]  (2.77 ns)

 <State 346>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 347>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 348>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 349>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 350>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 351>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 352>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 353>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 354>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', Group_5/sample.c:1903) [1637]  (3.51 ns)

 <State 355>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_3', Group_5/sample.c:1891) [1667]  (0 ns)
	'icmp' operation ('exitcond1_3_2', Group_5/sample.c:1891) [1668]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 356>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_2', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_2', Group_5/sample.c:1898) [1676]  (0 ns)
	'getelementptr' operation ('d_addr_88', Group_5/sample.c:1901) [1686]  (0 ns)
	'load' operation ('d_load_88', Group_5/sample.c:1901) on array 'd' [1687]  (2.77 ns)

 <State 357>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_88', Group_5/sample.c:1901) on array 'd' [1687]  (2.77 ns)

 <State 358>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 359>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 360>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 361>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 362>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 363>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 364>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 365>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 366>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', Group_5/sample.c:1903) [1688]  (3.51 ns)

 <State 367>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_4', Group_5/sample.c:1891) [1718]  (0 ns)
	'icmp' operation ('exitcond1_3_3', Group_5/sample.c:1891) [1719]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 368>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_3', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_3', Group_5/sample.c:1898) [1727]  (0 ns)
	'getelementptr' operation ('d_addr_89', Group_5/sample.c:1901) [1737]  (0 ns)
	'load' operation ('d_load_89', Group_5/sample.c:1901) on array 'd' [1738]  (2.77 ns)

 <State 369>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_89', Group_5/sample.c:1901) on array 'd' [1738]  (2.77 ns)

 <State 370>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 371>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 372>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 373>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 374>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 375>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 376>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 377>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 378>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', Group_5/sample.c:1903) [1739]  (3.51 ns)

 <State 379>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_5', Group_5/sample.c:1891) [1769]  (0 ns)
	'icmp' operation ('exitcond1_3_4', Group_5/sample.c:1891) [1770]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 380>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_4', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_4', Group_5/sample.c:1898) [1778]  (0 ns)
	'getelementptr' operation ('d_addr_90', Group_5/sample.c:1901) [1788]  (0 ns)
	'load' operation ('d_load_90', Group_5/sample.c:1901) on array 'd' [1789]  (2.77 ns)

 <State 381>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_90', Group_5/sample.c:1901) on array 'd' [1789]  (2.77 ns)

 <State 382>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 383>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 384>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 385>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 386>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 387>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 388>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 389>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 390>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', Group_5/sample.c:1903) [1790]  (3.51 ns)

 <State 391>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_6', Group_5/sample.c:1891) [1820]  (0 ns)
	'icmp' operation ('exitcond1_3_5', Group_5/sample.c:1891) [1821]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 392>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_5', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_5', Group_5/sample.c:1898) [1829]  (0 ns)
	'getelementptr' operation ('d_addr_91', Group_5/sample.c:1901) [1839]  (0 ns)
	'load' operation ('d_load_91', Group_5/sample.c:1901) on array 'd' [1840]  (2.77 ns)

 <State 393>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_91', Group_5/sample.c:1901) on array 'd' [1840]  (2.77 ns)

 <State 394>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 395>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 396>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 397>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 398>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 399>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 400>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 401>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 402>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_5', Group_5/sample.c:1903) [1841]  (3.51 ns)

 <State 403>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_8', Group_5/sample.c:1891) [1871]  (0 ns)
	'icmp' operation ('exitcond1_3_6', Group_5/sample.c:1891) [1872]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 404>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_6', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_6', Group_5/sample.c:1898) [1880]  (0 ns)
	'getelementptr' operation ('d_addr_92', Group_5/sample.c:1901) [1890]  (0 ns)
	'load' operation ('d_load_92', Group_5/sample.c:1901) on array 'd' [1891]  (2.77 ns)

 <State 405>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_92', Group_5/sample.c:1901) on array 'd' [1891]  (2.77 ns)

 <State 406>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 407>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 408>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 409>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 410>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 411>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 412>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 413>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 414>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_6', Group_5/sample.c:1903) [1892]  (3.51 ns)

 <State 415>: 4.14ns
The critical path consists of the following:
	'or' operation ('i_33_3_9', Group_5/sample.c:1891) [1922]  (0 ns)
	'icmp' operation ('exitcond1_3_7', Group_5/sample.c:1891) [1923]  (2.34 ns)
	multiplexor before 'phi' operation ('sum_1_lcssa_3', Group_5/sample.c:1903) with incoming values : ('sum_4', Group_5/sample.c:1903) ('sum_4_0_1', Group_5/sample.c:1903) ('sum_4_0_2', Group_5/sample.c:1903) ('sum_4_0_3', Group_5/sample.c:1903) ('sum_4_0_4', Group_5/sample.c:1903) ('sum_4_0_5', Group_5/sample.c:1903) ('sum_4_0_6', Group_5/sample.c:1903) ('sum_4_0_7', Group_5/sample.c:1903) ('sum_4_1', Group_5/sample.c:1903) ('sum_4_1_1', Group_5/sample.c:1903) ('sum_4_1_2', Group_5/sample.c:1903) ('sum_4_1_3', Group_5/sample.c:1903) ('sum_4_1_4', Group_5/sample.c:1903) ('sum_4_1_5', Group_5/sample.c:1903) ('sum_4_1_6', Group_5/sample.c:1903) ('sum_4_1_7', Group_5/sample.c:1903) ('sum_4_2', Group_5/sample.c:1903) ('sum_4_2_1', Group_5/sample.c:1903) ('sum_4_2_2', Group_5/sample.c:1903) ('sum_4_2_3', Group_5/sample.c:1903) ('sum_4_2_4', Group_5/sample.c:1903) ('sum_4_2_5', Group_5/sample.c:1903) ('sum_4_2_6', Group_5/sample.c:1903) ('sum_4_2_7', Group_5/sample.c:1903) ('sum_4_3', Group_5/sample.c:1903) ('sum_4_3_1', Group_5/sample.c:1903) ('sum_4_3_2', Group_5/sample.c:1903) ('sum_4_3_3', Group_5/sample.c:1903) ('sum_4_3_4', Group_5/sample.c:1903) ('sum_4_3_5', Group_5/sample.c:1903) ('sum_4_3_6', Group_5/sample.c:1903) ('sum_4_3_7', Group_5/sample.c:1903) [1976]  (1.8 ns)

 <State 416>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2_3_7', Group_5/sample.c:1898) with incoming values : ('tmp_37_3_7', Group_5/sample.c:1898) [1931]  (0 ns)
	'getelementptr' operation ('d_addr_93', Group_5/sample.c:1901) [1941]  (0 ns)
	'load' operation ('d_load_93', Group_5/sample.c:1901) on array 'd' [1942]  (2.77 ns)

 <State 417>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_93', Group_5/sample.c:1901) on array 'd' [1942]  (2.77 ns)

 <State 418>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 419>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 420>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 421>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 422>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 423>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 424>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 425>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 426>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_7', Group_5/sample.c:1903) [1943]  (3.51 ns)

 <State 427>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3_7', Group_5/sample.c:1891) [1973]  (3 ns)

 <State 428>: 1.55ns
The critical path consists of the following:
	'add' operation ('k_2_3', Group_5/sample.c:1886) [1979]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
