$date
	Tue Feb 09 09:11:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! out [31:0] $end
$var reg 24 " address [23:0] $end
$var reg 1 # clk $end
$var reg 32 $ data [31:0] $end
$var reg 1 % mode $end
$scope module tb $end
$var wire 24 & addr [23:0] $end
$var wire 1 # clk $end
$var wire 32 ' inData [31:0] $end
$var wire 1 % mode $end
$var wire 10 ( tagArr [9:0] $end
$var wire 4 ) offsetArr [3:0] $end
$var wire 10 * indexArr [9:0] $end
$var reg 32 + outData [31:0] $end
$scope module addr_01 $end
$var wire 24 , addr [23:0] $end
$var wire 10 - tagArr [9:0] $end
$var wire 4 . offsetArr [3:0] $end
$var wire 10 / indexArr [9:0] $end
$upscope $end
$scope module cache $end
$scope task initialize $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$scope module ram $end
$scope task initialize $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
