bfin_write_IMEM_CONTROL	,	F_7
DMEM_CONTROL	,	V_22
DMEM_CNTR	,	V_23
blackfin_invalidate_entire_dcache	,	F_1
bfin_read_DMEM_CONTROL	,	F_2
data	,	V_12
cplb_data	,	V_6
bfin_cache_init	,	F_8
PORT_PREF0	,	V_24
cplb_tbl	,	V_4
MAX_CPLBS	,	V_10
cplb_entry	,	V_3
ANOMALY_05000287	,	V_25
u32	,	T_1
SSYNC	,	F_4
blackfin_invalidate_entire_icache	,	F_5
PORT_PREF1	,	V_26
DCPLB_ADDR0	,	V_20
_enable_cplb	,	F_10
ICPLB_ADDR0	,	V_14
addr	,	V_11
dmem	,	V_1
IMC	,	V_17
dcplb_tbl	,	V_19
bfin_read_IMEM_CONTROL	,	F_6
__cpuinit	,	T_2
DCPLB_DATA0	,	V_21
i	,	V_9
bfin_write32	,	F_9
bfin_write_DMEM_CONTROL	,	F_3
IMEM_CONTROL	,	V_16
ENICPLB	,	V_18
cplb_addr	,	V_5
ICPLB_DATA0	,	V_15
mem_mask	,	V_8
icplb_tbl	,	V_13
mem_control	,	V_7
bfin_icache_init	,	F_11
bfin_dcache_init	,	F_12
imem	,	V_2
