
5. Printing statistics.

=== $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            172
   Number of public wires:           5
   Number of public wire bits:      71
   Number of memories:               1
   Number of memory bits:          160
   Number of processes:              0
   Number of cells:                  6
     $dffe                          32
     $mux                           38

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            363
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           86

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe                          32
     $mux                           43

=== addersub ===

   Number of wires:                  8
   Number of wire bits:            135
   Number of public wires:           8
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== branchresolve ===

   Number of wires:                 16
   Number of wire bits:             78
   Number of public wires:          10
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            6
     $eq                            32
     $not                            4
     $or                             1
     $reduce_or                     32

=== data_mem ===

   Number of wires:                 20
   Number of wire bits:            193
   Number of public wires:          20
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $not                            2

=== dummy_add_sub ===

   Number of wires:                  6
   Number of wire bits:            162
   Number of public wires:           6
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== dummy_counter ===

   Number of wires:                 23
   Number of wire bits:            172
   Number of public wires:           8
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                           32
     $dffe                          30
     $eq                            21
     $logic_not                      3
     $mux                           30
     $ne                             2
     $not                            1
     $pmux                          30
     $reduce_and                     2
     $reduce_or                      5

=== dummy_mult ===

   Number of wires:                  6
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mul                           32
     $sdff                          32

=== fakedelay ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== full_adder ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            3
     $or                             2
     $xor                            2

=== hi_reg ===

   Number of wires:                  5
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         32

=== ifetch ===

   Number of wires:                 42
   Number of wire bits:            451
   Number of public wires:          36
   Number of public wire bits:     445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $mux                           30
     $not                            5
     $or                             2

=== lo_reg ===

   Number of wires:                  5
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         32

=== load_data_translator ===

   Number of wires:                  4
   Number of wire bits:             67
   Number of public wires:           4
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== logic_unit ===

   Number of wires:                 13
   Number of wire bits:            262
   Number of public wires:           5
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and                           32
     $eq                             6
     $logic_not                      2
     $not                           32
     $or                            32
     $pmux                          32
     $xor                           32

=== merge26lo ===

   Number of wires:                  3
   Number of wire bits:             90
   Number of public wires:           3
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mul ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          20
   Number of public wire bits:     248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            4
     $mux                           32
     $not                            1
     $or                             1
     $reduce_or                     10

=== nop ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== onecyclestall ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $not                            1
     $pmux                           1
     $sdff                           1

=== pcadder ===

   Number of wires:                  5
   Number of wire bits:            131
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           34

=== pipereg_w1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          1

=== pipereg_w26 ===

   Number of wires:                  9
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                         26

=== pipereg_w32 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                         32

=== pipereg_w5 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          5

=== pipereg_w6 ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_or                       1
     $not                            2
     $sdffe                          6

=== reg_file ===

   Number of wires:                 15
   Number of wire bits:            263
   Number of public wires:          14
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $reduce_or                     32

=== register_1bit ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== signext16 ===

   Number of wires:                  2
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== store_data_translator ===

   Number of wires:                 14
   Number of wire bits:            149
   Number of public wires:           5
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $eq                             8
     $logic_not                      2
     $mux                           36
     $pmux                          72

=== system ===

   Number of wires:                398
   Number of wire bits:           2301
   Number of public wires:         141
   Number of public wire bits:    1603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                318
     $and                            1
     $dff                            1
     $dffe                          37
     $eq                           635
     $logic_and                      2
     $logic_not                     24
     $mux                          595
     $ne                            48
     $not                            4
     $or                             1
     $pmux                          53
     $reduce_and                    32
     $reduce_bool                   52
     $reduce_or                    352

=== zeroer ===

   Number of wires:                  4
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                           32

=== design hierarchy ===

   system                            1
     addersub                        0
       dummy_add_sub                 0
         full_adder                  0
     branchresolve                   0
     data_mem                        0
       $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      0
       load_data_translator          0
       onecyclestall                 0
       store_data_translator         0
     fakedelay                       0
     hi_reg                          0
     ifetch                          0
       $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram      0
       dummy_counter                 0
       register_1bit                 0
     lo_reg                          0
     logic_unit                      0
     merge26lo                       0
     mul                             0
       dummy_mult                    0
       onecyclestall                 0
     nop                             0
     pcadder                         0
     pipereg_w1                      0
     pipereg_w26                     0
     pipereg_w32                     0
     pipereg_w5                      0
     pipereg_w6                      0
     reg_file                        0
       $paramod$9b20c7c7990eeca2a248be4fd72c1393416d670c\single_port_ram      0
     zeroer                          0

   Number of wires:                398
   Number of wire bits:           2301
   Number of public wires:         141
   Number of public wire bits:    1603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                318
     $and                            1
     $dff                            1
     $dffe                          37
     $eq                           635
     $logic_and                      2
     $logic_not                     24
     $mux                          595
     $ne                            48
     $not                            4
     $or                             1
     $pmux                          53
     $reduce_and                    32
     $reduce_bool                   52
     $reduce_or                    352

