{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554282421557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554282421558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 12:07:01 2019 " "Processing started: Wed Apr  3 12:07:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554282421558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282421558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_code -c my_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_code -c my_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282421559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554282421800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554282421800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_code-my_arch " "Found design unit 1: my_code-my_arch" {  } { { "my_code.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/my_code.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431639 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_code " "Found entity 1: my_code" {  } { { "my_code.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/my_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431639 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"FOR\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement parity_gen.vhd(28) " "VHDL syntax error at parity_gen.vhd(28) near text \"FOR\";  expecting \"end\", or \"(\", or an identifier (\"for\" is a reserved keyword), or a concurrent statement" {  } { { "parity_gen.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/parity_gen.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431640 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"LOOP\";  expecting \"(\", or \"'\", or \".\" parity_gen.vhd(28) " "VHDL syntax error at parity_gen.vhd(28) near text \"LOOP\";  expecting \"(\", or \"'\", or \".\"" {  } { { "parity_gen.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/parity_gen.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431640 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"LOOP\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\" parity_gen.vhd(32) " "VHDL syntax error at parity_gen.vhd(32) near text \"LOOP\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\"" {  } { { "parity_gen.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/parity_gen.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_gen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file parity_gen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fpadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpadd_altbarrel_shift_35e-RTL " "Found design unit 1: fpadd_altbarrel_shift_35e-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpadd_altbarrel_shift_98g-RTL " "Found design unit 2: fpadd_altbarrel_shift_98g-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpadd_altpriority_encoder_3e8-RTL " "Found design unit 3: fpadd_altpriority_encoder_3e8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fpadd_altpriority_encoder_6e8-RTL " "Found design unit 4: fpadd_altpriority_encoder_6e8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fpadd_altpriority_encoder_be8-RTL " "Found design unit 5: fpadd_altpriority_encoder_be8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fpadd_altpriority_encoder_3v7-RTL " "Found design unit 6: fpadd_altpriority_encoder_3v7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fpadd_altpriority_encoder_6v7-RTL " "Found design unit 7: fpadd_altpriority_encoder_6v7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fpadd_altpriority_encoder_bv7-RTL " "Found design unit 8: fpadd_altpriority_encoder_bv7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fpadd_altpriority_encoder_uv8-RTL " "Found design unit 9: fpadd_altpriority_encoder_uv8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fpadd_altpriority_encoder_ue9-RTL " "Found design unit 10: fpadd_altpriority_encoder_ue9-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fpadd_altpriority_encoder_ou8-RTL " "Found design unit 11: fpadd_altpriority_encoder_ou8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fpadd_altpriority_encoder_nh8-RTL " "Found design unit 12: fpadd_altpriority_encoder_nh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fpadd_altpriority_encoder_qh8-RTL " "Found design unit 13: fpadd_altpriority_encoder_qh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fpadd_altpriority_encoder_vh8-RTL " "Found design unit 14: fpadd_altpriority_encoder_vh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fpadd_altpriority_encoder_ii9-RTL " "Found design unit 15: fpadd_altpriority_encoder_ii9-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fpadd_altpriority_encoder_n28-RTL " "Found design unit 16: fpadd_altpriority_encoder_n28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fpadd_altpriority_encoder_q28-RTL " "Found design unit 17: fpadd_altpriority_encoder_q28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fpadd_altpriority_encoder_v28-RTL " "Found design unit 18: fpadd_altpriority_encoder_v28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fpadd_altpriority_encoder_i39-RTL " "Found design unit 19: fpadd_altpriority_encoder_i39-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fpadd_altpriority_encoder_cna-RTL " "Found design unit 20: fpadd_altpriority_encoder_cna-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fpadd_altfp_add_sub_j6j-RTL " "Found design unit 21: fpadd_altfp_add_sub_j6j-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fpadd-RTL " "Found design unit 22: fpadd-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpadd_altbarrel_shift_35e " "Found entity 1: fpadd_altbarrel_shift_35e" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpadd_altbarrel_shift_98g " "Found entity 2: fpadd_altbarrel_shift_98g" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpadd_altpriority_encoder_3e8 " "Found entity 3: fpadd_altpriority_encoder_3e8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpadd_altpriority_encoder_6e8 " "Found entity 4: fpadd_altpriority_encoder_6e8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpadd_altpriority_encoder_be8 " "Found entity 5: fpadd_altpriority_encoder_be8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpadd_altpriority_encoder_3v7 " "Found entity 6: fpadd_altpriority_encoder_3v7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpadd_altpriority_encoder_6v7 " "Found entity 7: fpadd_altpriority_encoder_6v7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpadd_altpriority_encoder_bv7 " "Found entity 8: fpadd_altpriority_encoder_bv7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpadd_altpriority_encoder_uv8 " "Found entity 9: fpadd_altpriority_encoder_uv8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpadd_altpriority_encoder_ue9 " "Found entity 10: fpadd_altpriority_encoder_ue9" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpadd_altpriority_encoder_ou8 " "Found entity 11: fpadd_altpriority_encoder_ou8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpadd_altpriority_encoder_nh8 " "Found entity 12: fpadd_altpriority_encoder_nh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpadd_altpriority_encoder_qh8 " "Found entity 13: fpadd_altpriority_encoder_qh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpadd_altpriority_encoder_vh8 " "Found entity 14: fpadd_altpriority_encoder_vh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpadd_altpriority_encoder_ii9 " "Found entity 15: fpadd_altpriority_encoder_ii9" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpadd_altpriority_encoder_n28 " "Found entity 16: fpadd_altpriority_encoder_n28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpadd_altpriority_encoder_q28 " "Found entity 17: fpadd_altpriority_encoder_q28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpadd_altpriority_encoder_v28 " "Found entity 18: fpadd_altpriority_encoder_v28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpadd_altpriority_encoder_i39 " "Found entity 19: fpadd_altpriority_encoder_i39" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpadd_altpriority_encoder_cna " "Found entity 20: fpadd_altpriority_encoder_cna" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpadd_altfp_add_sub_j6j " "Found entity 21: fpadd_altfp_add_sub_j6j" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpadd " "Found entity 22: fpadd" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/intelFPGA_lite/18.1/fpadd.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554282431686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554282431813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  3 12:07:11 2019 " "Processing ended: Wed Apr  3 12:07:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554282431813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554282431813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554282431813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431813 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554282431919 ""}
