
*** Running vivado
    with args -log TOP_ARTY_ETH_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_ARTY_ETH_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP_ARTY_ETH_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.336 ; gain = 0.000
Command: synth_design -top TOP_ARTY_ETH_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12700
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_wrapper' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/hdl/TOP_ARTY_ETH_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH' declared at 'e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5544' bound to instance 'TOP_ARTY_ETH_i' of component 'TOP_ARTY_ETH' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/hdl/TOP_ARTY_ETH_wrapper.vhd:102]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5587]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_axi_ethernetlite_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_ethernetlite_0_0_stub.vhdl:5' bound to instance 'axi_ethernetlite_0' of component 'TOP_ARTY_ETH_axi_ethernetlite_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6303]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_axi_ethernetlite_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_ethernetlite_0_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_axi_timer_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'TOP_ARTY_ETH_axi_timer_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6340]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_axi_timer_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_axi_uartlite_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'TOP_ARTY_ETH_axi_uartlite_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6369]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_axi_uartlite_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_clk_wiz_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'TOP_ARTY_ETH_clk_wiz_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6394]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_clk_wiz_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_mdm_1_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'TOP_ARTY_ETH_mdm_1_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6403]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_mdm_1_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_microblaze_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'TOP_ARTY_ETH_microblaze_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6416]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_microblaze_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_microblaze_0_axi_intc_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'TOP_ARTY_ETH_microblaze_0_axi_intc_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6576]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_microblaze_0_axi_intc_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_microblaze_0_axi_periph_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_YPNZY' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:79]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_ds_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'TOP_ARTY_ETH_auto_ds_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:374]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_ds_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_pc_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_ARTY_ETH_auto_pc_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:453]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_pc_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_YPNZY' (1#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:79]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_5MYQ9Q' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_5MYQ9Q' (2#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:600]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_CJ3XA6' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:783]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_ds_1' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'TOP_ARTY_ETH_auto_ds_1' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1078]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_ds_1' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_pc_1' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_ARTY_ETH_auto_pc_1' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1157]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_pc_1' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_CJ3XA6' (3#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:783]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_G3DWXQ' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1286]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_ds_2' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'TOP_ARTY_ETH_auto_ds_2' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1581]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_ds_2' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_pc_2' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_ARTY_ETH_auto_pc_2' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1660]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_pc_2' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_G3DWXQ' (4#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_QLD4FY' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1789]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_ds_3' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'TOP_ARTY_ETH_auto_ds_3' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2084]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_ds_3' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_pc_3' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_ARTY_ETH_auto_pc_3' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2163]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_pc_3' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_QLD4FY' (5#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:1789]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8D0KTP' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2846]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_pc_4' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'TOP_ARTY_ETH_auto_pc_4' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3129]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_pc_4' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_us_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'TOP_ARTY_ETH_auto_us_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3188]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_us_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8D0KTP' (6#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2846]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2IBJQL' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3343]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_us_1' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'TOP_ARTY_ETH_auto_us_1' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3559]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_us_1' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_1_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2IBJQL' (7#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3343]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_DFXCDP' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3678]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_auto_us_2' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_2_stub.vhdl:5' bound to instance 'auto_us' of component 'TOP_ARTY_ETH_auto_us_2' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3783]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_auto_us_2' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_auto_us_2_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_DFXCDP' (8#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:3678]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_xbar_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'TOP_ARTY_ETH_xbar_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5236]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_xbar_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'TOP_ARTY_ETH_microblaze_0_axi_periph_0' (9#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1V8AT3L' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2253]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_dlmb_bram_if_cntlr_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'TOP_ARTY_ETH_dlmb_bram_if_cntlr_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2467]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_dlmb_bram_if_cntlr_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_dlmb_v10_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'TOP_ARTY_ETH_dlmb_v10_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2521]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_dlmb_v10_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_ilmb_bram_if_cntlr_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'TOP_ARTY_ETH_ilmb_bram_if_cntlr_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2549]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_ilmb_bram_if_cntlr_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_ilmb_v10_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'TOP_ARTY_ETH_ilmb_v10_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2603]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_ilmb_v10_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_lmb_bram_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'TOP_ARTY_ETH_lmb_bram_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2631]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_lmb_bram_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1V8AT3L' (10#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:2253]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_microblaze_0_xlconcat_0' declared at 'e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_xlconcat_0/synth/TOP_ARTY_ETH_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'TOP_ARTY_ETH_microblaze_0_xlconcat_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6822]
INFO: [Synth 8-6157] synthesizing module 'TOP_ARTY_ETH_microblaze_0_xlconcat_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_xlconcat_0/synth/TOP_ARTY_ETH_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (11#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'TOP_ARTY_ETH_microblaze_0_xlconcat_0' (12#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_xlconcat_0/synth/TOP_ARTY_ETH_microblaze_0_xlconcat_0.v:60]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5598]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5598]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5598]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5598]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_mig_7series_0_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'TOP_ARTY_ETH_mig_7series_0_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6829]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_mig_7series_0_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_mig_7series_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'TOP_ARTY_ETH_rst_mig_7series_0_83M_0' declared at 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_rst_mig_7series_0_83M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_83M' of component 'TOP_ARTY_ETH_rst_mig_7series_0_83M_0' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:6892]
INFO: [Synth 8-638] synthesizing module 'TOP_ARTY_ETH_rst_mig_7series_0_83M_0' [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/.Xil/Vivado-5792-BlueRoseNew/realtime/TOP_ARTY_ETH_rst_mig_7series_0_83M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'TOP_ARTY_ETH' (13#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/synth/TOP_ARTY_ETH.vhd:5587]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735' bound to instance 'eth_mdio_mdc_mdio_iobuf' of component 'IOBUF' [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/hdl/TOP_ARTY_ETH_wrapper.vhd:139]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (14#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-256] done synthesizing module 'TOP_ARTY_ETH_wrapper' (15#1) [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/hdl/TOP_ARTY_ETH_wrapper.vhd:51]
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.336 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1258.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/clk_wiz_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/clk_wiz_0'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/mig_7series_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/mig_7series_0'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_0/TOP_ARTY_ETH_microblaze_0_0/TOP_ARTY_ETH_microblaze_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_0/TOP_ARTY_ETH_microblaze_0_0/TOP_ARTY_ETH_microblaze_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_dlmb_v10_0/TOP_ARTY_ETH_dlmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_dlmb_v10_0/TOP_ARTY_ETH_dlmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_ilmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_ilmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0/TOP_ARTY_ETH_ilmb_v10_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0/TOP_ARTY_ETH_dlmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0/TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_lmb_bram_0/TOP_ARTY_ETH_lmb_bram_0/TOP_ARTY_ETH_lmb_bram_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_lmb_bram_0/TOP_ARTY_ETH_lmb_bram_0/TOP_ARTY_ETH_lmb_bram_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_xbar_0/TOP_ARTY_ETH_xbar_0/TOP_ARTY_ETH_xbar_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_xbar_0/TOP_ARTY_ETH_xbar_0/TOP_ARTY_ETH_xbar_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_4/TOP_ARTY_ETH_auto_pc_4/TOP_ARTY_ETH_auto_pc_4_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_4/TOP_ARTY_ETH_auto_pc_4/TOP_ARTY_ETH_auto_pc_4_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_0/TOP_ARTY_ETH_auto_us_0/TOP_ARTY_ETH_auto_us_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_0/TOP_ARTY_ETH_auto_us_0/TOP_ARTY_ETH_auto_us_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_1/TOP_ARTY_ETH_auto_us_1/TOP_ARTY_ETH_auto_us_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_1/TOP_ARTY_ETH_auto_us_1/TOP_ARTY_ETH_auto_us_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_2/TOP_ARTY_ETH_auto_us_2/TOP_ARTY_ETH_auto_us_2_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_us_2/TOP_ARTY_ETH_auto_us_2/TOP_ARTY_ETH_auto_us_2_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_0/TOP_ARTY_ETH_auto_ds_0/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_0/TOP_ARTY_ETH_auto_ds_0/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_0/TOP_ARTY_ETH_auto_pc_0/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_0/TOP_ARTY_ETH_auto_pc_0/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_1/TOP_ARTY_ETH_auto_ds_1/TOP_ARTY_ETH_auto_ds_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_1/TOP_ARTY_ETH_auto_ds_1/TOP_ARTY_ETH_auto_ds_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_1/TOP_ARTY_ETH_auto_pc_1/TOP_ARTY_ETH_auto_pc_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_1/TOP_ARTY_ETH_auto_pc_1/TOP_ARTY_ETH_auto_pc_1_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_2/TOP_ARTY_ETH_auto_ds_2/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_2/TOP_ARTY_ETH_auto_ds_2/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_2/TOP_ARTY_ETH_auto_pc_2/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_2/TOP_ARTY_ETH_auto_pc_2/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_3/TOP_ARTY_ETH_auto_ds_3/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_ds_3/TOP_ARTY_ETH_auto_ds_3/TOP_ARTY_ETH_auto_ds_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_3/TOP_ARTY_ETH_auto_pc_3/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_auto_pc_3/TOP_ARTY_ETH_auto_pc_3/TOP_ARTY_ETH_auto_pc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_axi_intc_0/TOP_ARTY_ETH_microblaze_0_axi_intc_0/TOP_ARTY_ETH_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_microblaze_0_axi_intc_0/TOP_ARTY_ETH_microblaze_0_axi_intc_0/TOP_ARTY_ETH_microblaze_0_axi_intc_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/microblaze_0_axi_intc'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mdm_1_0/TOP_ARTY_ETH_mdm_1_0/TOP_ARTY_ETH_mdm_1_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/mdm_1'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mdm_1_0/TOP_ARTY_ETH_mdm_1_0/TOP_ARTY_ETH_mdm_1_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/mdm_1'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_rst_mig_7series_0_83M_0/TOP_ARTY_ETH_rst_mig_7series_0_83M_0/TOP_ARTY_ETH_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_rst_mig_7series_0_83M_0/TOP_ARTY_ETH_rst_mig_7series_0_83M_0/TOP_ARTY_ETH_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/rst_mig_7series_0_83M'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_ethernetlite_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_ethernetlite_0'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_uartlite_0_0/TOP_ARTY_ETH_axi_uartlite_0_0/TOP_ARTY_ETH_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_uartlite_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_uartlite_0_0/TOP_ARTY_ETH_axi_uartlite_0_0/TOP_ARTY_ETH_axi_uartlite_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_uartlite_0'
Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_timer_0_0/TOP_ARTY_ETH_axi_timer_0_0/TOP_ARTY_ETH_axi_timer_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_timer_0'
Finished Parsing XDC File [e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_timer_0_0/TOP_ARTY_ETH_axi_timer_0_0/TOP_ARTY_ETH_axi_timer_0_0_in_context.xdc] for cell 'TOP_ARTY_ETH_i/axi_timer_0'
Parsing XDC File [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.srcs/constrs_1/new/arty_eth.xdc]
Finished Parsing XDC File [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.srcs/constrs_1/new/arty_eth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.srcs/constrs_1/new/arty_eth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_ARTY_ETH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_ARTY_ETH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1271.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1271.219 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TOP_ARTY_ETH_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0/TOP_ARTY_ETH_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0/TOP_ARTY_ETH_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  e:/ARTY_projects/ARTY_ETH/ARTY_ETH.gen/sources_1/bd/TOP_ARTY_ETH/ip/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0/TOP_ARTY_ETH_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/axi_ethernetlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TOP_ARTY_ETH_i/axi_timer_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1271.219 ; gain = 12.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1276.328 ; gain = 17.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |TOP_ARTY_ETH_xbar_0                  |         1|
|2     |TOP_ARTY_ETH_auto_ds_0               |         1|
|3     |TOP_ARTY_ETH_auto_pc_0               |         1|
|4     |TOP_ARTY_ETH_auto_ds_1               |         1|
|5     |TOP_ARTY_ETH_auto_pc_1               |         1|
|6     |TOP_ARTY_ETH_auto_ds_2               |         1|
|7     |TOP_ARTY_ETH_auto_pc_2               |         1|
|8     |TOP_ARTY_ETH_auto_ds_3               |         1|
|9     |TOP_ARTY_ETH_auto_pc_3               |         1|
|10    |TOP_ARTY_ETH_auto_pc_4               |         1|
|11    |TOP_ARTY_ETH_auto_us_0               |         1|
|12    |TOP_ARTY_ETH_auto_us_1               |         1|
|13    |TOP_ARTY_ETH_auto_us_2               |         1|
|14    |TOP_ARTY_ETH_axi_ethernetlite_0_0    |         1|
|15    |TOP_ARTY_ETH_axi_timer_0_0           |         1|
|16    |TOP_ARTY_ETH_axi_uartlite_0_0        |         1|
|17    |TOP_ARTY_ETH_clk_wiz_0_0             |         1|
|18    |TOP_ARTY_ETH_mdm_1_0                 |         1|
|19    |TOP_ARTY_ETH_microblaze_0_0          |         1|
|20    |TOP_ARTY_ETH_microblaze_0_axi_intc_0 |         1|
|21    |TOP_ARTY_ETH_mig_7series_0_0         |         1|
|22    |TOP_ARTY_ETH_rst_mig_7series_0_83M_0 |         1|
|23    |TOP_ARTY_ETH_dlmb_bram_if_cntlr_0    |         1|
|24    |TOP_ARTY_ETH_dlmb_v10_0              |         1|
|25    |TOP_ARTY_ETH_ilmb_bram_if_cntlr_0    |         1|
|26    |TOP_ARTY_ETH_ilmb_v10_0              |         1|
|27    |TOP_ARTY_ETH_lmb_bram_0              |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |TOP_ARTY_ETH_auto_ds_0_bbox               |     1|
|2     |TOP_ARTY_ETH_auto_ds_1_bbox               |     1|
|3     |TOP_ARTY_ETH_auto_ds_2_bbox               |     1|
|4     |TOP_ARTY_ETH_auto_ds_3_bbox               |     1|
|5     |TOP_ARTY_ETH_auto_pc_0_bbox               |     1|
|6     |TOP_ARTY_ETH_auto_pc_1_bbox               |     1|
|7     |TOP_ARTY_ETH_auto_pc_2_bbox               |     1|
|8     |TOP_ARTY_ETH_auto_pc_3_bbox               |     1|
|9     |TOP_ARTY_ETH_auto_pc_4_bbox               |     1|
|10    |TOP_ARTY_ETH_auto_us_0_bbox               |     1|
|11    |TOP_ARTY_ETH_auto_us_1_bbox               |     1|
|12    |TOP_ARTY_ETH_auto_us_2_bbox               |     1|
|13    |TOP_ARTY_ETH_axi_ethernetlite_0_0_bbox    |     1|
|14    |TOP_ARTY_ETH_axi_timer_0_0_bbox           |     1|
|15    |TOP_ARTY_ETH_axi_uartlite_0_0_bbox        |     1|
|16    |TOP_ARTY_ETH_clk_wiz_0_0_bbox             |     1|
|17    |TOP_ARTY_ETH_dlmb_bram_if_cntlr_0_bbox    |     1|
|18    |TOP_ARTY_ETH_dlmb_v10_0_bbox              |     1|
|19    |TOP_ARTY_ETH_ilmb_bram_if_cntlr_0_bbox    |     1|
|20    |TOP_ARTY_ETH_ilmb_v10_0_bbox              |     1|
|21    |TOP_ARTY_ETH_lmb_bram_0_bbox              |     1|
|22    |TOP_ARTY_ETH_mdm_1_0_bbox                 |     1|
|23    |TOP_ARTY_ETH_microblaze_0_0_bbox          |     1|
|24    |TOP_ARTY_ETH_microblaze_0_axi_intc_0_bbox |     1|
|25    |TOP_ARTY_ETH_mig_7series_0_0_bbox         |     1|
|26    |TOP_ARTY_ETH_rst_mig_7series_0_83M_0_bbox |     1|
|27    |TOP_ARTY_ETH_xbar_0_bbox                  |     1|
|28    |IBUF                                      |    10|
|29    |IOBUF                                     |     1|
|30    |OBUF                                      |     9|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.391 ; gain = 9.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.391 ; gain = 22.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1280.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: a58e4848
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1307.516 ; gain = 49.180
INFO: [Common 17-1381] The checkpoint 'E:/ARTY_projects/ARTY_ETH/ARTY_ETH.runs/synth_1/TOP_ARTY_ETH_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_ARTY_ETH_wrapper_utilization_synth.rpt -pb TOP_ARTY_ETH_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 11:45:40 2022...
