# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 17:13:57  November 12, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		final_project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL080YF780C6G
set_global_assignment -name TOP_LEVEL_ENTITY final_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:13:57  NOVEMBER 12, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name EDA_TIME_SCALE "1 ns" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH top_level_testbench -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME point_mult_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id point_mult_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME point_mult_testbench -section_id point_mult_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME gen_point_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id gen_point_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME gen_point_testbench -section_id gen_point_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME square_root_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id square_root_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME square_root_testbench -section_id square_root_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME point_add_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id point_add_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME point_add_testbench -section_id point_add_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME elg_encrypt_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id elg_encrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME elg_encrypt_testbench -section_id elg_encrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME multiplier_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id multiplier_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME multiplier_testbench -section_id multiplier_testbench
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name EDA_TEST_BENCH_NAME elg_decrypt_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id elg_decrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME elg_decrypt_testbench -section_id elg_decrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_NAME top_level_testbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id top_level_testbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME top_level_testbench -section_id top_level_testbench
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/point_mult_testbench.sv -section_id point_mult_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/gen_point_testbench.sv -section_id gen_point_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/square_root_testbench.sv -section_id square_root_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/point_add_testbench.sv -section_id point_add_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/elg_encrypt_testbench.sv -section_id elg_encrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/multiplier_testbench.sv -section_id multiplier_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/elg_decrypt_testbench.sv -section_id elg_decrypt_testbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/top_level_testbench.sv -section_id top_level_testbench
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 780
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
set_global_assignment -name SYSTEMVERILOG_FILE primitives/modular_operations/barrett_reduction.sv
set_global_assignment -name VERILOG_FILE FastMultiplier/PP_Compressor.v
set_global_assignment -name VERILOG_FILE FastMultiplier/HA.v
set_global_assignment -name VERILOG_FILE FastMultiplier/FastMultiplier.v
set_global_assignment -name VERILOG_FILE FastMultiplier/FA.v
set_global_assignment -name VERILOG_FILE FastMultiplier/CSA.V
set_global_assignment -name VERILOG_FILE FastMultiplier/CLA_Array_32.v
set_global_assignment -name VERILOG_FILE FastMultiplier/CLA_Array.v
set_global_assignment -name VERILOG_FILE FastMultiplier/CLA.v
set_global_assignment -name VERILOG_FILE FastMultiplier/BoothPPG_32R4_NORM.v
set_global_assignment -name VERILOG_FILE FastMultiplier/BoothPPG_32R4_MSB.v
set_global_assignment -name VERILOG_FILE FastMultiplier/BoothPPG_32R4.v
set_global_assignment -name VERILOG_FILE "sha2-verilog/sha256.v"
set_global_assignment -name VERILOG_FILE "sha2-verilog/sha2.v"
set_global_assignment -name SYSTEMVERILOG_FILE components/elliptic_curve_structs.sv
set_global_assignment -name SYSTEMVERILOG_FILE final_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbenches/top_level_testbench.sv
set_global_assignment -name SYSTEMVERILOG_FILE rng/quarter_round.sv
set_global_assignment -name SYSTEMVERILOG_FILE rng/chacha.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/modular_operations/square_root.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/modular_operations/multiplier.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/modular_operations/modular_inverse.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/modular_operations/add.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/point_operations/point_double.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/point_operations/point_add.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/point_operations/gen_point.sv
set_global_assignment -name SYSTEMVERILOG_FILE components/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE components/reg_256.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/verify/ecdsa_verify_datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/verify/ecdsa_verify_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/verify/ecdsa_verify.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/sign/ecdsa_sign_datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/sign/ecdsa_sign_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE primitives/ecdsa/sign/ecdsa_sign.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top