// Generated by CIRCT 42e53322a
module EIM4x4(	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:2:24
               B,	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:2:36
  output [7:0] R	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:2:49
);

  wire anding_A0_B3 = A[0] & B[3];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:3:10, :4:10, :5:10
  wire anding_A1_B3 = A[1] & B[3];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:4:10, :6:10, :7:10
  wire anding_A2_B3 = A[2] & B[3];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:4:10, :8:10, :9:10
  wire anding_A3_B3 = A[3] & B[3];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:4:10, :10:10, :11:10
  wire anding_A3_B0 = A[3] & B[0];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:10:10, :12:10, :13:11
  wire anding_A3_B2 = A[3] & B[2];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:10:10, :15:11, :16:11
  wire anding_A1_B2 = A[1] & B[2];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:6:10, :15:11, :17:11
  wire anding_A2_B1 = A[2] & B[1];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:8:10, :14:11, :18:11
  wire anding_A2_B2 = A[2] & B[2];	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:8:10, :15:11, :19:11
  wire anding_A3_B2_A2_B3 = anding_A3_B2 & anding_A2_B3;	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:9:10, :16:11, :20:11
  assign R =
    {anding_A3_B2_A2_B3 & anding_A3_B3,
     anding_A3_B2_A2_B3 ^ anding_A3_B3,
     anding_A1_B3 & anding_A2_B2 & A[3] & B[1] ^ anding_A2_B3 ^ anding_A3_B2,
     anding_A0_B3 & anding_A1_B2 & anding_A2_B1 & anding_A3_B0 | anding_A1_B3
       | anding_A2_B2,
     anding_A0_B3 | anding_A1_B2 | anding_A2_B1 | anding_A3_B0,
     A[0] & B[2] | A[1] & B[1] | A[2] & B[0],
     A[0] & B[1] | A[1] & B[0],
     A[0] & B[0]};	// /tmp/tmp.uw1iW0Wloa/670_APTPU_DCC_flow_net_rtl_EIM4x4.cleaned.mlir:3:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:5
endmodule

