<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki 3.x: cpu/x86/drivers/legacy_pc/pci.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a01894_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pci.c</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015, Intel Corporation. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;pci.h&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;helpers.h&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;syscalls.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* I/O port for PCI configuration address */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PCI_CONFIG_ADDR_PORT 0xCF8</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* I/O port for PCI configuration data */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PCI_CONFIG_DATA_PORT 0xCFC</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;PROT_DOMAINS_ALLOC(<a class="code" href="a00085.html">dom_client_data_t</a>, root_complex_drv);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Initialize PCI configuration register address in preparation for accessing</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * the specified register.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;set_addr(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  addr.<a class="code" href="a00117.html#ac1c965f9971c9d5ca0d76d934ef2f268">en_mapping</a> = 1;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  outl(PCI_CONFIG_ADDR_PORT, addr.raw);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * \brief      Read from the specified PCI configuration register.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * \param addr Address of PCI configuration register.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * \return     Value read from PCI configuration register.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;uint32_t</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;pci_config_read(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  set_addr(addr);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> inl(PCI_CONFIG_DATA_PORT);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * \brief      Write to the PCI configuration data port.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * \param addr Address of PCI configuration register.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * \param data Value to write.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;pci_config_write(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>, uint32_t data)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  set_addr(addr);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  outl(PCI_CONFIG_DATA_PORT, data);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * \brief       Enable PCI command bits of the specified PCI configuration</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *              register.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * \param addr  Address of PCI configuration register.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * \param flags Flags used to enable PCI command bits.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;pci_command_enable(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>, uint32_t flags)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  uint32_t data;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  addr.<a class="code" href="a00117.html#acd41839a26adcaf7598de140196ab78b">reg_off</a> = 0x04; <span class="comment">/* PCI COMMAND_REGISTER */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  data = pci_config_read(addr);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  pci_config_write(addr, data | flags);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * \brief       Set current PIRQ to interrupt queue agent. PCI based interrupts</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *              PIRQ[A:H] are then available for consumption by either the 8259</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *              PICs or the IO-APIC depending on configuration of the 8 PIRQx</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *              Routing Control Registers PIRQ[A:H]. See also pci_pirq_set_irq().</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * \param agent Interrupt Queue Agent to be used, IRQAGENT[0:3].</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * \param pin   Interrupt Pin Route to be used, INT[A:D].</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * \param pirq  PIRQ to be used, PIRQ[A:H].</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;SYSCALLS_DEFINE_SINGLETON(pci_irq_agent_set_pirq,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                          root_complex_drv,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                          IRQAGENT agent, INTR_PIN pin, PIRQ pirq)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint16_t value;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  uint32_t rcba_addr, offset = 0;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  rcba_addr = PROT_DOMAINS_MMIO(root_complex_drv);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  assert(agent &gt;= IRQAGENT0 &amp;&amp; agent &lt;= IRQAGENT3);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  assert(pin &gt;= INTA &amp;&amp; pin &lt;= INTD);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  assert(pirq &gt;= PIRQA &amp;&amp; pirq &lt;= PIRQH);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">switch</span>(agent) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">case</span> IRQAGENT0:</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span>(pin != INTA) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      halt();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    offset = 0x3140;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">case</span> IRQAGENT1:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    offset = 0x3142;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">case</span> IRQAGENT2:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span>(pin != INTA) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      halt();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    offset = 0x3144;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">case</span> IRQAGENT3:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    offset = 0x3146;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  prot_domains_enable_mmio();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  MMIO_READW(value, *(uint16_t ATTR_MMIO_ADDR_SPACE *)(rcba_addr + offset));</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* clear interrupt pin route and set corresponding pirq. */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">switch</span>(pin) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">case</span> INTA:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    value &amp;= ~0xF;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    value |= pirq;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">case</span> INTB:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    value &amp;= ~0xF0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    value |= (pirq &lt;&lt; 4);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">case</span> INTC:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    value &amp;= ~0xF00;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    value |= (pirq &lt;&lt; 8);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">case</span> INTD:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    value &amp;= ~0xF000;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    value |= (pirq &lt;&lt; 12);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  MMIO_WRITEW(*(uint16_t ATTR_MMIO_ADDR_SPACE *)(rcba_addr + offset), value);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  prot_domains_disable_mmio();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * \brief                 Set current IRQ to PIRQ. The interrupt router can be</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *                        programmed to allow PIRQ[A:H] to be routed internally</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *                        to the 8259 as ISA compatible interrupts. See also</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *                        pci_irq_agent_set_pirq().</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * \param pirq            PIRQ to be used, PIRQ[A:H].</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * \param pin             IRQ to be used, IRQ[0:15].</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * \param route_to_legacy Whether or not the interrupt should be routed to PIC 8259.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;pci_pirq_set_irq(PIRQ pirq, uint8_t irq, uint8_t route_to_legacy)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="a00117.html">pci_config_addr_t</a> pci;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  uint32_t value;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  assert(pirq &gt;= PIRQA &amp;&amp; pirq &lt;= PIRQH);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  assert(irq &gt;= 0 &amp;&amp; irq &lt;= 0xF);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  assert(route_to_legacy == 0 || route_to_legacy == 1);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  pci.raw = 0;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  pci.<a class="code" href="a00117.html#ae05e83fdc323f7ba0184a5887adfef85">bus</a> = 0;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  pci.<a class="code" href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">dev</a> = 31;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  pci.<a class="code" href="a00117.html#a9283035e28bcc38cda50eaa512154174">func</a> = 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  pci.<a class="code" href="a00117.html#acd41839a26adcaf7598de140196ab78b">reg_off</a> = (pirq &lt;= PIRQD) ? 0x60 : 0x64; <span class="comment">/* PABCDRC and PEFGHRC Registers */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  value = pci_config_read(pci);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">switch</span>(pirq) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">case</span> PIRQA:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">case</span> PIRQE:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    value &amp;= ~0x8F;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    value |= irq;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    value |= (!route_to_legacy &lt;&lt; 7);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">case</span> PIRQB:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">case</span> PIRQF:</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    value &amp;= ~0x8F00;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    value |= (irq &lt;&lt; 8);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    value |= (!route_to_legacy &lt;&lt; 15);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">case</span> PIRQC:</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">case</span> PIRQG:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    value &amp;= ~0x8F0000;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    value |= (irq &lt;&lt; 16);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    value |= (!route_to_legacy &lt;&lt; 23);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">case</span> PIRQD:</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">case</span> PIRQH:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    value &amp;= ~0x8F000000;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    value |= (irq &lt;&lt; 24);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    value |= (!route_to_legacy &lt;&lt; 31);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  set_addr(pci);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  outl(PCI_CONFIG_DATA_PORT, value);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * \brief          Initialize a structure for a PCI device driver that performs</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *                 MMIO to address range 0.  Assumes that device has already</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *                 been configured with an MMIO address range 0, e.g. by</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *                 firmware.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> * \param c_this   Structure that will be initialized to represent the driver.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * \param pci_addr PCI base address of device.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * \param mmio_sz  Size of MMIO region.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * \param meta     Base address of optional driver-defined metadata.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * \param meta_sz  Size of optional driver-defined metadata.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;pci_init(<a class="code" href="a00085.html">pci_driver_t</a> ATTR_KERN_ADDR_SPACE *c_this,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         <a class="code" href="a00117.html">pci_config_addr_t</a> pci_addr,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         <span class="keywordtype">size_t</span> mmio_sz,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;         uintptr_t meta,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         <span class="keywordtype">size_t</span> meta_sz)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  uintptr_t mmio;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">/* The BAR value is masked to clear non-address bits. */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  mmio = pci_config_read(pci_addr) &amp; ~0xFFF;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  prot_domains_reg(c_this, mmio, mmio_sz, meta, meta_sz, <span class="keyword">false</span>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * \brief Initialize the PCI root complex driver.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;pci_root_complex_init(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint32_t rcba_addr;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="a00117.html">pci_config_addr_t</a> pci = { .raw = 0 };</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  pci.<a class="code" href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">dev</a> = 31;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  pci.<a class="code" href="a00117.html#acd41839a26adcaf7598de140196ab78b">reg_off</a> = 0xF0; <span class="comment">/* Root Complex Base Address Register */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">/* masked to clear non-address bits. */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  rcba_addr = pci_config_read(pci) &amp; ~0x3FFF;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  PROT_DOMAINS_INIT_ID(root_complex_drv);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  prot_domains_reg(&amp;root_complex_drv, rcba_addr, 0x4000, 0, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  SYSCALLS_INIT(pci_irq_agent_set_pirq);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  SYSCALLS_AUTHZ(pci_irq_agent_set_pirq, root_complex_drv);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * \brief Prevent further invocations of pci_irq_agent_set_pirq.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;pci_root_complex_lock(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  SYSCALLS_DEAUTHZ(pci_irq_agent_set_pirq, root_complex_drv);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="ttc" id="a00117_html_ac1c965f9971c9d5ca0d76d934ef2f268"><div class="ttname"><a href="a00117.html#ac1c965f9971c9d5ca0d76d934ef2f268">pci_config_addr::en_mapping</a></div><div class="ttdeci">uint32_t en_mapping</div><div class="ttdoc">Must be set to perform PCI configuration access. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00094">pci.h:94</a></div></div>
<div class="ttc" id="a00117_html_acd41839a26adcaf7598de140196ab78b"><div class="ttname"><a href="a00117.html#acd41839a26adcaf7598de140196ab78b">pci_config_addr::reg_off</a></div><div class="ttdeci">uint32_t reg_off</div><div class="ttdoc">Register/offset number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00088">pci.h:88</a></div></div>
<div class="ttc" id="a00117_html"><div class="ttname"><a href="a00117.html">pci_config_addr</a></div><div class="ttdoc">PCI configuration address. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00085">pci.h:85</a></div></div>
<div class="ttc" id="a00117_html_ae05e83fdc323f7ba0184a5887adfef85"><div class="ttname"><a href="a00117.html#ae05e83fdc323f7ba0184a5887adfef85">pci_config_addr::bus</a></div><div class="ttdeci">uint32_t bus</div><div class="ttdoc">Bus number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00091">pci.h:91</a></div></div>
<div class="ttc" id="a00768_html_a9a7cf6986d952290ec159e9a084003ff"><div class="ttname"><a href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a></div><div class="ttdeci">static uip_ds6_addr_t * addr</div><div class="ttdoc">Pointer to a nbr cache entry. </div><div class="ttdef"><b>Definition:</b> <a href="a00768_source.html#l00123">uip-nd6.c:123</a></div></div>
<div class="ttc" id="a00117_html_aa1a4e30124f70b87e844d39d40a23db8"><div class="ttname"><a href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">pci_config_addr::dev</a></div><div class="ttdeci">uint32_t dev</div><div class="ttdoc">Device number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00090">pci.h:90</a></div></div>
<div class="ttc" id="a00085_html"><div class="ttname"><a href="a00085.html">dom_client_data</a></div><div class="ttdoc">Data associated with each protection domain that is owned by clients of that domain and used to ident...</div><div class="ttdef"><b>Definition:</b> <a href="a01932_source.html#l00247">prot-domains.h:247</a></div></div>
<div class="ttc" id="a00117_html_a9283035e28bcc38cda50eaa512154174"><div class="ttname"><a href="a00117.html#a9283035e28bcc38cda50eaa512154174">pci_config_addr::func</a></div><div class="ttdeci">uint32_t func</div><div class="ttdoc">Function number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00089">pci.h:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_11e4e37a852d0466986abddcd9ea5edf.html">drivers</a></li><li class="navelem"><a class="el" href="dir_9d2c4a6dc4762deee71a5f737297130d.html">legacy_pc</a></li><li class="navelem"><b>pci.c</b></li>
    <li class="footer">Generated on Fri Mar 11 2022 12:06:05 for Contiki 3.x by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
