#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2156870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2156a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21492d0 .functor NOT 1, L_0x21a5110, C4<0>, C4<0>, C4<0>;
L_0x21a4ef0 .functor XOR 2, L_0x21a4d90, L_0x21a4e50, C4<00>, C4<00>;
L_0x21a5000 .functor XOR 2, L_0x21a4ef0, L_0x21a4f60, C4<00>, C4<00>;
v0x21a0760_0 .net *"_ivl_10", 1 0, L_0x21a4f60;  1 drivers
v0x21a0860_0 .net *"_ivl_12", 1 0, L_0x21a5000;  1 drivers
v0x21a0940_0 .net *"_ivl_2", 1 0, L_0x21a3b20;  1 drivers
v0x21a0a00_0 .net *"_ivl_4", 1 0, L_0x21a4d90;  1 drivers
v0x21a0ae0_0 .net *"_ivl_6", 1 0, L_0x21a4e50;  1 drivers
v0x21a0c10_0 .net *"_ivl_8", 1 0, L_0x21a4ef0;  1 drivers
v0x21a0cf0_0 .net "a", 0 0, v0x219d6d0_0;  1 drivers
v0x21a0d90_0 .net "b", 0 0, v0x219d770_0;  1 drivers
v0x21a0e30_0 .net "c", 0 0, v0x219d810_0;  1 drivers
v0x21a0ed0_0 .var "clk", 0 0;
v0x21a0f70_0 .net "d", 0 0, v0x219d950_0;  1 drivers
v0x21a1010_0 .net "out_pos_dut", 0 0, L_0x21a4c10;  1 drivers
v0x21a10b0_0 .net "out_pos_ref", 0 0, L_0x21a25e0;  1 drivers
v0x21a1150_0 .net "out_sop_dut", 0 0, L_0x21a3670;  1 drivers
v0x21a11f0_0 .net "out_sop_ref", 0 0, L_0x2177e80;  1 drivers
v0x21a1290_0 .var/2u "stats1", 223 0;
v0x21a1330_0 .var/2u "strobe", 0 0;
v0x21a13d0_0 .net "tb_match", 0 0, L_0x21a5110;  1 drivers
v0x21a14a0_0 .net "tb_mismatch", 0 0, L_0x21492d0;  1 drivers
v0x21a1540_0 .net "wavedrom_enable", 0 0, v0x219dc20_0;  1 drivers
v0x21a1610_0 .net "wavedrom_title", 511 0, v0x219dcc0_0;  1 drivers
L_0x21a3b20 .concat [ 1 1 0 0], L_0x21a25e0, L_0x2177e80;
L_0x21a4d90 .concat [ 1 1 0 0], L_0x21a25e0, L_0x2177e80;
L_0x21a4e50 .concat [ 1 1 0 0], L_0x21a4c10, L_0x21a3670;
L_0x21a4f60 .concat [ 1 1 0 0], L_0x21a25e0, L_0x2177e80;
L_0x21a5110 .cmp/eeq 2, L_0x21a3b20, L_0x21a5000;
S_0x2156b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2156a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21496b0 .functor AND 1, v0x219d810_0, v0x219d950_0, C4<1>, C4<1>;
L_0x2149a90 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2149e70 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x214a0f0 .functor AND 1, L_0x2149a90, L_0x2149e70, C4<1>, C4<1>;
L_0x2161400 .functor AND 1, L_0x214a0f0, v0x219d810_0, C4<1>, C4<1>;
L_0x2177e80 .functor OR 1, L_0x21496b0, L_0x2161400, C4<0>, C4<0>;
L_0x21a1a60 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x21a1ad0 .functor OR 1, L_0x21a1a60, v0x219d950_0, C4<0>, C4<0>;
L_0x21a1be0 .functor AND 1, v0x219d810_0, L_0x21a1ad0, C4<1>, C4<1>;
L_0x21a1ca0 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21a1d70 .functor OR 1, L_0x21a1ca0, v0x219d770_0, C4<0>, C4<0>;
L_0x21a1de0 .functor AND 1, L_0x21a1be0, L_0x21a1d70, C4<1>, C4<1>;
L_0x21a1f60 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x21a1fd0 .functor OR 1, L_0x21a1f60, v0x219d950_0, C4<0>, C4<0>;
L_0x21a1ef0 .functor AND 1, v0x219d810_0, L_0x21a1fd0, C4<1>, C4<1>;
L_0x21a2160 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21a2260 .functor OR 1, L_0x21a2160, v0x219d950_0, C4<0>, C4<0>;
L_0x21a2320 .functor AND 1, L_0x21a1ef0, L_0x21a2260, C4<1>, C4<1>;
L_0x21a24d0 .functor XNOR 1, L_0x21a1de0, L_0x21a2320, C4<0>, C4<0>;
v0x2148c00_0 .net *"_ivl_0", 0 0, L_0x21496b0;  1 drivers
v0x2149000_0 .net *"_ivl_12", 0 0, L_0x21a1a60;  1 drivers
v0x21493e0_0 .net *"_ivl_14", 0 0, L_0x21a1ad0;  1 drivers
v0x21497c0_0 .net *"_ivl_16", 0 0, L_0x21a1be0;  1 drivers
v0x2149ba0_0 .net *"_ivl_18", 0 0, L_0x21a1ca0;  1 drivers
v0x2149f80_0 .net *"_ivl_2", 0 0, L_0x2149a90;  1 drivers
v0x214a200_0 .net *"_ivl_20", 0 0, L_0x21a1d70;  1 drivers
v0x219bc40_0 .net *"_ivl_24", 0 0, L_0x21a1f60;  1 drivers
v0x219bd20_0 .net *"_ivl_26", 0 0, L_0x21a1fd0;  1 drivers
v0x219be00_0 .net *"_ivl_28", 0 0, L_0x21a1ef0;  1 drivers
v0x219bee0_0 .net *"_ivl_30", 0 0, L_0x21a2160;  1 drivers
v0x219bfc0_0 .net *"_ivl_32", 0 0, L_0x21a2260;  1 drivers
v0x219c0a0_0 .net *"_ivl_36", 0 0, L_0x21a24d0;  1 drivers
L_0x7f050df4c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x219c160_0 .net *"_ivl_38", 0 0, L_0x7f050df4c018;  1 drivers
v0x219c240_0 .net *"_ivl_4", 0 0, L_0x2149e70;  1 drivers
v0x219c320_0 .net *"_ivl_6", 0 0, L_0x214a0f0;  1 drivers
v0x219c400_0 .net *"_ivl_8", 0 0, L_0x2161400;  1 drivers
v0x219c4e0_0 .net "a", 0 0, v0x219d6d0_0;  alias, 1 drivers
v0x219c5a0_0 .net "b", 0 0, v0x219d770_0;  alias, 1 drivers
v0x219c660_0 .net "c", 0 0, v0x219d810_0;  alias, 1 drivers
v0x219c720_0 .net "d", 0 0, v0x219d950_0;  alias, 1 drivers
v0x219c7e0_0 .net "out_pos", 0 0, L_0x21a25e0;  alias, 1 drivers
v0x219c8a0_0 .net "out_sop", 0 0, L_0x2177e80;  alias, 1 drivers
v0x219c960_0 .net "pos0", 0 0, L_0x21a1de0;  1 drivers
v0x219ca20_0 .net "pos1", 0 0, L_0x21a2320;  1 drivers
L_0x21a25e0 .functor MUXZ 1, L_0x7f050df4c018, L_0x21a1de0, L_0x21a24d0, C4<>;
S_0x219cba0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2156a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x219d6d0_0 .var "a", 0 0;
v0x219d770_0 .var "b", 0 0;
v0x219d810_0 .var "c", 0 0;
v0x219d8b0_0 .net "clk", 0 0, v0x21a0ed0_0;  1 drivers
v0x219d950_0 .var "d", 0 0;
v0x219da40_0 .var/2u "fail", 0 0;
v0x219dae0_0 .var/2u "fail1", 0 0;
v0x219db80_0 .net "tb_match", 0 0, L_0x21a5110;  alias, 1 drivers
v0x219dc20_0 .var "wavedrom_enable", 0 0;
v0x219dcc0_0 .var "wavedrom_title", 511 0;
E_0x21551e0/0 .event negedge, v0x219d8b0_0;
E_0x21551e0/1 .event posedge, v0x219d8b0_0;
E_0x21551e0 .event/or E_0x21551e0/0, E_0x21551e0/1;
S_0x219ced0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x219cba0;
 .timescale -12 -12;
v0x219d110_0 .var/2s "i", 31 0;
E_0x2155080 .event posedge, v0x219d8b0_0;
S_0x219d210 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x219cba0;
 .timescale -12 -12;
v0x219d410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x219d4f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x219cba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x219dea0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2156a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21a2790 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21a2820 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x21a29c0 .functor AND 1, L_0x21a2790, L_0x21a2820, C4<1>, C4<1>;
L_0x21a2ad0 .functor AND 1, L_0x21a29c0, v0x219d810_0, C4<1>, C4<1>;
L_0x21a2cd0 .functor AND 1, L_0x21a2ad0, v0x219d950_0, C4<1>, C4<1>;
L_0x21a2ea0 .functor AND 1, v0x219d6d0_0, v0x219d770_0, C4<1>, C4<1>;
L_0x21a3060 .functor NOT 1, v0x219d810_0, C4<0>, C4<0>, C4<0>;
L_0x21a30d0 .functor AND 1, L_0x21a2ea0, L_0x21a3060, C4<1>, C4<1>;
L_0x21a3230 .functor AND 1, L_0x21a30d0, v0x219d950_0, C4<1>, C4<1>;
L_0x21a32f0 .functor OR 1, L_0x21a2cd0, L_0x21a3230, C4<0>, C4<0>;
L_0x21a3460 .functor AND 1, v0x219d6d0_0, v0x219d770_0, C4<1>, C4<1>;
L_0x21a34d0 .functor AND 1, L_0x21a3460, v0x219d810_0, C4<1>, C4<1>;
L_0x21a35b0 .functor AND 1, L_0x21a34d0, v0x219d950_0, C4<1>, C4<1>;
L_0x21a3670 .functor OR 1, L_0x21a32f0, L_0x21a35b0, C4<0>, C4<0>;
L_0x21a3540 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x21a3850 .functor OR 1, v0x219d6d0_0, L_0x21a3540, C4<0>, C4<0>;
L_0x21a39a0 .functor NOT 1, v0x219d810_0, C4<0>, C4<0>, C4<0>;
L_0x21a3a10 .functor OR 1, L_0x21a3850, L_0x21a39a0, C4<0>, C4<0>;
L_0x21a3bc0 .functor NOT 1, v0x219d950_0, C4<0>, C4<0>, C4<0>;
L_0x21a3c30 .functor OR 1, L_0x21a3a10, L_0x21a3bc0, C4<0>, C4<0>;
L_0x21a3df0 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21a3e60 .functor NOT 1, v0x219d770_0, C4<0>, C4<0>, C4<0>;
L_0x21a3f90 .functor OR 1, L_0x21a3df0, L_0x21a3e60, C4<0>, C4<0>;
L_0x21a40a0 .functor OR 1, L_0x21a3f90, v0x219d810_0, C4<0>, C4<0>;
L_0x21a4230 .functor NOT 1, v0x219d950_0, C4<0>, C4<0>, C4<0>;
L_0x21a42a0 .functor OR 1, L_0x21a40a0, L_0x21a4230, C4<0>, C4<0>;
L_0x21a4490 .functor AND 1, L_0x21a3c30, L_0x21a42a0, C4<1>, C4<1>;
L_0x21a45a0 .functor NOT 1, v0x219d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21a4700 .functor OR 1, L_0x21a45a0, v0x219d770_0, C4<0>, C4<0>;
L_0x21a47c0 .functor OR 1, L_0x21a4700, v0x219d810_0, C4<0>, C4<0>;
L_0x21a4980 .functor NOT 1, v0x219d950_0, C4<0>, C4<0>, C4<0>;
L_0x21a49f0 .functor OR 1, L_0x21a47c0, L_0x21a4980, C4<0>, C4<0>;
L_0x21a4c10 .functor AND 1, L_0x21a4490, L_0x21a49f0, C4<1>, C4<1>;
v0x219e060_0 .net *"_ivl_0", 0 0, L_0x21a2790;  1 drivers
v0x219e140_0 .net *"_ivl_10", 0 0, L_0x21a2ea0;  1 drivers
v0x219e220_0 .net *"_ivl_12", 0 0, L_0x21a3060;  1 drivers
v0x219e310_0 .net *"_ivl_14", 0 0, L_0x21a30d0;  1 drivers
v0x219e3f0_0 .net *"_ivl_16", 0 0, L_0x21a3230;  1 drivers
v0x219e520_0 .net *"_ivl_18", 0 0, L_0x21a32f0;  1 drivers
v0x219e600_0 .net *"_ivl_2", 0 0, L_0x21a2820;  1 drivers
v0x219e6e0_0 .net *"_ivl_20", 0 0, L_0x21a3460;  1 drivers
v0x219e7c0_0 .net *"_ivl_22", 0 0, L_0x21a34d0;  1 drivers
v0x219e930_0 .net *"_ivl_24", 0 0, L_0x21a35b0;  1 drivers
v0x219ea10_0 .net *"_ivl_28", 0 0, L_0x21a3540;  1 drivers
v0x219eaf0_0 .net *"_ivl_30", 0 0, L_0x21a3850;  1 drivers
v0x219ebd0_0 .net *"_ivl_32", 0 0, L_0x21a39a0;  1 drivers
v0x219ecb0_0 .net *"_ivl_34", 0 0, L_0x21a3a10;  1 drivers
v0x219ed90_0 .net *"_ivl_36", 0 0, L_0x21a3bc0;  1 drivers
v0x219ee70_0 .net *"_ivl_38", 0 0, L_0x21a3c30;  1 drivers
v0x219ef50_0 .net *"_ivl_4", 0 0, L_0x21a29c0;  1 drivers
v0x219f140_0 .net *"_ivl_40", 0 0, L_0x21a3df0;  1 drivers
v0x219f220_0 .net *"_ivl_42", 0 0, L_0x21a3e60;  1 drivers
v0x219f300_0 .net *"_ivl_44", 0 0, L_0x21a3f90;  1 drivers
v0x219f3e0_0 .net *"_ivl_46", 0 0, L_0x21a40a0;  1 drivers
v0x219f4c0_0 .net *"_ivl_48", 0 0, L_0x21a4230;  1 drivers
v0x219f5a0_0 .net *"_ivl_50", 0 0, L_0x21a42a0;  1 drivers
v0x219f680_0 .net *"_ivl_52", 0 0, L_0x21a4490;  1 drivers
v0x219f760_0 .net *"_ivl_54", 0 0, L_0x21a45a0;  1 drivers
v0x219f840_0 .net *"_ivl_56", 0 0, L_0x21a4700;  1 drivers
v0x219f920_0 .net *"_ivl_58", 0 0, L_0x21a47c0;  1 drivers
v0x219fa00_0 .net *"_ivl_6", 0 0, L_0x21a2ad0;  1 drivers
v0x219fae0_0 .net *"_ivl_60", 0 0, L_0x21a4980;  1 drivers
v0x219fbc0_0 .net *"_ivl_62", 0 0, L_0x21a49f0;  1 drivers
v0x219fca0_0 .net *"_ivl_8", 0 0, L_0x21a2cd0;  1 drivers
v0x219fd80_0 .net "a", 0 0, v0x219d6d0_0;  alias, 1 drivers
v0x219fe20_0 .net "b", 0 0, v0x219d770_0;  alias, 1 drivers
v0x21a0120_0 .net "c", 0 0, v0x219d810_0;  alias, 1 drivers
v0x21a0210_0 .net "d", 0 0, v0x219d950_0;  alias, 1 drivers
v0x21a0300_0 .net "out_pos", 0 0, L_0x21a4c10;  alias, 1 drivers
v0x21a03c0_0 .net "out_sop", 0 0, L_0x21a3670;  alias, 1 drivers
S_0x21a0540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2156a00;
 .timescale -12 -12;
E_0x213e9f0 .event anyedge, v0x21a1330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21a1330_0;
    %nor/r;
    %assign/vec4 v0x21a1330_0, 0;
    %wait E_0x213e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x219cba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219da40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x219dae0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x219cba0;
T_4 ;
    %wait E_0x21551e0;
    %load/vec4 v0x219db80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x219da40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x219cba0;
T_5 ;
    %wait E_0x2155080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %wait E_0x2155080;
    %load/vec4 v0x219da40_0;
    %store/vec4 v0x219dae0_0, 0, 1;
    %fork t_1, S_0x219ced0;
    %jmp t_0;
    .scope S_0x219ced0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x219d110_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x219d110_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2155080;
    %load/vec4 v0x219d110_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x219d110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x219d110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x219cba0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21551e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x219d950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x219d770_0, 0;
    %assign/vec4 v0x219d6d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x219da40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x219dae0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2156a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a0ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21a1330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2156a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21a0ed0_0;
    %inv;
    %store/vec4 v0x21a0ed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2156a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x219d8b0_0, v0x21a14a0_0, v0x21a0cf0_0, v0x21a0d90_0, v0x21a0e30_0, v0x21a0f70_0, v0x21a11f0_0, v0x21a1150_0, v0x21a10b0_0, v0x21a1010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2156a00;
T_9 ;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2156a00;
T_10 ;
    %wait E_0x21551e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21a1290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
    %load/vec4 v0x21a13d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21a1290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21a11f0_0;
    %load/vec4 v0x21a11f0_0;
    %load/vec4 v0x21a1150_0;
    %xor;
    %load/vec4 v0x21a11f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21a10b0_0;
    %load/vec4 v0x21a10b0_0;
    %load/vec4 v0x21a1010_0;
    %xor;
    %load/vec4 v0x21a10b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21a1290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21a1290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
