{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477811811079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477811811079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:16:49 2016 " "Processing started: Sun Oct 30 15:16:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477811811079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477811811079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro -c pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro -c pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477811811080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477811811826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_value_csout.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_value_csout.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_value_csout " "Found entity 1: adc_value_csout" {  } { { "adc_value_csout.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_value_csout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_module " "Found entity 1: adc_module" {  } { { "adc_module.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811909 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(3) " "Verilog HDL syntax warning at adc_fir.v(3): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477811811912 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(4) " "Verilog HDL syntax warning at adc_fir.v(4): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477811811912 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(5) " "Verilog HDL syntax warning at adc_fir.v(5): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477811811912 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(6) " "Verilog HDL syntax warning at adc_fir.v(6): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477811811912 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(24) " "Verilog HDL syntax warning at adc_fir.v(24): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 24 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477811811913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_fir.v(97) " "Verilog HDL information at adc_fir.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477811811914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_fir " "Found entity 1: adc_fir" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_gt.v(7) " "Verilog HDL warning at tri_gt.v(7): extended using \"x\" or \"z\"" {  } { { "tri_gt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/tri_gt.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1477811811919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_gt.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_gt.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_gt " "Found entity 1: tri_gt" {  } { { "tri_gt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/tri_gt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dac " "Found entity 1: mod_dac" {  } { { "mod_dac.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_seq_crt.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_seq_crt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_seq_crt " "Found entity 1: dac_seq_crt" {  } { { "dac_seq_crt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_seq_crt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_clk_src.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_clk_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_clk_src " "Found entity 1: dac_clk_src" {  } { { "dac_clk_src.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_clk_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "chdiv.v(23) " "Verilog HDL information at chdiv.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477811811935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file chdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 chdiv " "Found entity 1: chdiv" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro.v 1 1 " "Found 1 design units, including 1 entities, in source file pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 pro " "Found entity 1: pro" {  } { { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trsfrm.v(17) " "Verilog HDL information at trsfrm.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477811811947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trsfrm.v 1 1 " "Found 1 design units, including 1 entities, in source file trsfrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trsfrm " "Found entity 1: trsfrm" {  } { { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_clk_div " "Found entity 1: adc_clk_div" {  } { { "adc_clk_div.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811811950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811811950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pro " "Elaborating entity \"pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477811812027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:p0 " "Elaborating entity \"pll\" for hierarchy \"pll:p0\"" {  } { { "pro.v" "p0" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:p0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:p0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:p0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:p0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477811812076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:p0\|altpll:altpll_component " "Instantiated megafunction \"pll:p0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 18 " "Parameter \"clk1_multiply_by\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812079 ""}  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477811812079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477811812239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477811812239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:p1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:p1\"" {  } { { "pro.v" "p1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chdiv chdiv:p2 " "Elaborating entity \"chdiv\" for hierarchy \"chdiv:p2\"" {  } { { "pro.v" "p2" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dac mod_dac:p3 " "Elaborating entity \"mod_dac\" for hierarchy \"mod_dac:p3\"" {  } { { "pro.v" "p3" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_clk_src mod_dac:p3\|dac_clk_src:m0 " "Elaborating entity \"dac_clk_src\" for hierarchy \"mod_dac:p3\|dac_clk_src:m0\"" {  } { { "mod_dac.v" "m0" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_seq_crt mod_dac:p3\|dac_seq_crt:m1 " "Elaborating entity \"dac_seq_crt\" for hierarchy \"mod_dac:p3\|dac_seq_crt:m1\"" {  } { { "mod_dac.v" "m1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trsfrm trsfrm:p6 " "Elaborating entity \"trsfrm\" for hierarchy \"trsfrm:p6\"" {  } { { "pro.v" "p6" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_gt trsfrm:p6\|tri_gt:p1 " "Elaborating entity \"tri_gt\" for hierarchy \"trsfrm:p6\|tri_gt:p1\"" {  } { { "trsfrm.v" "p1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_module adc_module:p7 " "Elaborating entity \"adc_module\" for hierarchy \"adc_module:p7\"" {  } { { "pro.v" "p7" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_driver adc_module:p7\|adc_driver:a1 " "Elaborating entity \"adc_driver\" for hierarchy \"adc_module:p7\|adc_driver:a1\"" {  } { { "adc_module.v" "a1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812275 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812277 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812278 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812279 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812280 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812281 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812282 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812283 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812284 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477811812285 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_fir adc_module:p7\|adc_fir:a2 " "Elaborating entity \"adc_fir\" for hierarchy \"adc_module:p7\|adc_fir:a2\"" {  } { { "adc_module.v" "a2" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_value_csout adc_module:p7\|adc_value_csout:a8 " "Elaborating entity \"adc_value_csout\" for hierarchy \"adc_module:p7\|adc_value_csout:a8\"" {  } { { "adc_module.v" "a8" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811812769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_clk_div adc_module:p7\|adc_clk_div:a9 " "Elaborating entity \"adc_clk_div\" for hierarchy \"adc_module:p7\|adc_clk_div:a9\"" {  } { { "adc_module.v" "a9" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477811813162 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815410 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815416 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477811815423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1477811827738 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 6 -1 0 } } { "dac_seq_crt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_seq_crt.v" 5 -1 0 } } { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 7 -1 0 } } { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 24 -1 0 } } { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1477811828888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1477811828889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1477811835912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1477811845701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg " "Generated suppressed messages file C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477811848161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477811853595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477811853595 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 28 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1477811863224 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy " "No output dependent on input pin \"busy\"" {  } { { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477811866677 "|pro|busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1477811866677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12927 " "Implemented 12927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477811866709 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477811866709 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1477811866709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12862 " "Implemented 12862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477811866709 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1477811866709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477811866709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477811866756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 15:17:46 2016 " "Processing ended: Sun Oct 30 15:17:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477811866756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477811866756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477811866756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477811866756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477811875458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477811875529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:17:54 2016 " "Processing started: Sun Oct 30 15:17:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477811875529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477811875529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pro -c pro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pro -c pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477811875529 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477811876212 ""}
{ "Info" "0" "" "Project  = pro" {  } {  } 0 0 "Project  = pro" 0 0 "Fitter" 0 0 1477811876213 ""}
{ "Info" "0" "" "Revision = pro" {  } {  } 0 0 "Revision = pro" 0 0 "Fitter" 0 0 1477811876213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1477811877216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pro EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"pro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477811877464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477811877699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477811877699 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477811878375 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 18 5 0 0 " "Implementing clock multiplication of 18, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1257 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477811878375 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1259 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1477811878375 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477811878375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477811880223 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477811882929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477811882929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477811882929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477811882929 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1477811884361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1477811884361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1477811884361 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1477811884361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477811886603 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 64 " "No exact pin location assignment(s) for 18 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch1 " "Pin ch1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ch1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 17 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ch1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch2 " "Pin ch2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ch2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 17 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ch2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drst0 " "Pin drst0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { drst0 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 18 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drst0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldac0 " "Pin ldac0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ldac0 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 18 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ldac0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scl0 " "Pin scl0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { scl0 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 18 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdo0 " "Pin sdo0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sdo0 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 18 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdo0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sync0 " "Pin sync0 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sync0 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 18 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sync0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drst1 " "Pin drst1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { drst1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 19 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldac1 " "Pin ldac1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ldac1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 19 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ldac1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scl1 " "Pin scl1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { scl1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 19 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdo1 " "Pin sdo1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sdo1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 19 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdo1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sync1 " "Pin sync1 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sync1 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 19 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sync1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drst2 " "Pin drst2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { drst2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 20 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldac2 " "Pin ldac2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ldac2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 20 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ldac2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scl2 " "Pin scl2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { scl2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 20 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdo2 " "Pin sdo2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sdo2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 20 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdo2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sync2 " "Pin sync2 not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { sync2 } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 20 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sync2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { A[2] } } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 16 0 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477811890055 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1477811890055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1477811902944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pro.sdc " "Synopsys Design Constraints File file not found: 'pro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477811902970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477811903170 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477811903626 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477811903768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1477811903796 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477811903818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904590 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 77 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:p0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904590 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 77 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:p0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904590 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 77 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:p0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_clk_div:a9\|cnt\[4\]  " "Automatically promoted node adc_module:p7\|adc_clk_div:a9\|cnt\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_module:p7\|adc_clk_div:a9\|cnt\[4\]~10 " "Destination node adc_module:p7\|adc_clk_div:a9\|cnt\[4\]~10" {  } { { "adc_clk_div.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_clk_div.v" 12 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_clk_div:a9|cnt[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26987 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477811904590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477811904590 ""}  } { { "adc_clk_div.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_clk_div.v" 12 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_clk_div:a9|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:p1\|cd  " "Automatically promoted node clkdiv:p1\|cd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:p1\|cd~0 " "Destination node clkdiv:p1\|cd~0" {  } { { "clkdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/clkdiv.v" 5 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:p1|cd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 5202 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477811904591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477811904591 ""}  } { { "clkdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/clkdiv.v" 5 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:p1|cd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 1253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_driver:a1\|Decoder0~0  " "Automatically promoted node adc_module:p7\|adc_driver:a1\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904592 ""}  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 97 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_driver:a1|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26989 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_driver:a1\|Decoder0~1  " "Automatically promoted node adc_module:p7\|adc_driver:a1\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904592 ""}  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 97 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_driver:a1|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26990 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_driver:a1\|Decoder0~2  " "Automatically promoted node adc_module:p7\|adc_driver:a1\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904592 ""}  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 97 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_driver:a1|Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26991 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_driver:a1\|Decoder0~3  " "Automatically promoted node adc_module:p7\|adc_driver:a1\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904592 ""}  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 97 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_driver:a1|Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26992 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_module:p7\|adc_driver:a1\|Decoder0~4  " "Automatically promoted node adc_module:p7\|adc_driver:a1\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477811904592 ""}  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 97 -1 0 } } { "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_module:p7|adc_driver:a1|Decoder0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" { { 0 { 0 ""} 0 26993 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477811904592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477811908765 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477811908787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477811908799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477811908817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477811908856 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1477811908906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1477811908906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477811908920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477811912048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1477811912062 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477811912062 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 1 17 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1477811912128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1477811912128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477811912128 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 12 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 20 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 26 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 9 17 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 15 11 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477811912142 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1477811912142 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477811912142 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477811914033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477811918052 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "11143 10320 combinational node " "Design contains 11143 blocks of type combinational node.  However, the device contains only 10320 blocks." {  } { { "d:/quartusii/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1477811920476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477811920496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1477811920506 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1477811926652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.fit.smsg " "Generated suppressed messages file C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477811928525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477811929173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 30 15:18:49 2016 " "Processing ended: Sun Oct 30 15:18:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477811929173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477811929173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477811929173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477811929173 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 88 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 88 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477811932950 ""}
