INFO: [VRFC 10-2263] Analyzing Verilog file "/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.srcs/sources_1/new/d_ff_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/students/Verilog_lab/Verilog_sequential_design/Verilog_sequential_design.srcs/sim_1/new/tb_d_ff_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_d_ff_p
