.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_bSAR_SEQ */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB06_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB06_ST

/* ADC_FinalBuf */
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0

/* ADC_IntClock */
.set ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_IntClock__INDEX, 0x00
.set ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_IntClock__PM_ACT_MSK, 0x01
.set ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_IntClock__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_TempBuf */
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* STR1 */
.set STR1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set STR1__0__MASK, 0x40
.set STR1__0__PC, CYREG_PRT0_PC6
.set STR1__0__PORT, 0
.set STR1__0__SHIFT, 6
.set STR1__AG, CYREG_PRT0_AG
.set STR1__AMUX, CYREG_PRT0_AMUX
.set STR1__BIE, CYREG_PRT0_BIE
.set STR1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set STR1__BYP, CYREG_PRT0_BYP
.set STR1__CTL, CYREG_PRT0_CTL
.set STR1__DM0, CYREG_PRT0_DM0
.set STR1__DM1, CYREG_PRT0_DM1
.set STR1__DM2, CYREG_PRT0_DM2
.set STR1__DR, CYREG_PRT0_DR
.set STR1__INP_DIS, CYREG_PRT0_INP_DIS
.set STR1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set STR1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set STR1__LCD_EN, CYREG_PRT0_LCD_EN
.set STR1__MASK, 0x40
.set STR1__PORT, 0
.set STR1__PRT, CYREG_PRT0_PRT
.set STR1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set STR1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set STR1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set STR1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set STR1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set STR1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set STR1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set STR1__PS, CYREG_PRT0_PS
.set STR1__SHIFT, 6
.set STR1__SLW, CYREG_PRT0_SLW

/* STR2 */
.set STR2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set STR2__0__MASK, 0x80
.set STR2__0__PC, CYREG_PRT0_PC7
.set STR2__0__PORT, 0
.set STR2__0__SHIFT, 7
.set STR2__AG, CYREG_PRT0_AG
.set STR2__AMUX, CYREG_PRT0_AMUX
.set STR2__BIE, CYREG_PRT0_BIE
.set STR2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set STR2__BYP, CYREG_PRT0_BYP
.set STR2__CTL, CYREG_PRT0_CTL
.set STR2__DM0, CYREG_PRT0_DM0
.set STR2__DM1, CYREG_PRT0_DM1
.set STR2__DM2, CYREG_PRT0_DM2
.set STR2__DR, CYREG_PRT0_DR
.set STR2__INP_DIS, CYREG_PRT0_INP_DIS
.set STR2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set STR2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set STR2__LCD_EN, CYREG_PRT0_LCD_EN
.set STR2__MASK, 0x80
.set STR2__PORT, 0
.set STR2__PRT, CYREG_PRT0_PRT
.set STR2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set STR2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set STR2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set STR2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set STR2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set STR2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set STR2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set STR2__PS, CYREG_PRT0_PS
.set STR2__SHIFT, 7
.set STR2__SLW, CYREG_PRT0_SLW

/* CAR_X */
.set CAR_X__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set CAR_X__0__MASK, 0x01
.set CAR_X__0__PC, CYREG_PRT0_PC0
.set CAR_X__0__PORT, 0
.set CAR_X__0__SHIFT, 0
.set CAR_X__AG, CYREG_PRT0_AG
.set CAR_X__AMUX, CYREG_PRT0_AMUX
.set CAR_X__BIE, CYREG_PRT0_BIE
.set CAR_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CAR_X__BYP, CYREG_PRT0_BYP
.set CAR_X__CTL, CYREG_PRT0_CTL
.set CAR_X__DM0, CYREG_PRT0_DM0
.set CAR_X__DM1, CYREG_PRT0_DM1
.set CAR_X__DM2, CYREG_PRT0_DM2
.set CAR_X__DR, CYREG_PRT0_DR
.set CAR_X__INP_DIS, CYREG_PRT0_INP_DIS
.set CAR_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CAR_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CAR_X__LCD_EN, CYREG_PRT0_LCD_EN
.set CAR_X__MASK, 0x01
.set CAR_X__PORT, 0
.set CAR_X__PRT, CYREG_PRT0_PRT
.set CAR_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CAR_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CAR_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CAR_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CAR_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CAR_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CAR_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CAR_X__PS, CYREG_PRT0_PS
.set CAR_X__SHIFT, 0
.set CAR_X__SLW, CYREG_PRT0_SLW

/* CAR_Y */
.set CAR_Y__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set CAR_Y__0__MASK, 0x02
.set CAR_Y__0__PC, CYREG_PRT4_PC1
.set CAR_Y__0__PORT, 4
.set CAR_Y__0__SHIFT, 1
.set CAR_Y__AG, CYREG_PRT4_AG
.set CAR_Y__AMUX, CYREG_PRT4_AMUX
.set CAR_Y__BIE, CYREG_PRT4_BIE
.set CAR_Y__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CAR_Y__BYP, CYREG_PRT4_BYP
.set CAR_Y__CTL, CYREG_PRT4_CTL
.set CAR_Y__DM0, CYREG_PRT4_DM0
.set CAR_Y__DM1, CYREG_PRT4_DM1
.set CAR_Y__DM2, CYREG_PRT4_DM2
.set CAR_Y__DR, CYREG_PRT4_DR
.set CAR_Y__INP_DIS, CYREG_PRT4_INP_DIS
.set CAR_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CAR_Y__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CAR_Y__LCD_EN, CYREG_PRT4_LCD_EN
.set CAR_Y__MASK, 0x02
.set CAR_Y__PORT, 4
.set CAR_Y__PRT, CYREG_PRT4_PRT
.set CAR_Y__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CAR_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CAR_Y__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CAR_Y__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CAR_Y__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CAR_Y__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CAR_Y__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CAR_Y__PS, CYREG_PRT4_PS
.set CAR_Y__SHIFT, 1
.set CAR_Y__SLW, CYREG_PRT4_SLW

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set LED_1__0__MASK, 0x01
.set LED_1__0__PC, CYREG_PRT4_PC0
.set LED_1__0__PORT, 4
.set LED_1__0__SHIFT, 0
.set LED_1__AG, CYREG_PRT4_AG
.set LED_1__AMUX, CYREG_PRT4_AMUX
.set LED_1__BIE, CYREG_PRT4_BIE
.set LED_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_1__BYP, CYREG_PRT4_BYP
.set LED_1__CTL, CYREG_PRT4_CTL
.set LED_1__DM0, CYREG_PRT4_DM0
.set LED_1__DM1, CYREG_PRT4_DM1
.set LED_1__DM2, CYREG_PRT4_DM2
.set LED_1__DR, CYREG_PRT4_DR
.set LED_1__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_1__MASK, 0x01
.set LED_1__PORT, 4
.set LED_1__PRT, CYREG_PRT4_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_1__PS, CYREG_PRT4_PS
.set LED_1__SHIFT, 0
.set LED_1__SLW, CYREG_PRT4_SLW

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set LED_2__0__MASK, 0x08
.set LED_2__0__PC, CYREG_IO_PC_PRT15_PC3
.set LED_2__0__PORT, 15
.set LED_2__0__SHIFT, 3
.set LED_2__AG, CYREG_PRT15_AG
.set LED_2__AMUX, CYREG_PRT15_AMUX
.set LED_2__BIE, CYREG_PRT15_BIE
.set LED_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LED_2__BYP, CYREG_PRT15_BYP
.set LED_2__CTL, CYREG_PRT15_CTL
.set LED_2__DM0, CYREG_PRT15_DM0
.set LED_2__DM1, CYREG_PRT15_DM1
.set LED_2__DM2, CYREG_PRT15_DM2
.set LED_2__DR, CYREG_PRT15_DR
.set LED_2__INP_DIS, CYREG_PRT15_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT15_LCD_EN
.set LED_2__MASK, 0x08
.set LED_2__PORT, 15
.set LED_2__PRT, CYREG_PRT15_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LED_2__PS, CYREG_PRT15_PS
.set LED_2__SHIFT, 3
.set LED_2__SLW, CYREG_PRT15_SLW

/* LED_3 */
.set LED_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED_3__0__MASK, 0x20
.set LED_3__0__PC, CYREG_PRT0_PC5
.set LED_3__0__PORT, 0
.set LED_3__0__SHIFT, 5
.set LED_3__AG, CYREG_PRT0_AG
.set LED_3__AMUX, CYREG_PRT0_AMUX
.set LED_3__BIE, CYREG_PRT0_BIE
.set LED_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_3__BYP, CYREG_PRT0_BYP
.set LED_3__CTL, CYREG_PRT0_CTL
.set LED_3__DM0, CYREG_PRT0_DM0
.set LED_3__DM1, CYREG_PRT0_DM1
.set LED_3__DM2, CYREG_PRT0_DM2
.set LED_3__DR, CYREG_PRT0_DR
.set LED_3__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_3__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_3__MASK, 0x20
.set LED_3__PORT, 0
.set LED_3__PRT, CYREG_PRT0_PRT
.set LED_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_3__PS, CYREG_PRT0_PS
.set LED_3__SHIFT, 5
.set LED_3__SLW, CYREG_PRT0_SLW

/* PTZ_X */
.set PTZ_X__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set PTZ_X__0__MASK, 0x04
.set PTZ_X__0__PC, CYREG_PRT0_PC2
.set PTZ_X__0__PORT, 0
.set PTZ_X__0__SHIFT, 2
.set PTZ_X__AG, CYREG_PRT0_AG
.set PTZ_X__AMUX, CYREG_PRT0_AMUX
.set PTZ_X__BIE, CYREG_PRT0_BIE
.set PTZ_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PTZ_X__BYP, CYREG_PRT0_BYP
.set PTZ_X__CTL, CYREG_PRT0_CTL
.set PTZ_X__DM0, CYREG_PRT0_DM0
.set PTZ_X__DM1, CYREG_PRT0_DM1
.set PTZ_X__DM2, CYREG_PRT0_DM2
.set PTZ_X__DR, CYREG_PRT0_DR
.set PTZ_X__INP_DIS, CYREG_PRT0_INP_DIS
.set PTZ_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PTZ_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PTZ_X__LCD_EN, CYREG_PRT0_LCD_EN
.set PTZ_X__MASK, 0x04
.set PTZ_X__PORT, 0
.set PTZ_X__PRT, CYREG_PRT0_PRT
.set PTZ_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PTZ_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PTZ_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PTZ_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PTZ_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PTZ_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PTZ_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PTZ_X__PS, CYREG_PRT0_PS
.set PTZ_X__SHIFT, 2
.set PTZ_X__SLW, CYREG_PRT0_SLW

/* PTZ_Y */
.set PTZ_Y__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set PTZ_Y__0__MASK, 0x02
.set PTZ_Y__0__PC, CYREG_PRT0_PC1
.set PTZ_Y__0__PORT, 0
.set PTZ_Y__0__SHIFT, 1
.set PTZ_Y__AG, CYREG_PRT0_AG
.set PTZ_Y__AMUX, CYREG_PRT0_AMUX
.set PTZ_Y__BIE, CYREG_PRT0_BIE
.set PTZ_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PTZ_Y__BYP, CYREG_PRT0_BYP
.set PTZ_Y__CTL, CYREG_PRT0_CTL
.set PTZ_Y__DM0, CYREG_PRT0_DM0
.set PTZ_Y__DM1, CYREG_PRT0_DM1
.set PTZ_Y__DM2, CYREG_PRT0_DM2
.set PTZ_Y__DR, CYREG_PRT0_DR
.set PTZ_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set PTZ_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PTZ_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PTZ_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set PTZ_Y__MASK, 0x02
.set PTZ_Y__PORT, 0
.set PTZ_Y__PRT, CYREG_PRT0_PRT
.set PTZ_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PTZ_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PTZ_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PTZ_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PTZ_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PTZ_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PTZ_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PTZ_Y__PS, CYREG_PRT0_PS
.set PTZ_Y__SHIFT, 1
.set PTZ_Y__SLW, CYREG_PRT0_SLW

/* Rx_net */
.set Rx_net__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Rx_net__0__MASK, 0x04
.set Rx_net__0__PC, CYREG_PRT3_PC2
.set Rx_net__0__PORT, 3
.set Rx_net__0__SHIFT, 2
.set Rx_net__AG, CYREG_PRT3_AG
.set Rx_net__AMUX, CYREG_PRT3_AMUX
.set Rx_net__BIE, CYREG_PRT3_BIE
.set Rx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_net__BYP, CYREG_PRT3_BYP
.set Rx_net__CTL, CYREG_PRT3_CTL
.set Rx_net__DM0, CYREG_PRT3_DM0
.set Rx_net__DM1, CYREG_PRT3_DM1
.set Rx_net__DM2, CYREG_PRT3_DM2
.set Rx_net__DR, CYREG_PRT3_DR
.set Rx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_net__MASK, 0x04
.set Rx_net__PORT, 3
.set Rx_net__PRT, CYREG_PRT3_PRT
.set Rx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_net__PS, CYREG_PRT3_PS
.set Rx_net__SHIFT, 2
.set Rx_net__SLW, CYREG_PRT3_SLW

/* Tx_net */
.set Tx_net__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Tx_net__0__MASK, 0x08
.set Tx_net__0__PC, CYREG_PRT3_PC3
.set Tx_net__0__PORT, 3
.set Tx_net__0__SHIFT, 3
.set Tx_net__AG, CYREG_PRT3_AG
.set Tx_net__AMUX, CYREG_PRT3_AMUX
.set Tx_net__BIE, CYREG_PRT3_BIE
.set Tx_net__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_net__BYP, CYREG_PRT3_BYP
.set Tx_net__CTL, CYREG_PRT3_CTL
.set Tx_net__DM0, CYREG_PRT3_DM0
.set Tx_net__DM1, CYREG_PRT3_DM1
.set Tx_net__DM2, CYREG_PRT3_DM2
.set Tx_net__DR, CYREG_PRT3_DR
.set Tx_net__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_net__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_net__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_net__MASK, 0x08
.set Tx_net__PORT, 3
.set Tx_net__PRT, CYREG_PRT3_PRT
.set Tx_net__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_net__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_net__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_net__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_net__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_net__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_net__PS, CYREG_PRT3_PS
.set Tx_net__SHIFT, 3
.set Tx_net__SLW, CYREG_PRT3_SLW

/* BATTERY */
.set BATTERY__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set BATTERY__0__MASK, 0x10
.set BATTERY__0__PC, CYREG_PRT1_PC4
.set BATTERY__0__PORT, 1
.set BATTERY__0__SHIFT, 4
.set BATTERY__AG, CYREG_PRT1_AG
.set BATTERY__AMUX, CYREG_PRT1_AMUX
.set BATTERY__BIE, CYREG_PRT1_BIE
.set BATTERY__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BATTERY__BYP, CYREG_PRT1_BYP
.set BATTERY__CTL, CYREG_PRT1_CTL
.set BATTERY__DM0, CYREG_PRT1_DM0
.set BATTERY__DM1, CYREG_PRT1_DM1
.set BATTERY__DM2, CYREG_PRT1_DM2
.set BATTERY__DR, CYREG_PRT1_DR
.set BATTERY__INP_DIS, CYREG_PRT1_INP_DIS
.set BATTERY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BATTERY__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BATTERY__LCD_EN, CYREG_PRT1_LCD_EN
.set BATTERY__MASK, 0x10
.set BATTERY__PORT, 1
.set BATTERY__PRT, CYREG_PRT1_PRT
.set BATTERY__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BATTERY__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BATTERY__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BATTERY__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BATTERY__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BATTERY__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BATTERY__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BATTERY__PS, CYREG_PRT1_PS
.set BATTERY__SHIFT, 4
.set BATTERY__SLW, CYREG_PRT1_SLW

/* MSR_LOW */
.set MSR_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set MSR_LOW__0__MASK, 0x08
.set MSR_LOW__0__PC, CYREG_PRT4_PC3
.set MSR_LOW__0__PORT, 4
.set MSR_LOW__0__SHIFT, 3
.set MSR_LOW__AG, CYREG_PRT4_AG
.set MSR_LOW__AMUX, CYREG_PRT4_AMUX
.set MSR_LOW__BIE, CYREG_PRT4_BIE
.set MSR_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MSR_LOW__BYP, CYREG_PRT4_BYP
.set MSR_LOW__CTL, CYREG_PRT4_CTL
.set MSR_LOW__DM0, CYREG_PRT4_DM0
.set MSR_LOW__DM1, CYREG_PRT4_DM1
.set MSR_LOW__DM2, CYREG_PRT4_DM2
.set MSR_LOW__DR, CYREG_PRT4_DR
.set MSR_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set MSR_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MSR_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MSR_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set MSR_LOW__MASK, 0x08
.set MSR_LOW__PORT, 4
.set MSR_LOW__PRT, CYREG_PRT4_PRT
.set MSR_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MSR_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MSR_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MSR_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MSR_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MSR_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MSR_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MSR_LOW__PS, CYREG_PRT4_PS
.set MSR_LOW__SHIFT, 3
.set MSR_LOW__SLW, CYREG_PRT4_SLW

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* MSR_HIGH */
.set MSR_HIGH__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set MSR_HIGH__0__MASK, 0x04
.set MSR_HIGH__0__PC, CYREG_PRT4_PC2
.set MSR_HIGH__0__PORT, 4
.set MSR_HIGH__0__SHIFT, 2
.set MSR_HIGH__AG, CYREG_PRT4_AG
.set MSR_HIGH__AMUX, CYREG_PRT4_AMUX
.set MSR_HIGH__BIE, CYREG_PRT4_BIE
.set MSR_HIGH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MSR_HIGH__BYP, CYREG_PRT4_BYP
.set MSR_HIGH__CTL, CYREG_PRT4_CTL
.set MSR_HIGH__DM0, CYREG_PRT4_DM0
.set MSR_HIGH__DM1, CYREG_PRT4_DM1
.set MSR_HIGH__DM2, CYREG_PRT4_DM2
.set MSR_HIGH__DR, CYREG_PRT4_DR
.set MSR_HIGH__INP_DIS, CYREG_PRT4_INP_DIS
.set MSR_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MSR_HIGH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MSR_HIGH__LCD_EN, CYREG_PRT4_LCD_EN
.set MSR_HIGH__MASK, 0x04
.set MSR_HIGH__PORT, 4
.set MSR_HIGH__PRT, CYREG_PRT4_PRT
.set MSR_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MSR_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MSR_HIGH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MSR_HIGH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MSR_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MSR_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MSR_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MSR_HIGH__PS, CYREG_PRT4_PS
.set MSR_HIGH__SHIFT, 2
.set MSR_HIGH__SLW, CYREG_PRT4_SLW

/* UART_net_BUART */
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_net_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_net_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_net_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_net_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_net_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_net_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_net_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_net_BUART_sRX_RxSts__3__POS, 3
.set UART_net_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_net_BUART_sRX_RxSts__4__POS, 4
.set UART_net_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_net_BUART_sRX_RxSts__5__POS, 5
.set UART_net_BUART_sRX_RxSts__MASK, 0x38
.set UART_net_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_net_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_net_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_net_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_net_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_net_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_net_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_net_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_net_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_net_BUART_sTX_TxSts__0__POS, 0
.set UART_net_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_net_BUART_sTX_TxSts__1__POS, 1
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_net_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_net_BUART_sTX_TxSts__2__POS, 2
.set UART_net_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_net_BUART_sTX_TxSts__3__POS, 3
.set UART_net_BUART_sTX_TxSts__MASK, 0x0F
.set UART_net_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_net_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST

/* UART_net_IntClock */
.set UART_net_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_net_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_net_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_net_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_net_IntClock__INDEX, 0x01
.set UART_net_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_net_IntClock__PM_ACT_MSK, 0x02
.set UART_net_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_net_IntClock__PM_STBY_MSK, 0x02

/* CAR_SPEED */
.set CAR_SPEED__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set CAR_SPEED__0__MASK, 0x10
.set CAR_SPEED__0__PC, CYREG_PRT0_PC4
.set CAR_SPEED__0__PORT, 0
.set CAR_SPEED__0__SHIFT, 4
.set CAR_SPEED__AG, CYREG_PRT0_AG
.set CAR_SPEED__AMUX, CYREG_PRT0_AMUX
.set CAR_SPEED__BIE, CYREG_PRT0_BIE
.set CAR_SPEED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CAR_SPEED__BYP, CYREG_PRT0_BYP
.set CAR_SPEED__CTL, CYREG_PRT0_CTL
.set CAR_SPEED__DM0, CYREG_PRT0_DM0
.set CAR_SPEED__DM1, CYREG_PRT0_DM1
.set CAR_SPEED__DM2, CYREG_PRT0_DM2
.set CAR_SPEED__DR, CYREG_PRT0_DR
.set CAR_SPEED__INP_DIS, CYREG_PRT0_INP_DIS
.set CAR_SPEED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CAR_SPEED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CAR_SPEED__LCD_EN, CYREG_PRT0_LCD_EN
.set CAR_SPEED__MASK, 0x10
.set CAR_SPEED__PORT, 0
.set CAR_SPEED__PRT, CYREG_PRT0_PRT
.set CAR_SPEED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CAR_SPEED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CAR_SPEED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CAR_SPEED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CAR_SPEED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CAR_SPEED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CAR_SPEED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CAR_SPEED__PS, CYREG_PRT0_PS
.set CAR_SPEED__SHIFT, 4
.set CAR_SPEED__SLW, CYREG_PRT0_SLW

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x04
.set isr_timer__INTC_NUMBER, 2
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_rx_net */
.set isr_rx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx_net__INTC_MASK, 0x02
.set isr_rx_net__INTC_NUMBER, 1
.set isr_rx_net__INTC_PRIOR_NUM, 7
.set isr_rx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_rx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_tx_net */
.set isr_tx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_tx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_tx_net__INTC_MASK, 0x08
.set isr_tx_net__INTC_NUMBER, 3
.set isr_tx_net__INTC_PRIOR_NUM, 7
.set isr_tx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_tx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_tx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WARNING_RED */
.set WARNING_RED__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set WARNING_RED__0__MASK, 0x10
.set WARNING_RED__0__PC, CYREG_PRT2_PC4
.set WARNING_RED__0__PORT, 2
.set WARNING_RED__0__SHIFT, 4
.set WARNING_RED__AG, CYREG_PRT2_AG
.set WARNING_RED__AMUX, CYREG_PRT2_AMUX
.set WARNING_RED__BIE, CYREG_PRT2_BIE
.set WARNING_RED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set WARNING_RED__BYP, CYREG_PRT2_BYP
.set WARNING_RED__CTL, CYREG_PRT2_CTL
.set WARNING_RED__DM0, CYREG_PRT2_DM0
.set WARNING_RED__DM1, CYREG_PRT2_DM1
.set WARNING_RED__DM2, CYREG_PRT2_DM2
.set WARNING_RED__DR, CYREG_PRT2_DR
.set WARNING_RED__INP_DIS, CYREG_PRT2_INP_DIS
.set WARNING_RED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set WARNING_RED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set WARNING_RED__LCD_EN, CYREG_PRT2_LCD_EN
.set WARNING_RED__MASK, 0x10
.set WARNING_RED__PORT, 2
.set WARNING_RED__PRT, CYREG_PRT2_PRT
.set WARNING_RED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set WARNING_RED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set WARNING_RED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set WARNING_RED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set WARNING_RED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set WARNING_RED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set WARNING_RED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set WARNING_RED__PS, CYREG_PRT2_PS
.set WARNING_RED__SHIFT, 4
.set WARNING_RED__SLW, CYREG_PRT2_SLW

/* SWITCH_1_LOW */
.set SWITCH_1_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set SWITCH_1_LOW__0__MASK, 0x20
.set SWITCH_1_LOW__0__PC, CYREG_PRT4_PC5
.set SWITCH_1_LOW__0__PORT, 4
.set SWITCH_1_LOW__0__SHIFT, 5
.set SWITCH_1_LOW__AG, CYREG_PRT4_AG
.set SWITCH_1_LOW__AMUX, CYREG_PRT4_AMUX
.set SWITCH_1_LOW__BIE, CYREG_PRT4_BIE
.set SWITCH_1_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SWITCH_1_LOW__BYP, CYREG_PRT4_BYP
.set SWITCH_1_LOW__CTL, CYREG_PRT4_CTL
.set SWITCH_1_LOW__DM0, CYREG_PRT4_DM0
.set SWITCH_1_LOW__DM1, CYREG_PRT4_DM1
.set SWITCH_1_LOW__DM2, CYREG_PRT4_DM2
.set SWITCH_1_LOW__DR, CYREG_PRT4_DR
.set SWITCH_1_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set SWITCH_1_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SWITCH_1_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SWITCH_1_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set SWITCH_1_LOW__MASK, 0x20
.set SWITCH_1_LOW__PORT, 4
.set SWITCH_1_LOW__PRT, CYREG_PRT4_PRT
.set SWITCH_1_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SWITCH_1_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SWITCH_1_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SWITCH_1_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SWITCH_1_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SWITCH_1_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SWITCH_1_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SWITCH_1_LOW__PS, CYREG_PRT4_PS
.set SWITCH_1_LOW__SHIFT, 5
.set SWITCH_1_LOW__SLW, CYREG_PRT4_SLW

/* SWITCH_2_LOW */
.set SWITCH_2_LOW__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set SWITCH_2_LOW__0__MASK, 0x80
.set SWITCH_2_LOW__0__PC, CYREG_PRT4_PC7
.set SWITCH_2_LOW__0__PORT, 4
.set SWITCH_2_LOW__0__SHIFT, 7
.set SWITCH_2_LOW__AG, CYREG_PRT4_AG
.set SWITCH_2_LOW__AMUX, CYREG_PRT4_AMUX
.set SWITCH_2_LOW__BIE, CYREG_PRT4_BIE
.set SWITCH_2_LOW__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SWITCH_2_LOW__BYP, CYREG_PRT4_BYP
.set SWITCH_2_LOW__CTL, CYREG_PRT4_CTL
.set SWITCH_2_LOW__DM0, CYREG_PRT4_DM0
.set SWITCH_2_LOW__DM1, CYREG_PRT4_DM1
.set SWITCH_2_LOW__DM2, CYREG_PRT4_DM2
.set SWITCH_2_LOW__DR, CYREG_PRT4_DR
.set SWITCH_2_LOW__INP_DIS, CYREG_PRT4_INP_DIS
.set SWITCH_2_LOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SWITCH_2_LOW__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SWITCH_2_LOW__LCD_EN, CYREG_PRT4_LCD_EN
.set SWITCH_2_LOW__MASK, 0x80
.set SWITCH_2_LOW__PORT, 4
.set SWITCH_2_LOW__PRT, CYREG_PRT4_PRT
.set SWITCH_2_LOW__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SWITCH_2_LOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SWITCH_2_LOW__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SWITCH_2_LOW__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SWITCH_2_LOW__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SWITCH_2_LOW__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SWITCH_2_LOW__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SWITCH_2_LOW__PS, CYREG_PRT4_PS
.set SWITCH_2_LOW__SHIFT, 7
.set SWITCH_2_LOW__SLW, CYREG_PRT4_SLW

/* WARNING_BLUE */
.set WARNING_BLUE__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set WARNING_BLUE__0__MASK, 0x04
.set WARNING_BLUE__0__PC, CYREG_PRT2_PC2
.set WARNING_BLUE__0__PORT, 2
.set WARNING_BLUE__0__SHIFT, 2
.set WARNING_BLUE__AG, CYREG_PRT2_AG
.set WARNING_BLUE__AMUX, CYREG_PRT2_AMUX
.set WARNING_BLUE__BIE, CYREG_PRT2_BIE
.set WARNING_BLUE__BIT_MASK, CYREG_PRT2_BIT_MASK
.set WARNING_BLUE__BYP, CYREG_PRT2_BYP
.set WARNING_BLUE__CTL, CYREG_PRT2_CTL
.set WARNING_BLUE__DM0, CYREG_PRT2_DM0
.set WARNING_BLUE__DM1, CYREG_PRT2_DM1
.set WARNING_BLUE__DM2, CYREG_PRT2_DM2
.set WARNING_BLUE__DR, CYREG_PRT2_DR
.set WARNING_BLUE__INP_DIS, CYREG_PRT2_INP_DIS
.set WARNING_BLUE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set WARNING_BLUE__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set WARNING_BLUE__LCD_EN, CYREG_PRT2_LCD_EN
.set WARNING_BLUE__MASK, 0x04
.set WARNING_BLUE__PORT, 2
.set WARNING_BLUE__PRT, CYREG_PRT2_PRT
.set WARNING_BLUE__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set WARNING_BLUE__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set WARNING_BLUE__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set WARNING_BLUE__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set WARNING_BLUE__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set WARNING_BLUE__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set WARNING_BLUE__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set WARNING_BLUE__PS, CYREG_PRT2_PS
.set WARNING_BLUE__SHIFT, 2
.set WARNING_BLUE__SLW, CYREG_PRT2_SLW

/* SWITCH_1_HIGH */
.set SWITCH_1_HIGH__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set SWITCH_1_HIGH__0__MASK, 0x10
.set SWITCH_1_HIGH__0__PC, CYREG_PRT4_PC4
.set SWITCH_1_HIGH__0__PORT, 4
.set SWITCH_1_HIGH__0__SHIFT, 4
.set SWITCH_1_HIGH__AG, CYREG_PRT4_AG
.set SWITCH_1_HIGH__AMUX, CYREG_PRT4_AMUX
.set SWITCH_1_HIGH__BIE, CYREG_PRT4_BIE
.set SWITCH_1_HIGH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SWITCH_1_HIGH__BYP, CYREG_PRT4_BYP
.set SWITCH_1_HIGH__CTL, CYREG_PRT4_CTL
.set SWITCH_1_HIGH__DM0, CYREG_PRT4_DM0
.set SWITCH_1_HIGH__DM1, CYREG_PRT4_DM1
.set SWITCH_1_HIGH__DM2, CYREG_PRT4_DM2
.set SWITCH_1_HIGH__DR, CYREG_PRT4_DR
.set SWITCH_1_HIGH__INP_DIS, CYREG_PRT4_INP_DIS
.set SWITCH_1_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SWITCH_1_HIGH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SWITCH_1_HIGH__LCD_EN, CYREG_PRT4_LCD_EN
.set SWITCH_1_HIGH__MASK, 0x10
.set SWITCH_1_HIGH__PORT, 4
.set SWITCH_1_HIGH__PRT, CYREG_PRT4_PRT
.set SWITCH_1_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SWITCH_1_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SWITCH_1_HIGH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SWITCH_1_HIGH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SWITCH_1_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SWITCH_1_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SWITCH_1_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SWITCH_1_HIGH__PS, CYREG_PRT4_PS
.set SWITCH_1_HIGH__SHIFT, 4
.set SWITCH_1_HIGH__SLW, CYREG_PRT4_SLW

/* SWITCH_2_HIGH */
.set SWITCH_2_HIGH__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set SWITCH_2_HIGH__0__MASK, 0x40
.set SWITCH_2_HIGH__0__PC, CYREG_PRT4_PC6
.set SWITCH_2_HIGH__0__PORT, 4
.set SWITCH_2_HIGH__0__SHIFT, 6
.set SWITCH_2_HIGH__AG, CYREG_PRT4_AG
.set SWITCH_2_HIGH__AMUX, CYREG_PRT4_AMUX
.set SWITCH_2_HIGH__BIE, CYREG_PRT4_BIE
.set SWITCH_2_HIGH__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SWITCH_2_HIGH__BYP, CYREG_PRT4_BYP
.set SWITCH_2_HIGH__CTL, CYREG_PRT4_CTL
.set SWITCH_2_HIGH__DM0, CYREG_PRT4_DM0
.set SWITCH_2_HIGH__DM1, CYREG_PRT4_DM1
.set SWITCH_2_HIGH__DM2, CYREG_PRT4_DM2
.set SWITCH_2_HIGH__DR, CYREG_PRT4_DR
.set SWITCH_2_HIGH__INP_DIS, CYREG_PRT4_INP_DIS
.set SWITCH_2_HIGH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SWITCH_2_HIGH__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SWITCH_2_HIGH__LCD_EN, CYREG_PRT4_LCD_EN
.set SWITCH_2_HIGH__MASK, 0x40
.set SWITCH_2_HIGH__PORT, 4
.set SWITCH_2_HIGH__PRT, CYREG_PRT4_PRT
.set SWITCH_2_HIGH__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SWITCH_2_HIGH__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SWITCH_2_HIGH__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SWITCH_2_HIGH__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SWITCH_2_HIGH__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SWITCH_2_HIGH__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SWITCH_2_HIGH__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SWITCH_2_HIGH__PS, CYREG_PRT4_PS
.set SWITCH_2_HIGH__SHIFT, 6
.set SWITCH_2_HIGH__SLW, CYREG_PRT4_SLW

/* WARNING_GREEN */
.set WARNING_GREEN__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set WARNING_GREEN__0__MASK, 0x08
.set WARNING_GREEN__0__PC, CYREG_PRT2_PC3
.set WARNING_GREEN__0__PORT, 2
.set WARNING_GREEN__0__SHIFT, 3
.set WARNING_GREEN__AG, CYREG_PRT2_AG
.set WARNING_GREEN__AMUX, CYREG_PRT2_AMUX
.set WARNING_GREEN__BIE, CYREG_PRT2_BIE
.set WARNING_GREEN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set WARNING_GREEN__BYP, CYREG_PRT2_BYP
.set WARNING_GREEN__CTL, CYREG_PRT2_CTL
.set WARNING_GREEN__DM0, CYREG_PRT2_DM0
.set WARNING_GREEN__DM1, CYREG_PRT2_DM1
.set WARNING_GREEN__DM2, CYREG_PRT2_DM2
.set WARNING_GREEN__DR, CYREG_PRT2_DR
.set WARNING_GREEN__INP_DIS, CYREG_PRT2_INP_DIS
.set WARNING_GREEN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set WARNING_GREEN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set WARNING_GREEN__LCD_EN, CYREG_PRT2_LCD_EN
.set WARNING_GREEN__MASK, 0x08
.set WARNING_GREEN__PORT, 2
.set WARNING_GREEN__PRT, CYREG_PRT2_PRT
.set WARNING_GREEN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set WARNING_GREEN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set WARNING_GREEN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set WARNING_GREEN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set WARNING_GREEN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set WARNING_GREEN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set WARNING_GREEN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set WARNING_GREEN__PS, CYREG_PRT2_PS
.set WARNING_GREEN__SHIFT, 3
.set WARNING_GREEN__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x400
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000B
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
