{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740351031871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 23 17:50:31 2025 " "Processing started: Sun Feb 23 17:50:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740351031872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351031872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map socet_chiplet_endpoint_0_0_1 " "Command: quartus_map socet_chiplet_endpoint_0_0_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351031872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740351032109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 96 " "Parallel compilation is enabled and will use 16 of the 96 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740351032109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_bus-components_bus_protocol_if_0.0.1/bus_protocol_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_bus-components_bus_protocol_if_0.0.1/bus_protocol_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_protocol_if " "Found entity 1: bus_protocol_if" {  } { { "src/socet_bus-components_bus_protocol_if_0.0.1/bus_protocol_if.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_bus-components_bus_protocol_if_0.0.1/bus_protocol_if.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_digital-lib_counter_0.0.1/src/socetlib_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_digital-lib_counter_0.0.1/src/socetlib_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 socetlib_counter " "Found entity 1: socetlib_counter" {  } { { "src/socet_digital-lib_counter_0.0.1/src/socetlib_counter.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_counter_0.0.1/src/socetlib_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037764 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$error\";  expecting \"end\" socetlib_lfsr.sv(23) " "Verilog HDL syntax error at socetlib_lfsr.sv(23) near text: \"\$error\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1740351037765 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$error\";  expecting \"end\" socetlib_lfsr.sv(26) " "Verilog HDL syntax error at socetlib_lfsr.sv(26) near text: \"\$error\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1740351037765 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$error\";  expecting \"end\" socetlib_lfsr.sv(29) " "Verilog HDL syntax error at socetlib_lfsr.sv(29) near text: \"\$error\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1740351037765 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "socetlib_lfsr socetlib_lfsr.sv(1) " "Ignored design unit \"socetlib_lfsr\" at socetlib_lfsr.sv(1) due to previous errors" {  } { { "src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1740351037765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_digital-lib_crc_0.0.1/src/socetlib_crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_digital-lib_crc_0.0.1/src/socetlib_crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 socetlib_crc " "Found entity 1: socetlib_crc" {  } { { "src/socet_digital-lib_crc_0.0.1/src/socetlib_crc.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_digital-lib_crc_0.0.1/src/socetlib_crc.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/endpoint.sv 4 3 " "Found 4 design units, including 3 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/endpoint.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chiplet_types_pkg (SystemVerilog) " "Found design unit 1: chiplet_types_pkg (SystemVerilog)" {  } { { "chiplet_types_pkg.vh" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_include_0.0.1/source/chiplet_types_pkg.vh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037768 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_if " "Found entity 1: switch_if" {  } { { "switch_if.vh" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_include_0.0.1/source/switch_if.vh" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037768 ""} { "Info" "ISGN_ENTITY_NAME" "2 message_table_if " "Found entity 2: message_table_if" {  } { { "message_table_if.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/include/message_table_if.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037768 ""} { "Info" "ISGN_ENTITY_NAME" "3 endpoint " "Found entity 3: endpoint" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/endpoint.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/endpoint.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/cache.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/tx_fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_if " "Found entity 1: tx_fsm_if" {  } { { "tx_fsm_if.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/include/tx_fsm_if.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037770 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_fsm " "Found entity 2: tx_fsm" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/tx_fsm.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/tx_fsm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/rx_fsm.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/rx_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/req_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/req_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 req_fifo " "Found entity 1: req_fifo" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/req_fifo.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/req_fifo.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/socet_chiplet_endpoint_0.0.1/source/message_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/socet_chiplet_endpoint_0.0.1/source/message_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 message_table " "Found entity 1: message_table" {  } { { "src/socet_chiplet_endpoint_0.0.1/source/message_table.sv" "" { Text "/home/asicfab/a/mjdick/chiplet-components/build/socet_chiplet_endpoint_0.0.1/fpga-quartus/src/socet_chiplet_endpoint_0.0.1/source/message_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740351037772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037772 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740351037810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 23 17:50:37 2025 " "Processing ended: Sun Feb 23 17:50:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740351037810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740351037810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740351037810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740351037810 ""}
