Classic Timing Analyzer report for projetoSD
Sat Aug 20 13:48:44 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.158 ns   ; A[1] ; F[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+--------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To     ;
+-------+-------------------+-----------------+--------+--------+
; N/A   ; None              ; 15.158 ns       ; A[1]   ; F[2]   ;
; N/A   ; None              ; 15.153 ns       ; B[3]   ; F[2]   ;
; N/A   ; None              ; 15.097 ns       ; A[0]   ; F[2]   ;
; N/A   ; None              ; 15.053 ns       ; B[2]   ; F[2]   ;
; N/A   ; None              ; 15.050 ns       ; A[2]   ; F[2]   ;
; N/A   ; None              ; 14.987 ns       ; A[1]   ; F[4]   ;
; N/A   ; None              ; 14.982 ns       ; B[3]   ; F[4]   ;
; N/A   ; None              ; 14.926 ns       ; A[0]   ; F[4]   ;
; N/A   ; None              ; 14.910 ns       ; A[3]   ; F[2]   ;
; N/A   ; None              ; 14.882 ns       ; B[2]   ; F[4]   ;
; N/A   ; None              ; 14.879 ns       ; A[2]   ; F[4]   ;
; N/A   ; None              ; 14.870 ns       ; A[1]   ; F[1]   ;
; N/A   ; None              ; 14.865 ns       ; B[3]   ; F[1]   ;
; N/A   ; None              ; 14.809 ns       ; A[0]   ; F[1]   ;
; N/A   ; None              ; 14.765 ns       ; B[2]   ; F[1]   ;
; N/A   ; None              ; 14.762 ns       ; A[2]   ; F[1]   ;
; N/A   ; None              ; 14.739 ns       ; A[3]   ; F[4]   ;
; N/A   ; None              ; 14.732 ns       ; A[1]   ; F[3]   ;
; N/A   ; None              ; 14.727 ns       ; B[3]   ; F[3]   ;
; N/A   ; None              ; 14.679 ns       ; B[1]   ; F[2]   ;
; N/A   ; None              ; 14.671 ns       ; A[0]   ; F[3]   ;
; N/A   ; None              ; 14.627 ns       ; B[2]   ; F[3]   ;
; N/A   ; None              ; 14.624 ns       ; A[2]   ; F[3]   ;
; N/A   ; None              ; 14.622 ns       ; A[3]   ; F[1]   ;
; N/A   ; None              ; 14.508 ns       ; B[1]   ; F[4]   ;
; N/A   ; None              ; 14.490 ns       ; B[0]   ; F[2]   ;
; N/A   ; None              ; 14.484 ns       ; A[3]   ; F[3]   ;
; N/A   ; None              ; 14.432 ns       ; B[0]   ; F[4]   ;
; N/A   ; None              ; 14.391 ns       ; B[1]   ; F[1]   ;
; N/A   ; None              ; 14.253 ns       ; B[1]   ; F[3]   ;
; N/A   ; None              ; 14.241 ns       ; A[1]   ; Sinal  ;
; N/A   ; None              ; 14.236 ns       ; B[3]   ; Sinal  ;
; N/A   ; None              ; 14.202 ns       ; B[0]   ; F[1]   ;
; N/A   ; None              ; 14.180 ns       ; A[0]   ; Sinal  ;
; N/A   ; None              ; 14.136 ns       ; B[2]   ; Sinal  ;
; N/A   ; None              ; 14.133 ns       ; A[2]   ; Sinal  ;
; N/A   ; None              ; 14.064 ns       ; B[0]   ; F[3]   ;
; N/A   ; None              ; 13.993 ns       ; A[3]   ; Sinal  ;
; N/A   ; None              ; 13.991 ns       ; SinalB ; F[4]   ;
; N/A   ; None              ; 13.969 ns       ; SinalA ; F[4]   ;
; N/A   ; None              ; 13.762 ns       ; B[1]   ; Sinal  ;
; N/A   ; None              ; 13.619 ns       ; SinalB ; F[3]   ;
; N/A   ; None              ; 13.597 ns       ; SinalA ; F[3]   ;
; N/A   ; None              ; 13.573 ns       ; B[0]   ; Sinal  ;
; N/A   ; None              ; 13.446 ns       ; B[3]   ; Status ;
; N/A   ; None              ; 13.346 ns       ; B[2]   ; Status ;
; N/A   ; None              ; 13.319 ns       ; SinalB ; F[2]   ;
; N/A   ; None              ; 13.283 ns       ; SinalA ; F[2]   ;
; N/A   ; None              ; 13.203 ns       ; A[3]   ; Status ;
; N/A   ; None              ; 13.072 ns       ; A[2]   ; Status ;
; N/A   ; None              ; 12.841 ns       ; B[0]   ; Status ;
; N/A   ; None              ; 12.713 ns       ; A[0]   ; Status ;
; N/A   ; None              ; 12.549 ns       ; A[1]   ; Status ;
; N/A   ; None              ; 12.364 ns       ; S0     ; F[2]   ;
; N/A   ; None              ; 12.275 ns       ; SinalA ; F[1]   ;
; N/A   ; None              ; 12.093 ns       ; B[1]   ; Status ;
; N/A   ; None              ; 11.646 ns       ; SinalA ; Sinal  ;
; N/A   ; None              ; 11.622 ns       ; SinalB ; F[1]   ;
; N/A   ; None              ; 11.496 ns       ; S0     ; F[3]   ;
; N/A   ; None              ; 11.401 ns       ; SinalA ; Status ;
; N/A   ; None              ; 11.237 ns       ; SinalB ; Status ;
; N/A   ; None              ; 11.052 ns       ; S0     ; F[1]   ;
; N/A   ; None              ; 11.012 ns       ; S0     ; Sinal  ;
; N/A   ; None              ; 10.992 ns       ; SinalB ; Sinal  ;
; N/A   ; None              ; 10.950 ns       ; S0     ; F[4]   ;
; N/A   ; None              ; 10.946 ns       ; S0     ; Status ;
; N/A   ; None              ; 10.453 ns       ; B[0]   ; F[0]   ;
; N/A   ; None              ; 10.188 ns       ; A[0]   ; F[0]   ;
; N/A   ; None              ; 10.093 ns       ; S0     ; F[0]   ;
; N/A   ; None              ; 8.971 ns        ; S2     ; F[2]   ;
; N/A   ; None              ; 8.199 ns        ; S2     ; F[3]   ;
; N/A   ; None              ; 8.142 ns        ; S1     ; F[2]   ;
; N/A   ; None              ; 8.088 ns        ; S1     ; F[3]   ;
; N/A   ; None              ; 7.808 ns        ; S2     ; Sinal  ;
; N/A   ; None              ; 7.760 ns        ; S2     ; F[1]   ;
; N/A   ; None              ; 7.751 ns        ; S2     ; Status ;
; N/A   ; None              ; 7.658 ns        ; S2     ; F[4]   ;
; N/A   ; None              ; 7.645 ns        ; S1     ; F[1]   ;
; N/A   ; None              ; 7.626 ns        ; S1     ; Status ;
; N/A   ; None              ; 7.604 ns        ; S1     ; Sinal  ;
; N/A   ; None              ; 7.543 ns        ; S1     ; F[4]   ;
; N/A   ; None              ; 6.934 ns        ; S2     ; F[0]   ;
; N/A   ; None              ; 6.727 ns        ; S1     ; F[0]   ;
+-------+-------------------+-----------------+--------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 20 13:48:44 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "F[2]" is 15.158 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C19; Fanout = 7; PIN Node = 'A[1]'
    Info: 2: + IC(5.080 ns) + CELL(0.275 ns) = 6.195 ns; Loc. = LCCOMB_X69_Y48_N2; Fanout = 2; COMB Node = 'somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21~0'
    Info: 3: + IC(0.998 ns) + CELL(0.150 ns) = 7.343 ns; Loc. = LCCOMB_X71_Y49_N12; Fanout = 2; COMB Node = 'somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst21'
    Info: 4: + IC(0.728 ns) + CELL(0.415 ns) = 8.486 ns; Loc. = LCCOMB_X71_Y48_N14; Fanout = 2; COMB Node = 'somadorSupremo:inst|decidirSinal:inst1|AmaiorB:inst2|AigualB:inst12|inst22'
    Info: 5: + IC(0.259 ns) + CELL(0.420 ns) = 9.165 ns; Loc. = LCCOMB_X71_Y48_N10; Fanout = 4; COMB Node = 'subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~0'
    Info: 6: + IC(0.489 ns) + CELL(0.275 ns) = 9.929 ns; Loc. = LCCOMB_X70_Y48_N0; Fanout = 5; COMB Node = 'subtrator:inst4|somadorSupremo:inst|decidirSinal:inst1|inst14~1'
    Info: 7: + IC(0.464 ns) + CELL(0.275 ns) = 10.668 ns; Loc. = LCCOMB_X69_Y48_N12; Fanout = 1; COMB Node = 'Mux5x1:inst11|inst41~6'
    Info: 8: + IC(0.447 ns) + CELL(0.438 ns) = 11.553 ns; Loc. = LCCOMB_X70_Y48_N12; Fanout = 1; COMB Node = 'Mux5x1:inst11|inst41~7'
    Info: 9: + IC(0.847 ns) + CELL(2.758 ns) = 15.158 ns; Loc. = PIN_J18; Fanout = 0; PIN Node = 'F[2]'
    Info: Total cell delay = 5.846 ns ( 38.57 % )
    Info: Total interconnect delay = 9.312 ns ( 61.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Sat Aug 20 13:48:44 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


