top: a25_wishbone_random

include_all_verilog_files: yes

clocks:
  - name: clk
    period:  4.000