INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:14:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer13/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.866ns (18.608%)  route 3.788ns (81.392%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=862, unset)          0.508     0.508    buffer13/clk
                         FDSE                                         r  buffer13/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer13/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi0/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi0/result0_carry/CO[3]
                         net (fo=37, unplaced)        0.663     2.316    buffer20/fifo/dataReg_reg[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.359 r  buffer20/fifo/dataReg[0]_i_2__1/O
                         net (fo=7, unplaced)         0.279     2.638    control_merge1/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     2.681 f  control_merge1/tehb/control/a_loadEn_INST_0_i_4/O
                         net (fo=15, unplaced)        0.297     2.978    control_merge1/tehb/control/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     3.021 r  control_merge1/tehb/control/dataReg[31]_i_3/O
                         net (fo=36, unplaced)        0.318     3.339    buffer16/control/fullReg_i_2__6
                         LUT3 (Prop_lut3_I2_O)        0.043     3.382 f  buffer16/control/fullReg_i_3__6/O
                         net (fo=2, unplaced)         0.388     3.770    buffer26/fifo/q2_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.813 r  buffer26/fifo/q0_reg_i_19/O
                         net (fo=3, unplaced)         0.262     4.075    buffer26/fifo/q0_reg_i_19_n_0
                         LUT5 (Prop_lut5_I2_O)        0.047     4.122 f  buffer26/fifo/transmitValue_i_7/O
                         net (fo=2, unplaced)         0.388     4.510    fork11/control/generateBlocks[5].regblock/outs_reg[5]_2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.553 r  fork11/control/generateBlocks[5].regblock/fullReg_i_5/O
                         net (fo=9, unplaced)         0.285     4.838    fork11/control/generateBlocks[5].regblock/fullReg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     4.881 r  fork11/control/generateBlocks[5].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     5.162    buffer13/E[0]
                         FDRE                                         r  buffer13/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=862, unset)          0.483     7.683    buffer13/clk
                         FDRE                                         r  buffer13/outs_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer13/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  2.293    




