Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/proton/Lab/Lab14/MyClock/MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "/home/proton/Lab/Lab13/ShiftReg8b/SLReg8b.v" into library work
Parsing module <SLReg8b>.
Analyzing Verilog file "/home/proton/Lab/Lab14/MyClock/SR_LATCH.vf" into library work
Parsing module <SR_LATCH>.
Analyzing Verilog file "/home/proton/Lab/Lab13/LEDP2S/SLReg9b.v" into library work
Parsing module <SLReg9b>.
Analyzing Verilog file "/home/proton/Lab/Lab13/LEDP2S/Load_Gen.v" into library work
Parsing module <Load_Gen>.
Analyzing Verilog file "/home/proton/Lab/Lab14/My74LS161/My74LS161.v" into library work
Parsing module <My74LS161>.
Analyzing Verilog file "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v" into library work
Parsing module <SEGP2S>.
Analyzing Verilog file "/home/proton/Lab/Lab11/myRevCounter/clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "/home/proton/Lab/Lab14/MyClock/Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 38: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 39: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 41: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 43: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 46: Port CO is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 50: Port CO is not connected to this instance

Elaborating module <Top>.

Elaborating module <clk_100ms>.

Elaborating module <My74LS161>.
WARNING:HDLCompiler:413 - "/home/proton/Lab/Lab14/My74LS161/My74LS161.v" Line 21: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v" Line 103: Port Qbar is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v" Line 104: Port clk_1ms is not connected to this instance

Elaborating module <SEGP2S>.

Elaborating module <MyMC14495>.

Elaborating module <OR2>.

Elaborating module <INV>.

Elaborating module <OR3>.

Elaborating module <OR4>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <SLReg9b>.

Elaborating module <FD>.

Elaborating module <SLReg8b>.

Elaborating module <SR_LATCH>.

Elaborating module <NOR2>.

Elaborating module <Load_Gen>.
WARNING:HDLCompiler:634 - "/home/proton/Lab/Lab13/LEDP2S/Load_Gen.v" Line 9: Net <btn_out> does not have a driver.
WARNING:HDLCompiler:552 - "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v" Line 104: Input port clk_1ms is not connected on this instance
WARNING:HDLCompiler:1127 - "/home/proton/Lab/Lab14/MyClock/Top.v" Line 55: Assignment to disp_num ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "/home/proton/Lab/Lab14/MyClock/Top.v".
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 38: Output port <CO> of the instance <m1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 39: Output port <CO> of the instance <m2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 41: Output port <CO> of the instance <m3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 43: Output port <CO> of the instance <m4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 46: Output port <CO> of the instance <m5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 50: Output port <CO> of the instance <m6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/proton/Lab/Lab14/MyClock/Top.v" line 55: Output port <num> of the instance <m7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "/home/proton/Lab/Lab11/myRevCounter/clk_100ms.v".
    Found 1-bit register for signal <clk_100ms>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_2_OUT> created at line 7.
    Found 32-bit comparator greater for signal <cnt[31]_GND_2_o_LessThan_2_o> created at line 6
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <My74LS161>.
    Related source file is "/home/proton/Lab/Lab14/My74LS161/My74LS161.v".
    Found 4-bit register for signal <Q>.
    Found 4-bit adder for signal <Q[3]_GND_3_o_add_4_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <My74LS161> synthesized.

Synthesizing Unit <SEGP2S>.
    Related source file is "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v".
WARNING:Xst:2898 - Port 'clk_1ms', unconnected in block instance 'm25', is tied to GND.
INFO:Xst:3210 - "/home/proton/Lab/Lab13/SEGP2S/SEGP2S.v" line 103: Output port <Qbar> of the instance <m24> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <num> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SEGP2S> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "/home/proton/Lab/Lab14/MyClock/MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <SLReg9b>.
    Related source file is "/home/proton/Lab/Lab13/LEDP2S/SLReg9b.v".
    Summary:
	no macro.
Unit <SLReg9b> synthesized.

Synthesizing Unit <SLReg8b>.
    Related source file is "/home/proton/Lab/Lab13/ShiftReg8b/SLReg8b.v".
    Summary:
	no macro.
Unit <SLReg8b> synthesized.

Synthesizing Unit <SR_LATCH>.
    Related source file is "/home/proton/Lab/Lab14/MyClock/SR_LATCH.vf".
    Summary:
	no macro.
Unit <SR_LATCH> synthesized.

Synthesizing Unit <Load_Gen>.
    Related source file is "/home/proton/Lab/Lab13/LEDP2S/Load_Gen.v".
WARNING:Xst:647 - Input <clk_1ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <btn_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    WARNING:Xst:2404 -  FFs/Latches <Load_out<0:0>> (without init value) have a constant value of 0 in block <Load_Gen>.
    Summary:
	no macro.
Unit <Load_Gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 1
 4-bit adder                                           : 6
# Registers                                            : 8
 1-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 6
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <m25> is unconnected in block <m7>.
   It will be removed from the design.

Synthesizing (advanced) Unit <My74LS161>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <My74LS161> synthesized (advanced).

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit SEGP2S : the following signal(s) form a combinatorial loop: SL, m24/Qbar_DUMMY.

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Optimizing unit <SEGP2S> ...

Optimizing unit <SLReg9b> ...

Optimizing unit <SLReg8b> ...
WARNING:Xst:1710 - FF/Latch <d0/cnt_23> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_24> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_25> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_26> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_27> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_28> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_29> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_30> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/cnt_31> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 531
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 22
#      LUT2                        : 15
#      LUT3                        : 71
#      LUT4                        : 12
#      LUT5                        : 11
#      LUT6                        : 13
#      MUXCY                       : 40
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 113
#      FD                          : 66
#      FDC                         : 4
#      FDCE                        : 20
#      FDR                         : 23
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
# Logical                          : 2
#      NOR2                        : 2

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  202800     0%  
 Number of Slice LUTs:                  186  out of  101400     0%  
    Number used as Logic:               186  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    186
   Number with an unused Flip Flop:      73  out of    186    39%  
   Number with an unused LUT:             0  out of    186     0%  
   Number of fully used LUT-FF pairs:   113  out of    186    60%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    400     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
d0/clk_100ms                       | BUFG                   | 24    |
clk1                               | IBUF+BUFG              | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.512ns (Maximum Frequency: 284.740MHz)
   Minimum input arrival time before clock: 1.563ns
   Maximum output required time after clock: 2.377ns
   Maximum combinational path delay: 0.937ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'd0/clk_100ms'
  Clock period: 2.368ns (frequency: 422.297MHz)
  Total number of paths / destination ports: 236 / 68
-------------------------------------------------------------------------
Delay:               2.368ns (Levels of Logic = 2)
  Source:            m1/Q_3 (FF)
  Destination:       m4/Q_0 (FF)
  Source Clock:      d0/clk_100ms rising
  Destination Clock: d0/clk_100ms rising

  Data Path: m1/Q_3 to m4/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.282   0.720  m1/Q_3 (m1/Q_3)
     LUT4:I0->O            2   0.053   0.641  m3/_n0026_inv21 (m3/_n0026_inv_bdd0)
     LUT4:I0->O            4   0.053   0.419  m4/_n0026_inv11 (m4/_n0026_inv)
     FDCE:CE                   0.200          m4/Q_0
    ----------------------------------------
    Total                      2.368ns (0.588ns logic, 1.780ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 3.512ns (frequency: 284.740MHz)
  Total number of paths / destination ports: 5269 / 112
-------------------------------------------------------------------------
Delay:               3.512ns (Levels of Logic = 14)
  Source:            m7/m10/m5 (FF)
  Destination:       m7/m8/m0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: m7/m10/m5 to m7/m8/m0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  m7/m10/m5 (m7/Segment<22>)
     LUT6:I0->O            1   0.053   0.000  m7/finish<0>_wg_lut<1> (m7/finish<0>_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  m7/finish<0>_wg_cy<1> (m7/finish<0>_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<2> (m7/finish<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<3> (m7/finish<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<4> (m7/finish<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<5> (m7/finish<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<6> (m7/finish<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<7> (m7/finish<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<8> (m7/finish<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<9> (m7/finish<0>_wg_cy<9>)
     MUXCY:CI->O           2   0.015   0.000  m7/finish<0>_wg_cy<10> (m7/finish)
     MUXCY:CI->O           1   0.178   0.739  m7/finish_INV_27_o1_cy (m7/finish_INV_27_o)
     NOR2:I0->O           66   0.053   0.559  m7/m24/XLXI_2 (m7/SL)
     INV:I->O              1   0.067   0.399  m7/m8/S_L_S_L_OR_42_o1_INV_0 (m7/m8/S_L_S_L_OR_42_o)
     FD:D                      0.011          m7/m8/m0
    ----------------------------------------
    Total                      3.512ns (1.070ns logic, 2.442ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd0/clk_100ms'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              1.563ns (Levels of Logic = 2)
  Source:            SW (PAD)
  Destination:       m6/Q_0 (FF)
  Destination Clock: d0/clk_100ms rising

  Data Path: SW to m6/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.000   0.891  SW_IBUF (SW_IBUF)
     LUT6:I0->O            4   0.053   0.419  m5/_n0026_inv11 (m5/_n0026_inv)
     FDCE:CE                   0.200          m5/Q_0
    ----------------------------------------
    Total                      1.563ns (0.253ns logic, 1.310ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 65 / 2
-------------------------------------------------------------------------
Offset:              2.377ns (Levels of Logic = 13)
  Source:            m7/m10/m5 (FF)
  Destination:       SEG_CLK (PAD)
  Source Clock:      clk1 rising

  Data Path: m7/m10/m5 to SEG_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  m7/m10/m5 (m7/Segment<22>)
     LUT6:I0->O            1   0.053   0.000  m7/finish<0>_wg_lut<1> (m7/finish<0>_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  m7/finish<0>_wg_cy<1> (m7/finish<0>_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<2> (m7/finish<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<3> (m7/finish<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<4> (m7/finish<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<5> (m7/finish<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<6> (m7/finish<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<7> (m7/finish<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<8> (m7/finish<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m7/finish<0>_wg_cy<9> (m7/finish<0>_wg_cy<9>)
     MUXCY:CI->O           2   0.015   0.419  m7/finish<0>_wg_cy<10> (m7/finish)
     LUT2:I1->O            1   0.053   0.399  m7/SEG_CLK1 (SEG_CLK_OBUF)
     OBUF:I->O                 0.000          SEG_CLK_OBUF (SEG_CLK)
    ----------------------------------------
    Total                      2.377ns (0.814ns logic, 1.563ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.937ns (Levels of Logic = 3)
  Source:            clk1 (PAD)
  Destination:       SEG_CLK (PAD)

  Data Path: clk1 to SEG_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.485  clk1_IBUF (clk1_IBUF)
     LUT2:I0->O            1   0.053   0.399  m7/SEG_CLK1 (SEG_CLK_OBUF)
     OBUF:I->O                 0.000          SEG_CLK_OBUF (SEG_CLK)
    ----------------------------------------
    Total                      0.937ns (0.053ns logic, 0.884ns route)
                                       (5.7% logic, 94.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    3.512|         |         |         |
d0/clk_100ms   |    4.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d0/clk_100ms
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d0/clk_100ms   |    2.368|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.94 secs
 
--> 


Total memory usage is 489308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    8 (   0 filtered)

