verilog xil_defaultlib --include "../../../../ZynqLab05.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZynqLab05.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../ZynqLab05.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/e0c4/hdl/Timer.v" \
"../../../bd/design_1/ipshared/e0c4/hdl/myTimer_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/e0c4/hdl/myTimer_v1_0.v" \
"../../../bd/design_1/ip/design_1_myTimer_0_0/sim/design_1_myTimer_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
