\hypertarget{struct_d_m_a___type_def}{\section{D\-M\-A\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}}
}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{L\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{H\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{L\-I\-F\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{H\-I\-F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\hypertarget{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-F\-C\-R@{H\-I\-F\-C\-R}}
\index{H\-I\-F\-C\-R@{H\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t H\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}
D\-M\-A high interrupt flag clear register, Address offset\-: 0x0\-C \hypertarget{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-S\-R@{H\-I\-S\-R}}
\index{H\-I\-S\-R@{H\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t H\-I\-S\-R}}\label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}
D\-M\-A high interrupt status register, Address offset\-: 0x04 \hypertarget{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-F\-C\-R@{L\-I\-F\-C\-R}}
\index{L\-I\-F\-C\-R@{L\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t L\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}
D\-M\-A low interrupt flag clear register, Address offset\-: 0x08 \hypertarget{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-S\-R@{L\-I\-S\-R}}
\index{L\-I\-S\-R@{L\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t L\-I\-S\-R}}\label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}
D\-M\-A low interrupt status register, Address offset\-: 0x00 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
