/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* USB */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 1u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 1u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 1u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 1u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x04u
#define USB_ep_1__INTC_NUMBER 2u
#define USB_ep_1__INTC_PRIOR_NUM 1u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x08u
#define USB_ep_2__INTC_NUMBER 3u
#define USB_ep_2__INTC_PRIOR_NUM 1u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USB_Vbus_ps_sts_sts_reg__0__MASK 0x01u
#define USB_Vbus_ps_sts_sts_reg__0__POS 0
#define USB_Vbus_ps_sts_sts_reg__MASK 0x01u
#define USB_Vbus_ps_sts_sts_reg__MASK_REG CYREG_B0_UDB15_MSK
#define USB_Vbus_ps_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define USB_Vbus_ps_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define USB_Vbus_ps_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define USB_Vbus_ps_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define USB_Vbus_ps_sts_sts_reg__STATUS_REG CYREG_B0_UDB15_ST

/* SS_1 */
#define SS_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SS_1__0__MASK 0x02u
#define SS_1__0__PC CYREG_PRT3_PC1
#define SS_1__0__PORT 3u
#define SS_1__0__SHIFT 1u
#define SS_1__AG CYREG_PRT3_AG
#define SS_1__AMUX CYREG_PRT3_AMUX
#define SS_1__BIE CYREG_PRT3_BIE
#define SS_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS_1__BYP CYREG_PRT3_BYP
#define SS_1__CTL CYREG_PRT3_CTL
#define SS_1__DM0 CYREG_PRT3_DM0
#define SS_1__DM1 CYREG_PRT3_DM1
#define SS_1__DM2 CYREG_PRT3_DM2
#define SS_1__DR CYREG_PRT3_DR
#define SS_1__INP_DIS CYREG_PRT3_INP_DIS
#define SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS_1__LCD_EN CYREG_PRT3_LCD_EN
#define SS_1__MASK 0x02u
#define SS_1__PORT 3u
#define SS_1__PRT CYREG_PRT3_PRT
#define SS_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS_1__PS CYREG_PRT3_PS
#define SS_1__SHIFT 1u
#define SS_1__SLW CYREG_PRT3_SLW

/* SS_2 */
#define SS_2__0__INTTYPE CYREG_PICU5_INTTYPE3
#define SS_2__0__MASK 0x08u
#define SS_2__0__PC CYREG_PRT5_PC3
#define SS_2__0__PORT 5u
#define SS_2__0__SHIFT 3u
#define SS_2__AG CYREG_PRT5_AG
#define SS_2__AMUX CYREG_PRT5_AMUX
#define SS_2__BIE CYREG_PRT5_BIE
#define SS_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define SS_2__BYP CYREG_PRT5_BYP
#define SS_2__CTL CYREG_PRT5_CTL
#define SS_2__DM0 CYREG_PRT5_DM0
#define SS_2__DM1 CYREG_PRT5_DM1
#define SS_2__DM2 CYREG_PRT5_DM2
#define SS_2__DR CYREG_PRT5_DR
#define SS_2__INP_DIS CYREG_PRT5_INP_DIS
#define SS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SS_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SS_2__LCD_EN CYREG_PRT5_LCD_EN
#define SS_2__MASK 0x08u
#define SS_2__PORT 5u
#define SS_2__PRT CYREG_PRT5_PRT
#define SS_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SS_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SS_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SS_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SS_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SS_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SS_2__PS CYREG_PRT5_PS
#define SS_2__SHIFT 3u
#define SS_2__SLW CYREG_PRT5_SLW

/* SS_3 */
#define SS_3__0__INTTYPE CYREG_PICU3_INTTYPE5
#define SS_3__0__MASK 0x20u
#define SS_3__0__PC CYREG_PRT3_PC5
#define SS_3__0__PORT 3u
#define SS_3__0__SHIFT 5u
#define SS_3__AG CYREG_PRT3_AG
#define SS_3__AMUX CYREG_PRT3_AMUX
#define SS_3__BIE CYREG_PRT3_BIE
#define SS_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS_3__BYP CYREG_PRT3_BYP
#define SS_3__CTL CYREG_PRT3_CTL
#define SS_3__DM0 CYREG_PRT3_DM0
#define SS_3__DM1 CYREG_PRT3_DM1
#define SS_3__DM2 CYREG_PRT3_DM2
#define SS_3__DR CYREG_PRT3_DR
#define SS_3__INP_DIS CYREG_PRT3_INP_DIS
#define SS_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS_3__LCD_EN CYREG_PRT3_LCD_EN
#define SS_3__MASK 0x20u
#define SS_3__PORT 3u
#define SS_3__PRT CYREG_PRT3_PRT
#define SS_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS_3__PS CYREG_PRT3_PS
#define SS_3__SHIFT 5u
#define SS_3__SLW CYREG_PRT3_SLW

/* oct1 */
#define oct1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define oct1__0__MASK 0x20u
#define oct1__0__PC CYREG_PRT5_PC5
#define oct1__0__PORT 5u
#define oct1__0__SHIFT 5u
#define oct1__AG CYREG_PRT5_AG
#define oct1__AMUX CYREG_PRT5_AMUX
#define oct1__BIE CYREG_PRT5_BIE
#define oct1__BIT_MASK CYREG_PRT5_BIT_MASK
#define oct1__BYP CYREG_PRT5_BYP
#define oct1__CTL CYREG_PRT5_CTL
#define oct1__DM0 CYREG_PRT5_DM0
#define oct1__DM1 CYREG_PRT5_DM1
#define oct1__DM2 CYREG_PRT5_DM2
#define oct1__DR CYREG_PRT5_DR
#define oct1__INP_DIS CYREG_PRT5_INP_DIS
#define oct1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define oct1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define oct1__LCD_EN CYREG_PRT5_LCD_EN
#define oct1__MASK 0x20u
#define oct1__PORT 5u
#define oct1__PRT CYREG_PRT5_PRT
#define oct1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define oct1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define oct1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define oct1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define oct1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define oct1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define oct1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define oct1__PS CYREG_PRT5_PS
#define oct1__SHIFT 5u
#define oct1__SLW CYREG_PRT5_SLW

/* oct2 */
#define oct2__0__INTTYPE CYREG_PICU5_INTTYPE4
#define oct2__0__MASK 0x10u
#define oct2__0__PC CYREG_PRT5_PC4
#define oct2__0__PORT 5u
#define oct2__0__SHIFT 4u
#define oct2__AG CYREG_PRT5_AG
#define oct2__AMUX CYREG_PRT5_AMUX
#define oct2__BIE CYREG_PRT5_BIE
#define oct2__BIT_MASK CYREG_PRT5_BIT_MASK
#define oct2__BYP CYREG_PRT5_BYP
#define oct2__CTL CYREG_PRT5_CTL
#define oct2__DM0 CYREG_PRT5_DM0
#define oct2__DM1 CYREG_PRT5_DM1
#define oct2__DM2 CYREG_PRT5_DM2
#define oct2__DR CYREG_PRT5_DR
#define oct2__INP_DIS CYREG_PRT5_INP_DIS
#define oct2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define oct2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define oct2__LCD_EN CYREG_PRT5_LCD_EN
#define oct2__MASK 0x10u
#define oct2__PORT 5u
#define oct2__PRT CYREG_PRT5_PRT
#define oct2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define oct2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define oct2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define oct2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define oct2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define oct2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define oct2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define oct2__PS CYREG_PRT5_PS
#define oct2__SHIFT 4u
#define oct2__SLW CYREG_PRT5_SLW

/* oct3 */
#define oct3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define oct3__0__MASK 0x80u
#define oct3__0__PC CYREG_PRT1_PC7
#define oct3__0__PORT 1u
#define oct3__0__SHIFT 7u
#define oct3__AG CYREG_PRT1_AG
#define oct3__AMUX CYREG_PRT1_AMUX
#define oct3__BIE CYREG_PRT1_BIE
#define oct3__BIT_MASK CYREG_PRT1_BIT_MASK
#define oct3__BYP CYREG_PRT1_BYP
#define oct3__CTL CYREG_PRT1_CTL
#define oct3__DM0 CYREG_PRT1_DM0
#define oct3__DM1 CYREG_PRT1_DM1
#define oct3__DM2 CYREG_PRT1_DM2
#define oct3__DR CYREG_PRT1_DR
#define oct3__INP_DIS CYREG_PRT1_INP_DIS
#define oct3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define oct3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define oct3__LCD_EN CYREG_PRT1_LCD_EN
#define oct3__MASK 0x80u
#define oct3__PORT 1u
#define oct3__PRT CYREG_PRT1_PRT
#define oct3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define oct3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define oct3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define oct3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define oct3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define oct3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define oct3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define oct3__PS CYREG_PRT1_PS
#define oct3__SHIFT 7u
#define oct3__SLW CYREG_PRT1_SLW

/* oct4 */
#define oct4__0__INTTYPE CYREG_PICU1_INTTYPE6
#define oct4__0__MASK 0x40u
#define oct4__0__PC CYREG_PRT1_PC6
#define oct4__0__PORT 1u
#define oct4__0__SHIFT 6u
#define oct4__AG CYREG_PRT1_AG
#define oct4__AMUX CYREG_PRT1_AMUX
#define oct4__BIE CYREG_PRT1_BIE
#define oct4__BIT_MASK CYREG_PRT1_BIT_MASK
#define oct4__BYP CYREG_PRT1_BYP
#define oct4__CTL CYREG_PRT1_CTL
#define oct4__DM0 CYREG_PRT1_DM0
#define oct4__DM1 CYREG_PRT1_DM1
#define oct4__DM2 CYREG_PRT1_DM2
#define oct4__DR CYREG_PRT1_DR
#define oct4__INP_DIS CYREG_PRT1_INP_DIS
#define oct4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define oct4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define oct4__LCD_EN CYREG_PRT1_LCD_EN
#define oct4__MASK 0x40u
#define oct4__PORT 1u
#define oct4__PRT CYREG_PRT1_PRT
#define oct4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define oct4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define oct4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define oct4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define oct4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define oct4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define oct4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define oct4__PS CYREG_PRT1_PS
#define oct4__SHIFT 6u
#define oct4__SLW CYREG_PRT1_SLW

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1__DRQ_NUMBER 0u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 2u
#define DMA_1__TERMIN_EN 1u
#define DMA_1__TERMIN_SEL 13u
#define DMA_1__TERMOUT0_EN 0u
#define DMA_1__TERMOUT0_SEL 0u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* DMA_2 */
#define DMA_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_2__DRQ_NUMBER 1u
#define DMA_2__NUMBEROF_TDS 0u
#define DMA_2__PRIORITY 2u
#define DMA_2__TERMIN_EN 1u
#define DMA_2__TERMIN_SEL 10u
#define DMA_2__TERMOUT0_EN 1u
#define DMA_2__TERMOUT0_SEL 1u
#define DMA_2__TERMOUT1_EN 0u
#define DMA_2__TERMOUT1_SEL 0u

/* DMA_3 */
#define DMA_3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_3__DRQ_NUMBER 2u
#define DMA_3__NUMBEROF_TDS 0u
#define DMA_3__PRIORITY 2u
#define DMA_3__TERMIN_EN 0u
#define DMA_3__TERMIN_SEL 0u
#define DMA_3__TERMOUT0_EN 0u
#define DMA_3__TERMOUT0_SEL 0u
#define DMA_3__TERMOUT1_EN 0u
#define DMA_3__TERMOUT1_SEL 0u

/* DMA_4 */
#define DMA_4__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_4__DRQ_NUMBER 3u
#define DMA_4__NUMBEROF_TDS 0u
#define DMA_4__PRIORITY 2u
#define DMA_4__TERMIN_EN 0u
#define DMA_4__TERMIN_SEL 0u
#define DMA_4__TERMOUT0_EN 0u
#define DMA_4__TERMOUT0_SEL 0u
#define DMA_4__TERMOUT1_EN 0u
#define DMA_4__TERMOUT1_SEL 0u

/* I2C_1 */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB11_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB11_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB11_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB11_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB11_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB11_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB04_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB04_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB04_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB04_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB04_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB04_F1
#define I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB00_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB00_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB11_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB11_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB11_MSK
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x02u
#define I2C_1_I2C_IRQ__INTC_NUMBER 1u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 2u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define SCL_1__0__MASK 0x08u
#define SCL_1__0__PC CYREG_IO_PC_PRT15_PC3
#define SCL_1__0__PORT 15u
#define SCL_1__0__SHIFT 3u
#define SCL_1__AG CYREG_PRT15_AG
#define SCL_1__AMUX CYREG_PRT15_AMUX
#define SCL_1__BIE CYREG_PRT15_BIE
#define SCL_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SCL_1__BYP CYREG_PRT15_BYP
#define SCL_1__CTL CYREG_PRT15_CTL
#define SCL_1__DM0 CYREG_PRT15_DM0
#define SCL_1__DM1 CYREG_PRT15_DM1
#define SCL_1__DM2 CYREG_PRT15_DM2
#define SCL_1__DR CYREG_PRT15_DR
#define SCL_1__INP_DIS CYREG_PRT15_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT15_LCD_EN
#define SCL_1__MASK 0x08u
#define SCL_1__PORT 15u
#define SCL_1__PRT CYREG_PRT15_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SCL_1__PS CYREG_PRT15_PS
#define SCL_1__SHIFT 3u
#define SCL_1__SLW CYREG_PRT15_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SDA_1__0__MASK 0x04u
#define SDA_1__0__PC CYREG_IO_PC_PRT15_PC2
#define SDA_1__0__PORT 15u
#define SDA_1__0__SHIFT 2u
#define SDA_1__AG CYREG_PRT15_AG
#define SDA_1__AMUX CYREG_PRT15_AMUX
#define SDA_1__BIE CYREG_PRT15_BIE
#define SDA_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SDA_1__BYP CYREG_PRT15_BYP
#define SDA_1__CTL CYREG_PRT15_CTL
#define SDA_1__DM0 CYREG_PRT15_DM0
#define SDA_1__DM1 CYREG_PRT15_DM1
#define SDA_1__DM2 CYREG_PRT15_DM2
#define SDA_1__DR CYREG_PRT15_DR
#define SDA_1__INP_DIS CYREG_PRT15_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT15_LCD_EN
#define SDA_1__MASK 0x04u
#define SDA_1__PORT 15u
#define SDA_1__PRT CYREG_PRT15_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SDA_1__PS CYREG_PRT15_PS
#define SDA_1__SHIFT 2u
#define SDA_1__SLW CYREG_PRT15_SLW

/* joy_x */
#define joy_x__0__INTTYPE CYREG_PICU0_INTTYPE2
#define joy_x__0__MASK 0x04u
#define joy_x__0__PC CYREG_PRT0_PC2
#define joy_x__0__PORT 0u
#define joy_x__0__SHIFT 2u
#define joy_x__AG CYREG_PRT0_AG
#define joy_x__AMUX CYREG_PRT0_AMUX
#define joy_x__BIE CYREG_PRT0_BIE
#define joy_x__BIT_MASK CYREG_PRT0_BIT_MASK
#define joy_x__BYP CYREG_PRT0_BYP
#define joy_x__CTL CYREG_PRT0_CTL
#define joy_x__DM0 CYREG_PRT0_DM0
#define joy_x__DM1 CYREG_PRT0_DM1
#define joy_x__DM2 CYREG_PRT0_DM2
#define joy_x__DR CYREG_PRT0_DR
#define joy_x__INP_DIS CYREG_PRT0_INP_DIS
#define joy_x__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define joy_x__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define joy_x__LCD_EN CYREG_PRT0_LCD_EN
#define joy_x__MASK 0x04u
#define joy_x__PORT 0u
#define joy_x__PRT CYREG_PRT0_PRT
#define joy_x__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define joy_x__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define joy_x__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define joy_x__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define joy_x__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define joy_x__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define joy_x__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define joy_x__PS CYREG_PRT0_PS
#define joy_x__SHIFT 2u
#define joy_x__SLW CYREG_PRT0_SLW

/* joy_y */
#define joy_y__0__INTTYPE CYREG_PICU0_INTTYPE3
#define joy_y__0__MASK 0x08u
#define joy_y__0__PC CYREG_PRT0_PC3
#define joy_y__0__PORT 0u
#define joy_y__0__SHIFT 3u
#define joy_y__AG CYREG_PRT0_AG
#define joy_y__AMUX CYREG_PRT0_AMUX
#define joy_y__BIE CYREG_PRT0_BIE
#define joy_y__BIT_MASK CYREG_PRT0_BIT_MASK
#define joy_y__BYP CYREG_PRT0_BYP
#define joy_y__CTL CYREG_PRT0_CTL
#define joy_y__DM0 CYREG_PRT0_DM0
#define joy_y__DM1 CYREG_PRT0_DM1
#define joy_y__DM2 CYREG_PRT0_DM2
#define joy_y__DR CYREG_PRT0_DR
#define joy_y__INP_DIS CYREG_PRT0_INP_DIS
#define joy_y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define joy_y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define joy_y__LCD_EN CYREG_PRT0_LCD_EN
#define joy_y__MASK 0x08u
#define joy_y__PORT 0u
#define joy_y__PRT CYREG_PRT0_PRT
#define joy_y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define joy_y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define joy_y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define joy_y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define joy_y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define joy_y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define joy_y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define joy_y__PS CYREG_PRT0_PS
#define joy_y__SHIFT 3u
#define joy_y__SLW CYREG_PRT0_SLW

/* knob1 */
#define knob1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define knob1__0__MASK 0x01u
#define knob1__0__PC CYREG_PRT0_PC0
#define knob1__0__PORT 0u
#define knob1__0__SHIFT 0u
#define knob1__AG CYREG_PRT0_AG
#define knob1__AMUX CYREG_PRT0_AMUX
#define knob1__BIE CYREG_PRT0_BIE
#define knob1__BIT_MASK CYREG_PRT0_BIT_MASK
#define knob1__BYP CYREG_PRT0_BYP
#define knob1__CTL CYREG_PRT0_CTL
#define knob1__DM0 CYREG_PRT0_DM0
#define knob1__DM1 CYREG_PRT0_DM1
#define knob1__DM2 CYREG_PRT0_DM2
#define knob1__DR CYREG_PRT0_DR
#define knob1__INP_DIS CYREG_PRT0_INP_DIS
#define knob1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define knob1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define knob1__LCD_EN CYREG_PRT0_LCD_EN
#define knob1__MASK 0x01u
#define knob1__PORT 0u
#define knob1__PRT CYREG_PRT0_PRT
#define knob1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define knob1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define knob1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define knob1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define knob1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define knob1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define knob1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define knob1__PS CYREG_PRT0_PS
#define knob1__SHIFT 0u
#define knob1__SLW CYREG_PRT0_SLW

/* knob2 */
#define knob2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define knob2__0__MASK 0x02u
#define knob2__0__PC CYREG_PRT0_PC1
#define knob2__0__PORT 0u
#define knob2__0__SHIFT 1u
#define knob2__AG CYREG_PRT0_AG
#define knob2__AMUX CYREG_PRT0_AMUX
#define knob2__BIE CYREG_PRT0_BIE
#define knob2__BIT_MASK CYREG_PRT0_BIT_MASK
#define knob2__BYP CYREG_PRT0_BYP
#define knob2__CTL CYREG_PRT0_CTL
#define knob2__DM0 CYREG_PRT0_DM0
#define knob2__DM1 CYREG_PRT0_DM1
#define knob2__DM2 CYREG_PRT0_DM2
#define knob2__DR CYREG_PRT0_DR
#define knob2__INP_DIS CYREG_PRT0_INP_DIS
#define knob2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define knob2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define knob2__LCD_EN CYREG_PRT0_LCD_EN
#define knob2__MASK 0x02u
#define knob2__PORT 0u
#define knob2__PRT CYREG_PRT0_PRT
#define knob2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define knob2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define knob2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define knob2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define knob2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define knob2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define knob2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define knob2__PS CYREG_PRT0_PS
#define knob2__SHIFT 1u
#define knob2__SLW CYREG_PRT0_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MISO_1__0__MASK 0x01u
#define MISO_1__0__PC CYREG_IO_PC_PRT15_PC0
#define MISO_1__0__PORT 15u
#define MISO_1__0__SHIFT 0u
#define MISO_1__AG CYREG_PRT15_AG
#define MISO_1__AMUX CYREG_PRT15_AMUX
#define MISO_1__BIE CYREG_PRT15_BIE
#define MISO_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO_1__BYP CYREG_PRT15_BYP
#define MISO_1__CTL CYREG_PRT15_CTL
#define MISO_1__DM0 CYREG_PRT15_DM0
#define MISO_1__DM1 CYREG_PRT15_DM1
#define MISO_1__DM2 CYREG_PRT15_DM2
#define MISO_1__DR CYREG_PRT15_DR
#define MISO_1__INP_DIS CYREG_PRT15_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT15_LCD_EN
#define MISO_1__MASK 0x01u
#define MISO_1__PORT 15u
#define MISO_1__PRT CYREG_PRT15_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO_1__PS CYREG_PRT15_PS
#define MISO_1__SHIFT 0u
#define MISO_1__SLW CYREG_PRT15_SLW

/* MISO_2 */
#define MISO_2__0__INTTYPE CYREG_PICU5_INTTYPE0
#define MISO_2__0__MASK 0x01u
#define MISO_2__0__PC CYREG_PRT5_PC0
#define MISO_2__0__PORT 5u
#define MISO_2__0__SHIFT 0u
#define MISO_2__AG CYREG_PRT5_AG
#define MISO_2__AMUX CYREG_PRT5_AMUX
#define MISO_2__BIE CYREG_PRT5_BIE
#define MISO_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define MISO_2__BYP CYREG_PRT5_BYP
#define MISO_2__CTL CYREG_PRT5_CTL
#define MISO_2__DM0 CYREG_PRT5_DM0
#define MISO_2__DM1 CYREG_PRT5_DM1
#define MISO_2__DM2 CYREG_PRT5_DM2
#define MISO_2__DR CYREG_PRT5_DR
#define MISO_2__INP_DIS CYREG_PRT5_INP_DIS
#define MISO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MISO_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MISO_2__LCD_EN CYREG_PRT5_LCD_EN
#define MISO_2__MASK 0x01u
#define MISO_2__PORT 5u
#define MISO_2__PRT CYREG_PRT5_PRT
#define MISO_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MISO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MISO_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MISO_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MISO_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MISO_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MISO_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MISO_2__PS CYREG_PRT5_PS
#define MISO_2__SHIFT 0u
#define MISO_2__SLW CYREG_PRT5_SLW

/* MISO_3 */
#define MISO_3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define MISO_3__0__MASK 0x04u
#define MISO_3__0__PC CYREG_PRT3_PC2
#define MISO_3__0__PORT 3u
#define MISO_3__0__SHIFT 2u
#define MISO_3__AG CYREG_PRT3_AG
#define MISO_3__AMUX CYREG_PRT3_AMUX
#define MISO_3__BIE CYREG_PRT3_BIE
#define MISO_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define MISO_3__BYP CYREG_PRT3_BYP
#define MISO_3__CTL CYREG_PRT3_CTL
#define MISO_3__DM0 CYREG_PRT3_DM0
#define MISO_3__DM1 CYREG_PRT3_DM1
#define MISO_3__DM2 CYREG_PRT3_DM2
#define MISO_3__DR CYREG_PRT3_DR
#define MISO_3__INP_DIS CYREG_PRT3_INP_DIS
#define MISO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MISO_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MISO_3__LCD_EN CYREG_PRT3_LCD_EN
#define MISO_3__MASK 0x04u
#define MISO_3__PORT 3u
#define MISO_3__PRT CYREG_PRT3_PRT
#define MISO_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MISO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MISO_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MISO_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MISO_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MISO_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MISO_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MISO_3__PS CYREG_PRT3_PS
#define MISO_3__SHIFT 2u
#define MISO_3__SLW CYREG_PRT3_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define MOSI_1__0__MASK 0x02u
#define MOSI_1__0__PC CYREG_IO_PC_PRT15_PC1
#define MOSI_1__0__PORT 15u
#define MOSI_1__0__SHIFT 1u
#define MOSI_1__AG CYREG_PRT15_AG
#define MOSI_1__AMUX CYREG_PRT15_AMUX
#define MOSI_1__BIE CYREG_PRT15_BIE
#define MOSI_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOSI_1__BYP CYREG_PRT15_BYP
#define MOSI_1__CTL CYREG_PRT15_CTL
#define MOSI_1__DM0 CYREG_PRT15_DM0
#define MOSI_1__DM1 CYREG_PRT15_DM1
#define MOSI_1__DM2 CYREG_PRT15_DM2
#define MOSI_1__DR CYREG_PRT15_DR
#define MOSI_1__INP_DIS CYREG_PRT15_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT15_LCD_EN
#define MOSI_1__MASK 0x02u
#define MOSI_1__PORT 15u
#define MOSI_1__PRT CYREG_PRT15_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOSI_1__PS CYREG_PRT15_PS
#define MOSI_1__SHIFT 1u
#define MOSI_1__SLW CYREG_PRT15_SLW

/* MOSI_2 */
#define MOSI_2__0__INTTYPE CYREG_PICU5_INTTYPE1
#define MOSI_2__0__MASK 0x02u
#define MOSI_2__0__PC CYREG_PRT5_PC1
#define MOSI_2__0__PORT 5u
#define MOSI_2__0__SHIFT 1u
#define MOSI_2__AG CYREG_PRT5_AG
#define MOSI_2__AMUX CYREG_PRT5_AMUX
#define MOSI_2__BIE CYREG_PRT5_BIE
#define MOSI_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSI_2__BYP CYREG_PRT5_BYP
#define MOSI_2__CTL CYREG_PRT5_CTL
#define MOSI_2__DM0 CYREG_PRT5_DM0
#define MOSI_2__DM1 CYREG_PRT5_DM1
#define MOSI_2__DM2 CYREG_PRT5_DM2
#define MOSI_2__DR CYREG_PRT5_DR
#define MOSI_2__INP_DIS CYREG_PRT5_INP_DIS
#define MOSI_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MOSI_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSI_2__LCD_EN CYREG_PRT5_LCD_EN
#define MOSI_2__MASK 0x02u
#define MOSI_2__PORT 5u
#define MOSI_2__PRT CYREG_PRT5_PRT
#define MOSI_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSI_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSI_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSI_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSI_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSI_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSI_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSI_2__PS CYREG_PRT5_PS
#define MOSI_2__SHIFT 1u
#define MOSI_2__SLW CYREG_PRT5_SLW

/* MOSI_3 */
#define MOSI_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define MOSI_3__0__MASK 0x08u
#define MOSI_3__0__PC CYREG_PRT3_PC3
#define MOSI_3__0__PORT 3u
#define MOSI_3__0__SHIFT 3u
#define MOSI_3__AG CYREG_PRT3_AG
#define MOSI_3__AMUX CYREG_PRT3_AMUX
#define MOSI_3__BIE CYREG_PRT3_BIE
#define MOSI_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOSI_3__BYP CYREG_PRT3_BYP
#define MOSI_3__CTL CYREG_PRT3_CTL
#define MOSI_3__DM0 CYREG_PRT3_DM0
#define MOSI_3__DM1 CYREG_PRT3_DM1
#define MOSI_3__DM2 CYREG_PRT3_DM2
#define MOSI_3__DR CYREG_PRT3_DR
#define MOSI_3__INP_DIS CYREG_PRT3_INP_DIS
#define MOSI_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOSI_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOSI_3__LCD_EN CYREG_PRT3_LCD_EN
#define MOSI_3__MASK 0x08u
#define MOSI_3__PORT 3u
#define MOSI_3__PRT CYREG_PRT3_PRT
#define MOSI_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOSI_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOSI_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOSI_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOSI_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOSI_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOSI_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOSI_3__PS CYREG_PRT3_PS
#define MOSI_3__SHIFT 3u
#define MOSI_3__SLW CYREG_PRT3_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SCLK_1__0__MASK 0x01u
#define SCLK_1__0__PC CYREG_PRT3_PC0
#define SCLK_1__0__PORT 3u
#define SCLK_1__0__SHIFT 0u
#define SCLK_1__AG CYREG_PRT3_AG
#define SCLK_1__AMUX CYREG_PRT3_AMUX
#define SCLK_1__BIE CYREG_PRT3_BIE
#define SCLK_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK_1__BYP CYREG_PRT3_BYP
#define SCLK_1__CTL CYREG_PRT3_CTL
#define SCLK_1__DM0 CYREG_PRT3_DM0
#define SCLK_1__DM1 CYREG_PRT3_DM1
#define SCLK_1__DM2 CYREG_PRT3_DM2
#define SCLK_1__DR CYREG_PRT3_DR
#define SCLK_1__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK_1__MASK 0x01u
#define SCLK_1__PORT 3u
#define SCLK_1__PRT CYREG_PRT3_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK_1__PS CYREG_PRT3_PS
#define SCLK_1__SHIFT 0u
#define SCLK_1__SLW CYREG_PRT3_SLW

/* SCLK_2 */
#define SCLK_2__0__INTTYPE CYREG_PICU5_INTTYPE2
#define SCLK_2__0__MASK 0x04u
#define SCLK_2__0__PC CYREG_PRT5_PC2
#define SCLK_2__0__PORT 5u
#define SCLK_2__0__SHIFT 2u
#define SCLK_2__AG CYREG_PRT5_AG
#define SCLK_2__AMUX CYREG_PRT5_AMUX
#define SCLK_2__BIE CYREG_PRT5_BIE
#define SCLK_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCLK_2__BYP CYREG_PRT5_BYP
#define SCLK_2__CTL CYREG_PRT5_CTL
#define SCLK_2__DM0 CYREG_PRT5_DM0
#define SCLK_2__DM1 CYREG_PRT5_DM1
#define SCLK_2__DM2 CYREG_PRT5_DM2
#define SCLK_2__DR CYREG_PRT5_DR
#define SCLK_2__INP_DIS CYREG_PRT5_INP_DIS
#define SCLK_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SCLK_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCLK_2__LCD_EN CYREG_PRT5_LCD_EN
#define SCLK_2__MASK 0x04u
#define SCLK_2__PORT 5u
#define SCLK_2__PRT CYREG_PRT5_PRT
#define SCLK_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCLK_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCLK_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCLK_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCLK_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCLK_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCLK_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCLK_2__PS CYREG_PRT5_PS
#define SCLK_2__SHIFT 2u
#define SCLK_2__SLW CYREG_PRT5_SLW

/* SCLK_3 */
#define SCLK_3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define SCLK_3__0__MASK 0x10u
#define SCLK_3__0__PC CYREG_PRT3_PC4
#define SCLK_3__0__PORT 3u
#define SCLK_3__0__SHIFT 4u
#define SCLK_3__AG CYREG_PRT3_AG
#define SCLK_3__AMUX CYREG_PRT3_AMUX
#define SCLK_3__BIE CYREG_PRT3_BIE
#define SCLK_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK_3__BYP CYREG_PRT3_BYP
#define SCLK_3__CTL CYREG_PRT3_CTL
#define SCLK_3__DM0 CYREG_PRT3_DM0
#define SCLK_3__DM1 CYREG_PRT3_DM1
#define SCLK_3__DM2 CYREG_PRT3_DM2
#define SCLK_3__DR CYREG_PRT3_DR
#define SCLK_3__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK_3__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK_3__MASK 0x10u
#define SCLK_3__PORT 3u
#define SCLK_3__PRT CYREG_PRT3_PRT
#define SCLK_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK_3__PS CYREG_PRT3_PS
#define SCLK_3__SHIFT 4u
#define SCLK_3__SLW CYREG_PRT3_SLW

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x01u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x02u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x02u

/* SPIS_1 */
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIS_1_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIS_1_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIS_1_BSPIS_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB13_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB13_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB13_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB13_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB13_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB13_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIS_1_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_1_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define SPIS_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SPIS_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SPIS_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SPIS_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_1_IntClock__INDEX 0x03u
#define SPIS_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_1_IntClock__PM_ACT_MSK 0x08u
#define SPIS_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_1_IntClock__PM_STBY_MSK 0x08u

/* SPIS_2 */
#define SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIS_2_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIS_2_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIS_2_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIS_2_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIS_2_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIS_2_BSPIS_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPIS_2_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIS_2_BSPIS_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SPIS_2_BSPIS_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIS_2_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIS_2_BSPIS_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SPIS_2_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIS_2_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPIS_2_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPIS_2_BSPIS_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIS_2_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_2_BSPIS_RxStsReg__3__POS 3
#define SPIS_2_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_2_BSPIS_RxStsReg__4__POS 4
#define SPIS_2_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_2_BSPIS_RxStsReg__5__POS 5
#define SPIS_2_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_2_BSPIS_RxStsReg__6__POS 6
#define SPIS_2_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_2_BSPIS_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPIS_2_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIS_2_BSPIS_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SPIS_2_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SPIS_2_BSPIS_sR8_Dp_u0__A0_REG CYREG_B1_UDB05_A0
#define SPIS_2_BSPIS_sR8_Dp_u0__A1_REG CYREG_B1_UDB05_A1
#define SPIS_2_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SPIS_2_BSPIS_sR8_Dp_u0__D0_REG CYREG_B1_UDB05_D0
#define SPIS_2_BSPIS_sR8_Dp_u0__D1_REG CYREG_B1_UDB05_D1
#define SPIS_2_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIS_2_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SPIS_2_BSPIS_sR8_Dp_u0__F0_REG CYREG_B1_UDB05_F0
#define SPIS_2_BSPIS_sR8_Dp_u0__F1_REG CYREG_B1_UDB05_F1
#define SPIS_2_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIS_2_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_2_BSPIS_TxStsReg__0__POS 0
#define SPIS_2_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_2_BSPIS_TxStsReg__1__POS 1
#define SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIS_2_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_2_BSPIS_TxStsReg__2__POS 2
#define SPIS_2_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_2_BSPIS_TxStsReg__6__POS 6
#define SPIS_2_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_2_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPIS_2_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIS_2_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPIS_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIS_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIS_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIS_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_2_IntClock__INDEX 0x02u
#define SPIS_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_2_IntClock__PM_ACT_MSK 0x04u
#define SPIS_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_2_IntClock__PM_STBY_MSK 0x04u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* button1 */
#define button1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define button1__0__MASK 0x04u
#define button1__0__PC CYREG_PRT1_PC2
#define button1__0__PORT 1u
#define button1__0__SHIFT 2u
#define button1__AG CYREG_PRT1_AG
#define button1__AMUX CYREG_PRT1_AMUX
#define button1__BIE CYREG_PRT1_BIE
#define button1__BIT_MASK CYREG_PRT1_BIT_MASK
#define button1__BYP CYREG_PRT1_BYP
#define button1__CTL CYREG_PRT1_CTL
#define button1__DM0 CYREG_PRT1_DM0
#define button1__DM1 CYREG_PRT1_DM1
#define button1__DM2 CYREG_PRT1_DM2
#define button1__DR CYREG_PRT1_DR
#define button1__INP_DIS CYREG_PRT1_INP_DIS
#define button1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define button1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define button1__LCD_EN CYREG_PRT1_LCD_EN
#define button1__MASK 0x04u
#define button1__PORT 1u
#define button1__PRT CYREG_PRT1_PRT
#define button1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define button1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define button1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define button1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define button1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define button1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define button1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define button1__PS CYREG_PRT1_PS
#define button1__SHIFT 2u
#define button1__SLW CYREG_PRT1_SLW

/* button2 */
#define button2__0__INTTYPE CYREG_PICU1_INTTYPE3
#define button2__0__MASK 0x08u
#define button2__0__PC CYREG_PRT1_PC3
#define button2__0__PORT 1u
#define button2__0__SHIFT 3u
#define button2__AG CYREG_PRT1_AG
#define button2__AMUX CYREG_PRT1_AMUX
#define button2__BIE CYREG_PRT1_BIE
#define button2__BIT_MASK CYREG_PRT1_BIT_MASK
#define button2__BYP CYREG_PRT1_BYP
#define button2__CTL CYREG_PRT1_CTL
#define button2__DM0 CYREG_PRT1_DM0
#define button2__DM1 CYREG_PRT1_DM1
#define button2__DM2 CYREG_PRT1_DM2
#define button2__DR CYREG_PRT1_DR
#define button2__INP_DIS CYREG_PRT1_INP_DIS
#define button2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define button2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define button2__LCD_EN CYREG_PRT1_LCD_EN
#define button2__MASK 0x08u
#define button2__PORT 1u
#define button2__PRT CYREG_PRT1_PRT
#define button2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define button2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define button2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define button2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define button2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define button2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define button2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define button2__PS CYREG_PRT1_PS
#define button2__SHIFT 3u
#define button2__SLW CYREG_PRT1_SLW

/* button3 */
#define button3__0__INTTYPE CYREG_PICU1_INTTYPE4
#define button3__0__MASK 0x10u
#define button3__0__PC CYREG_PRT1_PC4
#define button3__0__PORT 1u
#define button3__0__SHIFT 4u
#define button3__AG CYREG_PRT1_AG
#define button3__AMUX CYREG_PRT1_AMUX
#define button3__BIE CYREG_PRT1_BIE
#define button3__BIT_MASK CYREG_PRT1_BIT_MASK
#define button3__BYP CYREG_PRT1_BYP
#define button3__CTL CYREG_PRT1_CTL
#define button3__DM0 CYREG_PRT1_DM0
#define button3__DM1 CYREG_PRT1_DM1
#define button3__DM2 CYREG_PRT1_DM2
#define button3__DR CYREG_PRT1_DR
#define button3__INP_DIS CYREG_PRT1_INP_DIS
#define button3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define button3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define button3__LCD_EN CYREG_PRT1_LCD_EN
#define button3__MASK 0x10u
#define button3__PORT 1u
#define button3__PRT CYREG_PRT1_PRT
#define button3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define button3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define button3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define button3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define button3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define button3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define button3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define button3__PS CYREG_PRT1_PS
#define button3__SHIFT 4u
#define button3__SLW CYREG_PRT1_SLW

/* button4 */
#define button4__0__INTTYPE CYREG_PICU1_INTTYPE5
#define button4__0__MASK 0x20u
#define button4__0__PC CYREG_PRT1_PC5
#define button4__0__PORT 1u
#define button4__0__SHIFT 5u
#define button4__AG CYREG_PRT1_AG
#define button4__AMUX CYREG_PRT1_AMUX
#define button4__BIE CYREG_PRT1_BIE
#define button4__BIT_MASK CYREG_PRT1_BIT_MASK
#define button4__BYP CYREG_PRT1_BYP
#define button4__CTL CYREG_PRT1_CTL
#define button4__DM0 CYREG_PRT1_DM0
#define button4__DM1 CYREG_PRT1_DM1
#define button4__DM2 CYREG_PRT1_DM2
#define button4__DR CYREG_PRT1_DR
#define button4__INP_DIS CYREG_PRT1_INP_DIS
#define button4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define button4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define button4__LCD_EN CYREG_PRT1_LCD_EN
#define button4__MASK 0x20u
#define button4__PORT 1u
#define button4__PRT CYREG_PRT1_PRT
#define button4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define button4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define button4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define button4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define button4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define button4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define button4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define button4__PS CYREG_PRT1_PS
#define button4__SHIFT 5u
#define button4__SLW CYREG_PRT1_SLW

/* quad1_a */
#define quad1_a__0__INTTYPE CYREG_PICU4_INTTYPE3
#define quad1_a__0__MASK 0x08u
#define quad1_a__0__PC CYREG_PRT4_PC3
#define quad1_a__0__PORT 4u
#define quad1_a__0__SHIFT 3u
#define quad1_a__AG CYREG_PRT4_AG
#define quad1_a__AMUX CYREG_PRT4_AMUX
#define quad1_a__BIE CYREG_PRT4_BIE
#define quad1_a__BIT_MASK CYREG_PRT4_BIT_MASK
#define quad1_a__BYP CYREG_PRT4_BYP
#define quad1_a__CTL CYREG_PRT4_CTL
#define quad1_a__DM0 CYREG_PRT4_DM0
#define quad1_a__DM1 CYREG_PRT4_DM1
#define quad1_a__DM2 CYREG_PRT4_DM2
#define quad1_a__DR CYREG_PRT4_DR
#define quad1_a__INP_DIS CYREG_PRT4_INP_DIS
#define quad1_a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define quad1_a__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define quad1_a__LCD_EN CYREG_PRT4_LCD_EN
#define quad1_a__MASK 0x08u
#define quad1_a__PORT 4u
#define quad1_a__PRT CYREG_PRT4_PRT
#define quad1_a__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define quad1_a__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define quad1_a__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define quad1_a__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define quad1_a__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define quad1_a__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define quad1_a__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define quad1_a__PS CYREG_PRT4_PS
#define quad1_a__SHIFT 3u
#define quad1_a__SLW CYREG_PRT4_SLW

/* quad1_b */
#define quad1_b__0__INTTYPE CYREG_PICU4_INTTYPE2
#define quad1_b__0__MASK 0x04u
#define quad1_b__0__PC CYREG_PRT4_PC2
#define quad1_b__0__PORT 4u
#define quad1_b__0__SHIFT 2u
#define quad1_b__AG CYREG_PRT4_AG
#define quad1_b__AMUX CYREG_PRT4_AMUX
#define quad1_b__BIE CYREG_PRT4_BIE
#define quad1_b__BIT_MASK CYREG_PRT4_BIT_MASK
#define quad1_b__BYP CYREG_PRT4_BYP
#define quad1_b__CTL CYREG_PRT4_CTL
#define quad1_b__DM0 CYREG_PRT4_DM0
#define quad1_b__DM1 CYREG_PRT4_DM1
#define quad1_b__DM2 CYREG_PRT4_DM2
#define quad1_b__DR CYREG_PRT4_DR
#define quad1_b__INP_DIS CYREG_PRT4_INP_DIS
#define quad1_b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define quad1_b__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define quad1_b__LCD_EN CYREG_PRT4_LCD_EN
#define quad1_b__MASK 0x04u
#define quad1_b__PORT 4u
#define quad1_b__PRT CYREG_PRT4_PRT
#define quad1_b__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define quad1_b__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define quad1_b__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define quad1_b__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define quad1_b__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define quad1_b__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define quad1_b__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define quad1_b__PS CYREG_PRT4_PS
#define quad1_b__SHIFT 2u
#define quad1_b__SLW CYREG_PRT4_SLW

/* vBusPin */
#define vBusPin__0__INTTYPE CYREG_PICU12_INTTYPE4
#define vBusPin__0__MASK 0x10u
#define vBusPin__0__PC CYREG_PRT12_PC4
#define vBusPin__0__PORT 12u
#define vBusPin__0__SHIFT 4u
#define vBusPin__AG CYREG_PRT12_AG
#define vBusPin__BIE CYREG_PRT12_BIE
#define vBusPin__BIT_MASK CYREG_PRT12_BIT_MASK
#define vBusPin__BYP CYREG_PRT12_BYP
#define vBusPin__DM0 CYREG_PRT12_DM0
#define vBusPin__DM1 CYREG_PRT12_DM1
#define vBusPin__DM2 CYREG_PRT12_DM2
#define vBusPin__DR CYREG_PRT12_DR
#define vBusPin__INP_DIS CYREG_PRT12_INP_DIS
#define vBusPin__INTSTAT CYREG_PICU12_INTSTAT
#define vBusPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define vBusPin__MASK 0x10u
#define vBusPin__PORT 12u
#define vBusPin__PRT CYREG_PRT12_PRT
#define vBusPin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define vBusPin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define vBusPin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define vBusPin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define vBusPin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define vBusPin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define vBusPin__PS CYREG_PRT12_PS
#define vBusPin__SHIFT 4u
#define vBusPin__SIO_CFG CYREG_PRT12_SIO_CFG
#define vBusPin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define vBusPin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define vBusPin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define vBusPin__SLW CYREG_PRT12_SLW
#define vBusPin__SNAP CYREG_PICU12_SNAP

/* LED_TEST */
#define LED_TEST__0__INTTYPE CYREG_PICU5_INTTYPE6
#define LED_TEST__0__MASK 0x40u
#define LED_TEST__0__PC CYREG_PRT5_PC6
#define LED_TEST__0__PORT 5u
#define LED_TEST__0__SHIFT 6u
#define LED_TEST__AG CYREG_PRT5_AG
#define LED_TEST__AMUX CYREG_PRT5_AMUX
#define LED_TEST__BIE CYREG_PRT5_BIE
#define LED_TEST__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED_TEST__BYP CYREG_PRT5_BYP
#define LED_TEST__CTL CYREG_PRT5_CTL
#define LED_TEST__DM0 CYREG_PRT5_DM0
#define LED_TEST__DM1 CYREG_PRT5_DM1
#define LED_TEST__DM2 CYREG_PRT5_DM2
#define LED_TEST__DR CYREG_PRT5_DR
#define LED_TEST__INP_DIS CYREG_PRT5_INP_DIS
#define LED_TEST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED_TEST__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED_TEST__LCD_EN CYREG_PRT5_LCD_EN
#define LED_TEST__MASK 0x40u
#define LED_TEST__PORT 5u
#define LED_TEST__PRT CYREG_PRT5_PRT
#define LED_TEST__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED_TEST__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED_TEST__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED_TEST__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED_TEST__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED_TEST__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED_TEST__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED_TEST__PS CYREG_PRT5_PS
#define LED_TEST__SHIFT 6u
#define LED_TEST__SLW CYREG_PRT5_SLW

/* LED_red1 */
#define LED_red1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define LED_red1__0__MASK 0x08u
#define LED_red1__0__PC CYREG_PRT12_PC3
#define LED_red1__0__PORT 12u
#define LED_red1__0__SHIFT 3u
#define LED_red1__AG CYREG_PRT12_AG
#define LED_red1__BIE CYREG_PRT12_BIE
#define LED_red1__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_red1__BYP CYREG_PRT12_BYP
#define LED_red1__DM0 CYREG_PRT12_DM0
#define LED_red1__DM1 CYREG_PRT12_DM1
#define LED_red1__DM2 CYREG_PRT12_DM2
#define LED_red1__DR CYREG_PRT12_DR
#define LED_red1__INP_DIS CYREG_PRT12_INP_DIS
#define LED_red1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_red1__MASK 0x08u
#define LED_red1__PORT 12u
#define LED_red1__PRT CYREG_PRT12_PRT
#define LED_red1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_red1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_red1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_red1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_red1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_red1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_red1__PS CYREG_PRT12_PS
#define LED_red1__SHIFT 3u
#define LED_red1__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_red1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_red1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_red1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_red1__SLW CYREG_PRT12_SLW

/* LED_red2 */
#define LED_red2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define LED_red2__0__MASK 0x40u
#define LED_red2__0__PC CYREG_PRT3_PC6
#define LED_red2__0__PORT 3u
#define LED_red2__0__SHIFT 6u
#define LED_red2__AG CYREG_PRT3_AG
#define LED_red2__AMUX CYREG_PRT3_AMUX
#define LED_red2__BIE CYREG_PRT3_BIE
#define LED_red2__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED_red2__BYP CYREG_PRT3_BYP
#define LED_red2__CTL CYREG_PRT3_CTL
#define LED_red2__DM0 CYREG_PRT3_DM0
#define LED_red2__DM1 CYREG_PRT3_DM1
#define LED_red2__DM2 CYREG_PRT3_DM2
#define LED_red2__DR CYREG_PRT3_DR
#define LED_red2__INP_DIS CYREG_PRT3_INP_DIS
#define LED_red2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED_red2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED_red2__LCD_EN CYREG_PRT3_LCD_EN
#define LED_red2__MASK 0x40u
#define LED_red2__PORT 3u
#define LED_red2__PRT CYREG_PRT3_PRT
#define LED_red2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED_red2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED_red2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED_red2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED_red2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED_red2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED_red2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED_red2__PS CYREG_PRT3_PS
#define LED_red2__SHIFT 6u
#define LED_red2__SLW CYREG_PRT3_SLW

/* testpin1 */
#define testpin1__0__INTTYPE CYREG_PICU6_INTTYPE4
#define testpin1__0__MASK 0x10u
#define testpin1__0__PC CYREG_PRT6_PC4
#define testpin1__0__PORT 6u
#define testpin1__0__SHIFT 4u
#define testpin1__AG CYREG_PRT6_AG
#define testpin1__AMUX CYREG_PRT6_AMUX
#define testpin1__BIE CYREG_PRT6_BIE
#define testpin1__BIT_MASK CYREG_PRT6_BIT_MASK
#define testpin1__BYP CYREG_PRT6_BYP
#define testpin1__CTL CYREG_PRT6_CTL
#define testpin1__DM0 CYREG_PRT6_DM0
#define testpin1__DM1 CYREG_PRT6_DM1
#define testpin1__DM2 CYREG_PRT6_DM2
#define testpin1__DR CYREG_PRT6_DR
#define testpin1__INP_DIS CYREG_PRT6_INP_DIS
#define testpin1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define testpin1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define testpin1__LCD_EN CYREG_PRT6_LCD_EN
#define testpin1__MASK 0x10u
#define testpin1__PORT 6u
#define testpin1__PRT CYREG_PRT6_PRT
#define testpin1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define testpin1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define testpin1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define testpin1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define testpin1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define testpin1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define testpin1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define testpin1__PS CYREG_PRT6_PS
#define testpin1__SHIFT 4u
#define testpin1__SLW CYREG_PRT6_SLW

/* testpin2 */
#define testpin2__0__INTTYPE CYREG_PICU6_INTTYPE5
#define testpin2__0__MASK 0x20u
#define testpin2__0__PC CYREG_PRT6_PC5
#define testpin2__0__PORT 6u
#define testpin2__0__SHIFT 5u
#define testpin2__AG CYREG_PRT6_AG
#define testpin2__AMUX CYREG_PRT6_AMUX
#define testpin2__BIE CYREG_PRT6_BIE
#define testpin2__BIT_MASK CYREG_PRT6_BIT_MASK
#define testpin2__BYP CYREG_PRT6_BYP
#define testpin2__CTL CYREG_PRT6_CTL
#define testpin2__DM0 CYREG_PRT6_DM0
#define testpin2__DM1 CYREG_PRT6_DM1
#define testpin2__DM2 CYREG_PRT6_DM2
#define testpin2__DR CYREG_PRT6_DR
#define testpin2__INP_DIS CYREG_PRT6_INP_DIS
#define testpin2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define testpin2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define testpin2__LCD_EN CYREG_PRT6_LCD_EN
#define testpin2__MASK 0x20u
#define testpin2__PORT 6u
#define testpin2__PRT CYREG_PRT6_PRT
#define testpin2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define testpin2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define testpin2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define testpin2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define testpin2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define testpin2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define testpin2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define testpin2__PS CYREG_PRT6_PS
#define testpin2__SHIFT 5u
#define testpin2__SLW CYREG_PRT6_SLW

/* testpin3 */
#define testpin3__0__INTTYPE CYREG_PICU6_INTTYPE6
#define testpin3__0__MASK 0x40u
#define testpin3__0__PC CYREG_PRT6_PC6
#define testpin3__0__PORT 6u
#define testpin3__0__SHIFT 6u
#define testpin3__AG CYREG_PRT6_AG
#define testpin3__AMUX CYREG_PRT6_AMUX
#define testpin3__BIE CYREG_PRT6_BIE
#define testpin3__BIT_MASK CYREG_PRT6_BIT_MASK
#define testpin3__BYP CYREG_PRT6_BYP
#define testpin3__CTL CYREG_PRT6_CTL
#define testpin3__DM0 CYREG_PRT6_DM0
#define testpin3__DM1 CYREG_PRT6_DM1
#define testpin3__DM2 CYREG_PRT6_DM2
#define testpin3__DR CYREG_PRT6_DR
#define testpin3__INP_DIS CYREG_PRT6_INP_DIS
#define testpin3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define testpin3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define testpin3__LCD_EN CYREG_PRT6_LCD_EN
#define testpin3__MASK 0x40u
#define testpin3__PORT 6u
#define testpin3__PRT CYREG_PRT6_PRT
#define testpin3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define testpin3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define testpin3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define testpin3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define testpin3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define testpin3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define testpin3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define testpin3__PS CYREG_PRT6_PS
#define testpin3__SHIFT 6u
#define testpin3__SLW CYREG_PRT6_SLW

/* testpin4 */
#define testpin4__0__INTTYPE CYREG_PICU6_INTTYPE7
#define testpin4__0__MASK 0x80u
#define testpin4__0__PC CYREG_PRT6_PC7
#define testpin4__0__PORT 6u
#define testpin4__0__SHIFT 7u
#define testpin4__AG CYREG_PRT6_AG
#define testpin4__AMUX CYREG_PRT6_AMUX
#define testpin4__BIE CYREG_PRT6_BIE
#define testpin4__BIT_MASK CYREG_PRT6_BIT_MASK
#define testpin4__BYP CYREG_PRT6_BYP
#define testpin4__CTL CYREG_PRT6_CTL
#define testpin4__DM0 CYREG_PRT6_DM0
#define testpin4__DM1 CYREG_PRT6_DM1
#define testpin4__DM2 CYREG_PRT6_DM2
#define testpin4__DR CYREG_PRT6_DR
#define testpin4__INP_DIS CYREG_PRT6_INP_DIS
#define testpin4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define testpin4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define testpin4__LCD_EN CYREG_PRT6_LCD_EN
#define testpin4__MASK 0x80u
#define testpin4__PORT 6u
#define testpin4__PRT CYREG_PRT6_PRT
#define testpin4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define testpin4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define testpin4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define testpin4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define testpin4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define testpin4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define testpin4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define testpin4__PS CYREG_PRT6_PS
#define testpin4__SHIFT 7u
#define testpin4__SLW CYREG_PRT6_SLW

/* testpin5 */
#define testpin5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define testpin5__0__MASK 0x20u
#define testpin5__0__PC CYREG_PRT0_PC5
#define testpin5__0__PORT 0u
#define testpin5__0__SHIFT 5u
#define testpin5__AG CYREG_PRT0_AG
#define testpin5__AMUX CYREG_PRT0_AMUX
#define testpin5__BIE CYREG_PRT0_BIE
#define testpin5__BIT_MASK CYREG_PRT0_BIT_MASK
#define testpin5__BYP CYREG_PRT0_BYP
#define testpin5__CTL CYREG_PRT0_CTL
#define testpin5__DM0 CYREG_PRT0_DM0
#define testpin5__DM1 CYREG_PRT0_DM1
#define testpin5__DM2 CYREG_PRT0_DM2
#define testpin5__DR CYREG_PRT0_DR
#define testpin5__INP_DIS CYREG_PRT0_INP_DIS
#define testpin5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define testpin5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define testpin5__LCD_EN CYREG_PRT0_LCD_EN
#define testpin5__MASK 0x20u
#define testpin5__PORT 0u
#define testpin5__PRT CYREG_PRT0_PRT
#define testpin5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define testpin5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define testpin5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define testpin5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define testpin5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define testpin5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define testpin5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define testpin5__PS CYREG_PRT0_PS
#define testpin5__SHIFT 5u
#define testpin5__SLW CYREG_PRT0_SLW

/* testpin6 */
#define testpin6__0__INTTYPE CYREG_PICU2_INTTYPE0
#define testpin6__0__MASK 0x01u
#define testpin6__0__PC CYREG_PRT2_PC0
#define testpin6__0__PORT 2u
#define testpin6__0__SHIFT 0u
#define testpin6__AG CYREG_PRT2_AG
#define testpin6__AMUX CYREG_PRT2_AMUX
#define testpin6__BIE CYREG_PRT2_BIE
#define testpin6__BIT_MASK CYREG_PRT2_BIT_MASK
#define testpin6__BYP CYREG_PRT2_BYP
#define testpin6__CTL CYREG_PRT2_CTL
#define testpin6__DM0 CYREG_PRT2_DM0
#define testpin6__DM1 CYREG_PRT2_DM1
#define testpin6__DM2 CYREG_PRT2_DM2
#define testpin6__DR CYREG_PRT2_DR
#define testpin6__INP_DIS CYREG_PRT2_INP_DIS
#define testpin6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define testpin6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define testpin6__LCD_EN CYREG_PRT2_LCD_EN
#define testpin6__MASK 0x01u
#define testpin6__PORT 2u
#define testpin6__PRT CYREG_PRT2_PRT
#define testpin6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define testpin6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define testpin6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define testpin6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define testpin6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define testpin6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define testpin6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define testpin6__PS CYREG_PRT2_PS
#define testpin6__SHIFT 0u
#define testpin6__SLW CYREG_PRT2_SLW

/* LED_amber1 */
#define LED_amber1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define LED_amber1__0__MASK 0x02u
#define LED_amber1__0__PC CYREG_PRT4_PC1
#define LED_amber1__0__PORT 4u
#define LED_amber1__0__SHIFT 1u
#define LED_amber1__AG CYREG_PRT4_AG
#define LED_amber1__AMUX CYREG_PRT4_AMUX
#define LED_amber1__BIE CYREG_PRT4_BIE
#define LED_amber1__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_amber1__BYP CYREG_PRT4_BYP
#define LED_amber1__CTL CYREG_PRT4_CTL
#define LED_amber1__DM0 CYREG_PRT4_DM0
#define LED_amber1__DM1 CYREG_PRT4_DM1
#define LED_amber1__DM2 CYREG_PRT4_DM2
#define LED_amber1__DR CYREG_PRT4_DR
#define LED_amber1__INP_DIS CYREG_PRT4_INP_DIS
#define LED_amber1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LED_amber1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_amber1__LCD_EN CYREG_PRT4_LCD_EN
#define LED_amber1__MASK 0x02u
#define LED_amber1__PORT 4u
#define LED_amber1__PRT CYREG_PRT4_PRT
#define LED_amber1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_amber1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_amber1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_amber1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_amber1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_amber1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_amber1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_amber1__PS CYREG_PRT4_PS
#define LED_amber1__SHIFT 1u
#define LED_amber1__SLW CYREG_PRT4_SLW

/* LED_amber2 */
#define LED_amber2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LED_amber2__0__MASK 0x02u
#define LED_amber2__0__PC CYREG_PRT12_PC1
#define LED_amber2__0__PORT 12u
#define LED_amber2__0__SHIFT 1u
#define LED_amber2__AG CYREG_PRT12_AG
#define LED_amber2__BIE CYREG_PRT12_BIE
#define LED_amber2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_amber2__BYP CYREG_PRT12_BYP
#define LED_amber2__DM0 CYREG_PRT12_DM0
#define LED_amber2__DM1 CYREG_PRT12_DM1
#define LED_amber2__DM2 CYREG_PRT12_DM2
#define LED_amber2__DR CYREG_PRT12_DR
#define LED_amber2__INP_DIS CYREG_PRT12_INP_DIS
#define LED_amber2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_amber2__MASK 0x02u
#define LED_amber2__PORT 12u
#define LED_amber2__PRT CYREG_PRT12_PRT
#define LED_amber2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_amber2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_amber2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_amber2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_amber2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_amber2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_amber2__PS CYREG_PRT12_PS
#define LED_amber2__SHIFT 1u
#define LED_amber2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_amber2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_amber2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_amber2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_amber2__SLW CYREG_PRT12_SLW

/* LED_amber3 */
#define LED_amber3__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LED_amber3__0__MASK 0x01u
#define LED_amber3__0__PC CYREG_PRT12_PC0
#define LED_amber3__0__PORT 12u
#define LED_amber3__0__SHIFT 0u
#define LED_amber3__AG CYREG_PRT12_AG
#define LED_amber3__BIE CYREG_PRT12_BIE
#define LED_amber3__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_amber3__BYP CYREG_PRT12_BYP
#define LED_amber3__DM0 CYREG_PRT12_DM0
#define LED_amber3__DM1 CYREG_PRT12_DM1
#define LED_amber3__DM2 CYREG_PRT12_DM2
#define LED_amber3__DR CYREG_PRT12_DR
#define LED_amber3__INP_DIS CYREG_PRT12_INP_DIS
#define LED_amber3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_amber3__MASK 0x01u
#define LED_amber3__PORT 12u
#define LED_amber3__PRT CYREG_PRT12_PRT
#define LED_amber3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_amber3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_amber3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_amber3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_amber3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_amber3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_amber3__PS CYREG_PRT12_PS
#define LED_amber3__SHIFT 0u
#define LED_amber3__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_amber3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_amber3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_amber3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_amber3__SLW CYREG_PRT12_SLW

/* LED_amber4 */
#define LED_amber4__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LED_amber4__0__MASK 0x80u
#define LED_amber4__0__PC CYREG_PRT3_PC7
#define LED_amber4__0__PORT 3u
#define LED_amber4__0__SHIFT 7u
#define LED_amber4__AG CYREG_PRT3_AG
#define LED_amber4__AMUX CYREG_PRT3_AMUX
#define LED_amber4__BIE CYREG_PRT3_BIE
#define LED_amber4__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED_amber4__BYP CYREG_PRT3_BYP
#define LED_amber4__CTL CYREG_PRT3_CTL
#define LED_amber4__DM0 CYREG_PRT3_DM0
#define LED_amber4__DM1 CYREG_PRT3_DM1
#define LED_amber4__DM2 CYREG_PRT3_DM2
#define LED_amber4__DR CYREG_PRT3_DR
#define LED_amber4__INP_DIS CYREG_PRT3_INP_DIS
#define LED_amber4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED_amber4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED_amber4__LCD_EN CYREG_PRT3_LCD_EN
#define LED_amber4__MASK 0x80u
#define LED_amber4__PORT 3u
#define LED_amber4__PRT CYREG_PRT3_PRT
#define LED_amber4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED_amber4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED_amber4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED_amber4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED_amber4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED_amber4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED_amber4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED_amber4__PS CYREG_PRT3_PS
#define LED_amber4__SHIFT 7u
#define LED_amber4__SLW CYREG_PRT3_SLW

/* LED_green1 */
#define LED_green1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LED_green1__0__MASK 0x04u
#define LED_green1__0__PC CYREG_PRT12_PC2
#define LED_green1__0__PORT 12u
#define LED_green1__0__SHIFT 2u
#define LED_green1__AG CYREG_PRT12_AG
#define LED_green1__BIE CYREG_PRT12_BIE
#define LED_green1__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_green1__BYP CYREG_PRT12_BYP
#define LED_green1__DM0 CYREG_PRT12_DM0
#define LED_green1__DM1 CYREG_PRT12_DM1
#define LED_green1__DM2 CYREG_PRT12_DM2
#define LED_green1__DR CYREG_PRT12_DR
#define LED_green1__INP_DIS CYREG_PRT12_INP_DIS
#define LED_green1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_green1__MASK 0x04u
#define LED_green1__PORT 12u
#define LED_green1__PRT CYREG_PRT12_PRT
#define LED_green1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_green1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_green1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_green1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_green1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_green1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_green1__PS CYREG_PRT12_PS
#define LED_green1__SHIFT 2u
#define LED_green1__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_green1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_green1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_green1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_green1__SLW CYREG_PRT12_SLW

/* LED_green2 */
#define LED_green2__0__INTTYPE CYREG_PICU4_INTTYPE0
#define LED_green2__0__MASK 0x01u
#define LED_green2__0__PC CYREG_PRT4_PC0
#define LED_green2__0__PORT 4u
#define LED_green2__0__SHIFT 0u
#define LED_green2__AG CYREG_PRT4_AG
#define LED_green2__AMUX CYREG_PRT4_AMUX
#define LED_green2__BIE CYREG_PRT4_BIE
#define LED_green2__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_green2__BYP CYREG_PRT4_BYP
#define LED_green2__CTL CYREG_PRT4_CTL
#define LED_green2__DM0 CYREG_PRT4_DM0
#define LED_green2__DM1 CYREG_PRT4_DM1
#define LED_green2__DM2 CYREG_PRT4_DM2
#define LED_green2__DR CYREG_PRT4_DR
#define LED_green2__INP_DIS CYREG_PRT4_INP_DIS
#define LED_green2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LED_green2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_green2__LCD_EN CYREG_PRT4_LCD_EN
#define LED_green2__MASK 0x01u
#define LED_green2__PORT 4u
#define LED_green2__PRT CYREG_PRT4_PRT
#define LED_green2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_green2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_green2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_green2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_green2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_green2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_green2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_green2__PS CYREG_PRT4_PS
#define LED_green2__SHIFT 0u
#define LED_green2__SLW CYREG_PRT4_SLW

/* edit_button */
#define edit_button__0__INTTYPE CYREG_PICU2_INTTYPE3
#define edit_button__0__MASK 0x08u
#define edit_button__0__PC CYREG_PRT2_PC3
#define edit_button__0__PORT 2u
#define edit_button__0__SHIFT 3u
#define edit_button__AG CYREG_PRT2_AG
#define edit_button__AMUX CYREG_PRT2_AMUX
#define edit_button__BIE CYREG_PRT2_BIE
#define edit_button__BIT_MASK CYREG_PRT2_BIT_MASK
#define edit_button__BYP CYREG_PRT2_BYP
#define edit_button__CTL CYREG_PRT2_CTL
#define edit_button__DM0 CYREG_PRT2_DM0
#define edit_button__DM1 CYREG_PRT2_DM1
#define edit_button__DM2 CYREG_PRT2_DM2
#define edit_button__DR CYREG_PRT2_DR
#define edit_button__INP_DIS CYREG_PRT2_INP_DIS
#define edit_button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define edit_button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define edit_button__LCD_EN CYREG_PRT2_LCD_EN
#define edit_button__MASK 0x08u
#define edit_button__PORT 2u
#define edit_button__PRT CYREG_PRT2_PRT
#define edit_button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define edit_button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define edit_button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define edit_button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define edit_button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define edit_button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define edit_button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define edit_button__PS CYREG_PRT2_PS
#define edit_button__SHIFT 3u
#define edit_button__SLW CYREG_PRT2_SLW

/* isr_SPI1_ss */
#define isr_SPI1_ss__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SPI1_ss__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SPI1_ss__INTC_MASK 0x10u
#define isr_SPI1_ss__INTC_NUMBER 4u
#define isr_SPI1_ss__INTC_PRIOR_NUM 4u
#define isr_SPI1_ss__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_SPI1_ss__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SPI1_ss__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_SPI2_ss */
#define isr_SPI2_ss__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SPI2_ss__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SPI2_ss__INTC_MASK 0x20u
#define isr_SPI2_ss__INTC_NUMBER 5u
#define isr_SPI2_ss__INTC_PRIOR_NUM 3u
#define isr_SPI2_ss__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_SPI2_ss__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SPI2_ss__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* my_Vbus_ISR */
#define my_Vbus_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define my_Vbus_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define my_Vbus_ISR__INTC_MASK 0x800u
#define my_Vbus_ISR__INTC_NUMBER 11u
#define my_Vbus_ISR__INTC_PRIOR_NUM 6u
#define my_Vbus_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define my_Vbus_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define my_Vbus_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_1_sts_sts_reg__7__POS 7
#define Status_Reg_1_sts_sts_reg__MASK 0xFFu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* neck1_button */
#define neck1_button__0__INTTYPE CYREG_PICU2_INTTYPE1
#define neck1_button__0__MASK 0x02u
#define neck1_button__0__PC CYREG_PRT2_PC1
#define neck1_button__0__PORT 2u
#define neck1_button__0__SHIFT 1u
#define neck1_button__AG CYREG_PRT2_AG
#define neck1_button__AMUX CYREG_PRT2_AMUX
#define neck1_button__BIE CYREG_PRT2_BIE
#define neck1_button__BIT_MASK CYREG_PRT2_BIT_MASK
#define neck1_button__BYP CYREG_PRT2_BYP
#define neck1_button__CTL CYREG_PRT2_CTL
#define neck1_button__DM0 CYREG_PRT2_DM0
#define neck1_button__DM1 CYREG_PRT2_DM1
#define neck1_button__DM2 CYREG_PRT2_DM2
#define neck1_button__DR CYREG_PRT2_DR
#define neck1_button__INP_DIS CYREG_PRT2_INP_DIS
#define neck1_button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define neck1_button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define neck1_button__LCD_EN CYREG_PRT2_LCD_EN
#define neck1_button__MASK 0x02u
#define neck1_button__PORT 2u
#define neck1_button__PRT CYREG_PRT2_PRT
#define neck1_button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define neck1_button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define neck1_button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define neck1_button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define neck1_button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define neck1_button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define neck1_button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define neck1_button__PS CYREG_PRT2_PS
#define neck1_button__SHIFT 1u
#define neck1_button__SLW CYREG_PRT2_SLW

/* neck2_button */
#define neck2_button__0__INTTYPE CYREG_PICU2_INTTYPE2
#define neck2_button__0__MASK 0x04u
#define neck2_button__0__PC CYREG_PRT2_PC2
#define neck2_button__0__PORT 2u
#define neck2_button__0__SHIFT 2u
#define neck2_button__AG CYREG_PRT2_AG
#define neck2_button__AMUX CYREG_PRT2_AMUX
#define neck2_button__BIE CYREG_PRT2_BIE
#define neck2_button__BIT_MASK CYREG_PRT2_BIT_MASK
#define neck2_button__BYP CYREG_PRT2_BYP
#define neck2_button__CTL CYREG_PRT2_CTL
#define neck2_button__DM0 CYREG_PRT2_DM0
#define neck2_button__DM1 CYREG_PRT2_DM1
#define neck2_button__DM2 CYREG_PRT2_DM2
#define neck2_button__DR CYREG_PRT2_DR
#define neck2_button__INP_DIS CYREG_PRT2_INP_DIS
#define neck2_button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define neck2_button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define neck2_button__LCD_EN CYREG_PRT2_LCD_EN
#define neck2_button__MASK 0x04u
#define neck2_button__PORT 2u
#define neck2_button__PRT CYREG_PRT2_PRT
#define neck2_button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define neck2_button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define neck2_button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define neck2_button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define neck2_button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define neck2_button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define neck2_button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define neck2_button__PS CYREG_PRT2_PS
#define neck2_button__SHIFT 2u
#define neck2_button__SLW CYREG_PRT2_SLW

/* shift_button */
#define shift_button__0__INTTYPE CYREG_PICU2_INTTYPE4
#define shift_button__0__MASK 0x10u
#define shift_button__0__PC CYREG_PRT2_PC4
#define shift_button__0__PORT 2u
#define shift_button__0__SHIFT 4u
#define shift_button__AG CYREG_PRT2_AG
#define shift_button__AMUX CYREG_PRT2_AMUX
#define shift_button__BIE CYREG_PRT2_BIE
#define shift_button__BIT_MASK CYREG_PRT2_BIT_MASK
#define shift_button__BYP CYREG_PRT2_BYP
#define shift_button__CTL CYREG_PRT2_CTL
#define shift_button__DM0 CYREG_PRT2_DM0
#define shift_button__DM1 CYREG_PRT2_DM1
#define shift_button__DM2 CYREG_PRT2_DM2
#define shift_button__DR CYREG_PRT2_DR
#define shift_button__INP_DIS CYREG_PRT2_INP_DIS
#define shift_button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define shift_button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define shift_button__LCD_EN CYREG_PRT2_LCD_EN
#define shift_button__MASK 0x10u
#define shift_button__PORT 2u
#define shift_button__PRT CYREG_PRT2_PRT
#define shift_button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define shift_button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define shift_button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define shift_button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define shift_button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define shift_button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define shift_button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define shift_button__PS CYREG_PRT2_PS
#define shift_button__SHIFT 4u
#define shift_button__SLW CYREG_PRT2_SLW

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB15_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB15_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB15_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB08_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB08_ST
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 4u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 3u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 4u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SAR_Seq_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_SAR_Seq_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_SAR_Seq_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_1_IntClock__INDEX 0x04u
#define ADC_SAR_Seq_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_ACT_MSK 0x10u
#define ADC_SAR_Seq_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_STBY_MSK 0x10u
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_Seq_1_SAR_Bypass__0__MASK 0x10u
#define ADC_SAR_Seq_1_SAR_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_Seq_1_SAR_Bypass__0__PORT 0u
#define ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT 4u
#define ADC_SAR_Seq_1_SAR_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_Seq_1_SAR_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_Seq_1_SAR_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_Seq_1_SAR_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_Seq_1_SAR_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_Seq_1_SAR_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_Seq_1_SAR_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_Seq_1_SAR_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_Seq_1_SAR_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_Seq_1_SAR_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_Seq_1_SAR_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_Seq_1_SAR_Bypass__MASK 0x10u
#define ADC_SAR_Seq_1_SAR_Bypass__PORT 0u
#define ADC_SAR_Seq_1_SAR_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_Seq_1_SAR_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_Seq_1_SAR_Bypass__SHIFT 4u
#define ADC_SAR_Seq_1_SAR_Bypass__SLW CYREG_PRT0_SLW
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 5u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 3u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 5u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* encoder_button */
#define encoder_button__0__INTTYPE CYREG_PICU5_INTTYPE7
#define encoder_button__0__MASK 0x80u
#define encoder_button__0__PC CYREG_PRT5_PC7
#define encoder_button__0__PORT 5u
#define encoder_button__0__SHIFT 7u
#define encoder_button__AG CYREG_PRT5_AG
#define encoder_button__AMUX CYREG_PRT5_AMUX
#define encoder_button__BIE CYREG_PRT5_BIE
#define encoder_button__BIT_MASK CYREG_PRT5_BIT_MASK
#define encoder_button__BYP CYREG_PRT5_BYP
#define encoder_button__CTL CYREG_PRT5_CTL
#define encoder_button__DM0 CYREG_PRT5_DM0
#define encoder_button__DM1 CYREG_PRT5_DM1
#define encoder_button__DM2 CYREG_PRT5_DM2
#define encoder_button__DR CYREG_PRT5_DR
#define encoder_button__INP_DIS CYREG_PRT5_INP_DIS
#define encoder_button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define encoder_button__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define encoder_button__LCD_EN CYREG_PRT5_LCD_EN
#define encoder_button__MASK 0x80u
#define encoder_button__PORT 5u
#define encoder_button__PRT CYREG_PRT5_PRT
#define encoder_button__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define encoder_button__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define encoder_button__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define encoder_button__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define encoder_button__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define encoder_button__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define encoder_button__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define encoder_button__PS CYREG_PRT5_PS
#define encoder_button__SHIFT 7u
#define encoder_button__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 78000000U
#define BCLK__BUS_CLK__KHZ 78000U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "CE210514_PSOC3_5_Thermistor"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000033u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0xf00
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000003Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
