
c:\ACHIP\Xiamatsu\PY32F_eide\_mini_examples\F002B_Blink\EIDE\Release\Blink.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000210 	.word	0x08000210

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	08000210 	.word	0x08000210

08000108 <main>:
  /* Reset of all peripherals, Initializes the Systick. */
  
  /* System clock configuration */
  
  /* infinite loop */
  while (1)
 8000108:	e7fe      	b.n	8000108 <main>

0800010a <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 800010a:	4770      	bx	lr

0800010c <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 800010c:	e7fe      	b.n	800010c <HardFault_Handler>

0800010e <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 800010e:	4770      	bx	lr

08000110 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000110:	4770      	bx	lr

08000112 <SysTick_Handler>:
}

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
 8000112:	4770      	bx	lr

08000114 <Reset_Handler>:
    
    .section .text.Reset_Handler
    .weak Reset_Handler
    .type Reset_Handler, %function
Reset_Handler:
    ldr   r0, =_estack
 8000114:	480d      	ldr	r0, [pc, #52]	@ (800014c <LoopForever+0x2>)
    mov   sp, r0          /* set stack pointer */
 8000116:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
    ldr r0, =_sdata
 8000118:	480d      	ldr	r0, [pc, #52]	@ (8000150 <LoopForever+0x6>)
    ldr r1, =_edata
 800011a:	490e      	ldr	r1, [pc, #56]	@ (8000154 <LoopForever+0xa>)
    ldr r2, =_sidata
 800011c:	4a0e      	ldr	r2, [pc, #56]	@ (8000158 <LoopForever+0xe>)
    movs r3, #0
 800011e:	2300      	movs	r3, #0
    b LoopCopyDataInit
 8000120:	e002      	b.n	8000128 <LoopCopyDataInit>

08000122 <CopyDataInit>:

CopyDataInit:
        ldr r4, [r2, r3]
 8000122:	58d4      	ldr	r4, [r2, r3]
        str r4, [r0, r3]
 8000124:	50c4      	str	r4, [r0, r3]
        adds r3, r3, #4
 8000126:	3304      	adds	r3, #4

08000128 <LoopCopyDataInit>:
LoopCopyDataInit:
        adds r4, r0, r3
 8000128:	18c4      	adds	r4, r0, r3
        cmp r4, r1
 800012a:	428c      	cmp	r4, r1
        bcc CopyDataInit
 800012c:	d3f9      	bcc.n	8000122 <CopyDataInit>

/* Zero fill the bss segment. */
    ldr r2, =_sbss
 800012e:	4a0b      	ldr	r2, [pc, #44]	@ (800015c <LoopForever+0x12>)
    ldr r4, =_ebss
 8000130:	4c0b      	ldr	r4, [pc, #44]	@ (8000160 <LoopForever+0x16>)
    movs r3, #0
 8000132:	2300      	movs	r3, #0
    b LoopFillZerobss
 8000134:	e001      	b.n	800013a <LoopFillZerobss>

08000136 <FillZerobss>:

FillZerobss:
        str  r3, [r2]
 8000136:	6013      	str	r3, [r2, #0]
        adds r2, r2, #4
 8000138:	3204      	adds	r2, #4

0800013a <LoopFillZerobss>:
LoopFillZerobss:
        cmp r2, r4
 800013a:	42a2      	cmp	r2, r4
        bcc FillZerobss
 800013c:	d3fb      	bcc.n	8000136 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800013e:	f000 f813 	bl	8000168 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000142:	f000 f841 	bl	80001c8 <__libc_init_array>
/* Call the application s entry point.*/
    bl main
 8000146:	f7ff ffdf 	bl	8000108 <main>

0800014a <LoopForever>:

LoopForever:
    b LoopForever
 800014a:	e7fe      	b.n	800014a <LoopForever>
    ldr   r0, =_estack
 800014c:	20000c00 	.word	0x20000c00
    ldr r0, =_sdata
 8000150:	20000000 	.word	0x20000000
    ldr r1, =_edata
 8000154:	20000000 	.word	0x20000000
    ldr r2, =_sidata
 8000158:	08000230 	.word	0x08000230
    ldr r2, =_sbss
 800015c:	20000000 	.word	0x20000000
    ldr r4, =_ebss
 8000160:	2000001c 	.word	0x2000001c

08000164 <ADC_COMP_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
    b Infinite_Loop
 8000164:	e7fe      	b.n	8000164 <ADC_COMP_IRQHandler>
	...

08000168 <SystemInit>:
 * @return none
 */
void SystemInit(void)
{
  /*Set the HSI clock to 24MHz by default*/
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | ((*(uint32_t *)(0x1FFF0100)) & 0xFFFF);
 8000168:	4910      	ldr	r1, [pc, #64]	@ (80001ac <SystemInit+0x44>)
 800016a:	4b11      	ldr	r3, [pc, #68]	@ (80001b0 <SystemInit+0x48>)
 800016c:	684a      	ldr	r2, [r1, #4]
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	0c12      	lsrs	r2, r2, #16
 8000172:	0412      	lsls	r2, r2, #16
 8000174:	b29b      	uxth	r3, r3
 8000176:	4313      	orrs	r3, r2
{
 8000178:	b082      	sub	sp, #8
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | ((*(uint32_t *)(0x1FFF0100)) & 0xFFFF);
 800017a:	604b      	str	r3, [r1, #4]

  /*Set the LSI clock to 32.768KHz by default*/
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0144)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);
 800017c:	4b0d      	ldr	r3, [pc, #52]	@ (80001b4 <SystemInit+0x4c>)
 800017e:	480e      	ldr	r0, [pc, #56]	@ (80001b8 <SystemInit+0x50>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	684a      	ldr	r2, [r1, #4]
 8000184:	041b      	lsls	r3, r3, #16
 8000186:	4003      	ands	r3, r0
 8000188:	480c      	ldr	r0, [pc, #48]	@ (80001bc <SystemInit+0x54>)
 800018a:	4002      	ands	r2, r0
 800018c:	4313      	orrs	r3, r2

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800018e:	2280      	movs	r2, #128	@ 0x80
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0144)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);
 8000190:	604b      	str	r3, [r1, #4]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000192:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <SystemInit+0x58>)
 8000194:	0512      	lsls	r2, r2, #20
 8000196:	609a      	str	r2, [r3, #8]
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (24000000U / 8U / 1000U);
 8000198:	4b0a      	ldr	r3, [pc, #40]	@ (80001c4 <SystemInit+0x5c>)
 800019a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800019c:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 800019e:	9b01      	ldr	r3, [sp, #4]
 80001a0:	1e5a      	subs	r2, r3, #1
 80001a2:	9201      	str	r2, [sp, #4]
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d1f9      	bne.n	800019c <SystemInit+0x34>
}
 80001a8:	b002      	add	sp, #8
 80001aa:	4770      	bx	lr
 80001ac:	40021000 	.word	0x40021000
 80001b0:	1fff0100 	.word	0x1fff0100
 80001b4:	1fff0144 	.word	0x1fff0144
 80001b8:	01ff0000 	.word	0x01ff0000
 80001bc:	fe00ffff 	.word	0xfe00ffff
 80001c0:	e000ed00 	.word	0xe000ed00
 80001c4:	000927c0 	.word	0x000927c0

080001c8 <__libc_init_array>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	2600      	movs	r6, #0
 80001cc:	4c0c      	ldr	r4, [pc, #48]	@ (8000200 <__libc_init_array+0x38>)
 80001ce:	4d0d      	ldr	r5, [pc, #52]	@ (8000204 <__libc_init_array+0x3c>)
 80001d0:	1b64      	subs	r4, r4, r5
 80001d2:	10a4      	asrs	r4, r4, #2
 80001d4:	42a6      	cmp	r6, r4
 80001d6:	d109      	bne.n	80001ec <__libc_init_array+0x24>
 80001d8:	2600      	movs	r6, #0
 80001da:	f000 f819 	bl	8000210 <_init>
 80001de:	4c0a      	ldr	r4, [pc, #40]	@ (8000208 <__libc_init_array+0x40>)
 80001e0:	4d0a      	ldr	r5, [pc, #40]	@ (800020c <__libc_init_array+0x44>)
 80001e2:	1b64      	subs	r4, r4, r5
 80001e4:	10a4      	asrs	r4, r4, #2
 80001e6:	42a6      	cmp	r6, r4
 80001e8:	d105      	bne.n	80001f6 <__libc_init_array+0x2e>
 80001ea:	bd70      	pop	{r4, r5, r6, pc}
 80001ec:	00b3      	lsls	r3, r6, #2
 80001ee:	58eb      	ldr	r3, [r5, r3]
 80001f0:	4798      	blx	r3
 80001f2:	3601      	adds	r6, #1
 80001f4:	e7ee      	b.n	80001d4 <__libc_init_array+0xc>
 80001f6:	00b3      	lsls	r3, r6, #2
 80001f8:	58eb      	ldr	r3, [r5, r3]
 80001fa:	4798      	blx	r3
 80001fc:	3601      	adds	r6, #1
 80001fe:	e7f2      	b.n	80001e6 <__libc_init_array+0x1e>
 8000200:	08000228 	.word	0x08000228
 8000204:	08000228 	.word	0x08000228
 8000208:	0800022c 	.word	0x0800022c
 800020c:	08000228 	.word	0x08000228

08000210 <_init>:
 8000210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000212:	46c0      	nop			@ (mov r8, r8)
 8000214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000216:	bc08      	pop	{r3}
 8000218:	469e      	mov	lr, r3
 800021a:	4770      	bx	lr

0800021c <_fini>:
 800021c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800021e:	46c0      	nop			@ (mov r8, r8)
 8000220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000222:	bc08      	pop	{r3}
 8000224:	469e      	mov	lr, r3
 8000226:	4770      	bx	lr
