static inline void F_1 ( const struct V_1 V_2 , T_1 V_3 )\r\n{\r\nF_2 ( V_3 , V_4 . V_5 + V_2 . V_2 ) ;\r\n}\r\nstatic inline T_1 F_3 ( const struct V_1 V_2 )\r\n{\r\nreturn F_4 ( V_4 . V_5 + V_2 . V_2 ) ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nF_6 ( L_1 ) ;\r\nF_7 ( V_6 ) ;\r\nif ( F_8 ( V_7 ) &\r\nV_8 ) {\r\nF_7 ( V_9 ) ;\r\nF_7 ( V_10 ) ;\r\n}\r\nV_4 . V_11 = true ;\r\nF_6 ( L_2 ) ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_6 ( L_3 ) ;\r\nif ( ! V_4 . V_11 )\r\nreturn;\r\nF_10 ( V_6 ) ;\r\nif ( F_8 ( V_7 ) &\r\nV_8 ) {\r\nF_10 ( V_9 ) ;\r\nF_10 ( V_10 ) ;\r\n}\r\nF_6 ( L_4 ) ;\r\n}\r\nint F_11 ( void )\r\n{\r\nstruct V_12 * V_13 = F_12 () ;\r\nstruct V_14 * V_15 = V_13 -> V_16 . V_17 ;\r\nint V_18 ;\r\nif ( ! V_15 -> V_19 )\r\nreturn - V_20 ;\r\nV_18 = V_15 -> V_19 ( & V_4 . V_21 -> V_16 ) ;\r\nF_13 ( V_18 < 0 , L_5 , V_18 ) ;\r\nreturn V_18 ;\r\n}\r\nvoid F_14 ( int V_22 )\r\n{\r\nT_1 V_23 ;\r\nF_15 ( V_22 > 3 || V_22 < 1 ) ;\r\nV_23 = F_3 ( V_24 ) ;\r\nV_23 = F_16 ( V_23 , 0xf , 19 , 15 ) ;\r\nV_23 = F_16 ( V_23 , V_22 - 1 , 3 , 2 ) ;\r\nV_23 = F_16 ( V_23 , 2 , 1 , 0 ) ;\r\nF_1 ( V_24 , V_23 ) ;\r\nV_23 = F_3 ( V_25 ) ;\r\nV_23 = F_16 ( V_23 , 0x7 , 25 , 22 ) ;\r\nV_23 = F_16 ( V_23 , 0xb , 16 , 11 ) ;\r\nV_23 = F_16 ( V_23 , 0xb4 , 10 , 1 ) ;\r\nF_1 ( V_25 , V_23 ) ;\r\n}\r\nint F_17 ( void )\r\n{\r\nunsigned long V_26 ;\r\nF_18 ( 1 ) ;\r\nF_19 ( V_25 , 1 , 18 , 18 ) ;\r\nF_20 ( 1 ) ;\r\nF_19 ( V_25 , 1 , 28 , 28 ) ;\r\nV_26 = V_27 + F_21 ( 500 ) ;\r\nwhile ( F_3 ( V_28 ) & ( 1 << 6 ) ) {\r\nif ( F_22 ( V_27 , V_26 ) ) {\r\nF_23 ( L_6 ) ;\r\ngoto V_29;\r\n}\r\n}\r\nF_19 ( V_25 , 0 , 28 , 28 ) ;\r\nV_26 = V_27 + F_21 ( 500 ) ;\r\nwhile ( ! ( F_3 ( V_28 ) & ( 1 << 5 ) ) ) {\r\nif ( F_22 ( V_27 , V_26 ) ) {\r\nF_23 ( L_7 ) ;\r\ngoto V_29;\r\n}\r\n}\r\nF_24 ( 1 ) ;\r\nV_26 = V_27 + F_21 ( 500 ) ;\r\nwhile ( ! ( F_3 ( V_28 ) & ( 1 << 2 ) ) ) {\r\nif ( F_22 ( V_27 , V_26 ) ) {\r\nF_23 ( L_8 ) ;\r\ngoto V_30;\r\n}\r\n}\r\nreturn 0 ;\r\nV_30:\r\nF_24 ( 0 ) ;\r\nV_29:\r\nF_19 ( V_25 , 0 , 18 , 18 ) ;\r\nF_18 ( 0 ) ;\r\nreturn - V_31 ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nF_24 ( 0 ) ;\r\nF_18 ( 0 ) ;\r\nF_19 ( V_25 , 0 , 18 , 18 ) ;\r\n}\r\nconst char * F_26 ( enum V_32 V_33 )\r\n{\r\nreturn V_34 [ V_33 ] ;\r\n}\r\nvoid F_27 ( struct V_35 * V_36 )\r\n{\r\nunsigned long V_37 ;\r\nunsigned long V_38 ;\r\nconst char * V_39 , * V_40 ;\r\nunsigned long V_41 ;\r\nif ( F_28 () )\r\nreturn;\r\nF_29 ( V_36 , L_9 ) ;\r\nV_39 = F_26 ( V_42 ) ;\r\nV_40 = F_30 ( V_42 ) ;\r\nV_41 = F_31 ( V_4 . V_43 ) ;\r\nif ( V_4 . V_44 ) {\r\nV_37 = F_31 ( F_32 ( V_4 . V_44 ) ) ;\r\nV_38 = F_31 ( V_4 . V_44 ) ;\r\nF_29 ( V_36 , L_10 , V_37 ) ;\r\nF_29 ( V_36 , L_11 ,\r\nV_39 , V_40 , V_37 ,\r\nV_37 / V_38 ,\r\nV_4 . V_45 -> V_46 , V_41 ) ;\r\n} else {\r\nF_29 ( V_36 , L_12 ,\r\nV_39 , V_40 ,\r\nV_41 ) ;\r\n}\r\nF_33 () ;\r\n}\r\nstatic void F_34 ( struct V_35 * V_36 )\r\n{\r\n#define F_35 ( T_2 ) seq_printf(s, "%-35s %08x\n", #r, dss_read_reg(r))\r\nif ( F_28 () )\r\nreturn;\r\nF_35 ( V_47 ) ;\r\nF_35 ( V_48 ) ;\r\nF_35 ( V_49 ) ;\r\nF_35 ( V_50 ) ;\r\nif ( F_8 ( V_7 ) &\r\nV_8 ) {\r\nF_35 ( V_24 ) ;\r\nF_35 ( V_25 ) ;\r\nF_35 ( V_28 ) ;\r\n}\r\nF_33 () ;\r\n#undef F_35\r\n}\r\nstatic void F_36 ( enum V_32 V_33 )\r\n{\r\nstruct V_12 * V_51 ;\r\nint V_52 ;\r\nT_3 V_53 , V_54 ;\r\nswitch ( V_33 ) {\r\ncase V_42 :\r\nV_52 = 0 ;\r\nbreak;\r\ncase V_55 :\r\nV_52 = 1 ;\r\nV_51 = F_37 ( 0 ) ;\r\nF_38 ( V_51 ) ;\r\nbreak;\r\ncase V_56 :\r\nV_52 = 2 ;\r\nV_51 = F_37 ( 1 ) ;\r\nF_38 ( V_51 ) ;\r\nbreak;\r\ndefault:\r\nF_39 () ;\r\nreturn;\r\n}\r\nF_40 ( V_57 , & V_53 , & V_54 ) ;\r\nF_19 ( V_50 , V_52 , V_53 , V_54 ) ;\r\nV_4 . V_58 = V_33 ;\r\n}\r\nvoid F_41 ( int V_59 ,\r\nenum V_32 V_33 )\r\n{\r\nstruct V_12 * V_51 ;\r\nint V_52 , V_60 ;\r\nswitch ( V_33 ) {\r\ncase V_42 :\r\nV_52 = 0 ;\r\nbreak;\r\ncase V_61 :\r\nF_15 ( V_59 != 0 ) ;\r\nV_52 = 1 ;\r\nV_51 = F_37 ( 0 ) ;\r\nF_42 ( V_51 ) ;\r\nbreak;\r\ncase V_62 :\r\nF_15 ( V_59 != 1 ) ;\r\nV_52 = 1 ;\r\nV_51 = F_37 ( 1 ) ;\r\nF_42 ( V_51 ) ;\r\nbreak;\r\ndefault:\r\nF_39 () ;\r\nreturn;\r\n}\r\nV_60 = V_59 == 0 ? 1 : 10 ;\r\nF_19 ( V_50 , V_52 , V_60 , V_60 ) ;\r\nV_4 . V_63 [ V_59 ] = V_33 ;\r\n}\r\nvoid F_43 ( enum V_64 V_65 ,\r\nenum V_32 V_33 )\r\n{\r\nstruct V_12 * V_51 ;\r\nint V_52 , V_66 , V_60 ;\r\nif ( ! F_44 ( V_67 ) ) {\r\nF_36 ( V_33 ) ;\r\nreturn;\r\n}\r\nswitch ( V_33 ) {\r\ncase V_42 :\r\nV_52 = 0 ;\r\nbreak;\r\ncase V_55 :\r\nF_15 ( V_65 != V_7 ) ;\r\nV_52 = 1 ;\r\nV_51 = F_37 ( 0 ) ;\r\nF_38 ( V_51 ) ;\r\nbreak;\r\ncase V_56 :\r\nF_15 ( V_65 != V_68 &&\r\nV_65 != V_69 ) ;\r\nV_52 = 1 ;\r\nV_51 = F_37 ( 1 ) ;\r\nF_38 ( V_51 ) ;\r\nbreak;\r\ndefault:\r\nF_39 () ;\r\nreturn;\r\n}\r\nV_60 = V_65 == V_7 ? 0 :\r\n( V_65 == V_68 ? 12 : 19 ) ;\r\nF_19 ( V_50 , V_52 , V_60 , V_60 ) ;\r\nV_66 = V_65 == V_7 ? 0 :\r\n( V_65 == V_68 ? 1 : 2 ) ;\r\nV_4 . V_70 [ V_66 ] = V_33 ;\r\n}\r\nenum V_32 F_45 ( void )\r\n{\r\nreturn V_4 . V_58 ;\r\n}\r\nenum V_32 F_46 ( int V_59 )\r\n{\r\nreturn V_4 . V_63 [ V_59 ] ;\r\n}\r\nenum V_32 F_47 ( enum V_64 V_65 )\r\n{\r\nif ( F_44 ( V_67 ) ) {\r\nint V_66 = V_65 == V_7 ? 0 :\r\n( V_65 == V_68 ? 1 : 2 ) ;\r\nreturn V_4 . V_70 [ V_66 ] ;\r\n} else {\r\nreturn V_4 . V_58 ;\r\n}\r\n}\r\nint F_48 ( struct V_71 * V_72 )\r\n{\r\nif ( V_4 . V_44 ) {\r\nunsigned long V_73 ;\r\nif ( V_72 -> V_74 > V_4 . V_45 -> V_75 ||\r\nV_72 -> V_74 == 0 )\r\nreturn - V_76 ;\r\nV_73 = F_31 ( F_32 ( V_4 . V_44 ) ) ;\r\nV_72 -> V_77 = V_73 / V_72 -> V_74 *\r\nV_4 . V_45 -> V_46 ;\r\n} else {\r\nif ( V_72 -> V_74 != 0 )\r\nreturn - V_76 ;\r\nV_72 -> V_77 = F_31 ( V_4 . V_43 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nbool F_49 ( unsigned long V_78 , T_4 V_79 , void * V_80 )\r\n{\r\nint V_81 , V_82 , V_83 ;\r\nunsigned long V_77 ;\r\nunsigned long V_84 ;\r\nunsigned long V_85 ;\r\nunsigned long V_73 ;\r\nunsigned V_86 ;\r\nif ( V_4 . V_44 == NULL ) {\r\nV_77 = F_31 ( V_4 . V_43 ) ;\r\nV_81 = 1 ;\r\nreturn V_79 ( V_81 , V_77 , V_80 ) ;\r\n}\r\nV_84 = F_50 ( V_87 ) ;\r\nV_85 = V_4 . V_45 -> V_75 ;\r\nV_86 = V_4 . V_45 -> V_46 ;\r\nV_73 = F_51 () ;\r\nV_78 = V_78 ? V_78 : 1 ;\r\nV_82 = F_52 ( V_73 * V_86 / V_78 , V_85 ) ;\r\nV_83 = F_53 ( F_54 ( V_73 * V_86 , V_84 ) , 1ul ) ;\r\nfor ( V_81 = V_82 ; V_81 >= V_83 ; -- V_81 ) {\r\nV_77 = V_73 / V_81 * V_86 ;\r\nif ( V_79 ( V_81 , V_77 , V_80 ) )\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nint F_55 ( struct V_71 * V_72 )\r\n{\r\nif ( V_4 . V_44 ) {\r\nunsigned long V_73 ;\r\nint T_2 ;\r\nV_73 = F_31 ( F_32 ( V_4 . V_44 ) ) ;\r\nF_6 ( L_13 , V_73 ) ;\r\nT_2 = F_56 ( V_4 . V_44 ,\r\nF_54 ( V_73 , V_72 -> V_74 ) ) ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\n} else {\r\nif ( V_72 -> V_74 != 0 )\r\nreturn - V_76 ;\r\n}\r\nV_4 . V_88 = F_31 ( V_4 . V_43 ) ;\r\nF_13 ( V_4 . V_88 != V_72 -> V_77 ,\r\nL_14 , V_4 . V_88 ,\r\nV_72 -> V_77 ) ;\r\nF_6 ( L_15 , V_72 -> V_77 , V_72 -> V_74 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long F_51 ( void )\r\n{\r\nif ( V_4 . V_44 )\r\nreturn F_31 ( F_32 ( V_4 . V_44 ) ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nunsigned long F_57 ( void )\r\n{\r\nreturn V_4 . V_88 ;\r\n}\r\nstatic int F_58 ( void )\r\n{\r\nunsigned long V_89 , V_73 ;\r\nunsigned V_74 ;\r\nstruct V_71 V_90 = { 0 } ;\r\nint T_2 ;\r\nif ( V_4 . V_44 == NULL )\r\nreturn 0 ;\r\nV_89 = F_50 ( V_87 ) ;\r\nV_73 = F_51 () ;\r\nV_74 = F_54 ( V_73 * V_4 . V_45 -> V_46 ,\r\nV_89 ) ;\r\nV_90 . V_74 = V_74 ;\r\nT_2 = F_48 ( & V_90 ) ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\nT_2 = F_55 ( & V_90 ) ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\nreturn 0 ;\r\n}\r\nvoid F_59 ( enum V_91 type )\r\n{\r\nint V_23 = 0 ;\r\nif ( type == V_92 )\r\nV_23 = 0 ;\r\nelse if ( type == V_93 )\r\nV_23 = 1 ;\r\nelse\r\nF_39 () ;\r\nF_19 ( V_50 , V_23 , 6 , 6 ) ;\r\n}\r\nvoid F_60 ( bool V_94 )\r\n{\r\nF_19 ( V_50 , V_94 , 5 , 5 ) ;\r\n}\r\nvoid F_61 ( enum V_95 V_96 )\r\n{\r\nenum V_97 V_98 ;\r\nV_98 = F_8 ( V_99 ) ;\r\nF_62 ( ( V_96 == V_100 ) && ! ( V_98 & V_101 ) ) ;\r\nF_62 ( ( V_96 == V_102 ) && ! ( V_98 & V_103 ) ) ;\r\nif ( ( V_98 & V_101 ) && ( V_98 & V_103 ) )\r\nF_19 ( V_50 , V_96 , 15 , 15 ) ;\r\n}\r\nenum V_95 F_63 ( void )\r\n{\r\nenum V_97 V_104 ;\r\nV_104 = F_8 ( V_99 ) ;\r\nif ( ( V_104 & V_103 ) == 0 )\r\nreturn V_100 ;\r\nif ( ( V_104 & V_101 ) == 0 )\r\nreturn V_102 ;\r\nreturn F_64 ( V_50 , 15 , 15 ) ;\r\n}\r\nstatic int F_65 ( enum V_64 V_65 )\r\n{\r\nif ( V_65 != V_7 )\r\nreturn - V_76 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_66 ( enum V_64 V_65 )\r\n{\r\nint V_3 ;\r\nswitch ( V_65 ) {\r\ncase V_68 :\r\nV_3 = 0 ;\r\nbreak;\r\ncase V_99 :\r\nV_3 = 1 ;\r\nbreak;\r\ndefault:\r\nreturn - V_76 ;\r\n}\r\nF_19 ( V_50 , V_3 , 17 , 17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_67 ( enum V_64 V_65 )\r\n{\r\nint V_3 ;\r\nswitch ( V_65 ) {\r\ncase V_7 :\r\nV_3 = 1 ;\r\nbreak;\r\ncase V_68 :\r\nV_3 = 2 ;\r\nbreak;\r\ncase V_69 :\r\nV_3 = 3 ;\r\nbreak;\r\ncase V_99 :\r\nV_3 = 0 ;\r\nbreak;\r\ndefault:\r\nreturn - V_76 ;\r\n}\r\nF_19 ( V_50 , V_3 , 17 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nint F_68 ( enum V_64 V_65 )\r\n{\r\nreturn V_4 . V_45 -> V_105 ( V_65 ) ;\r\n}\r\nstatic int F_69 ( void )\r\n{\r\nstruct V_106 * V_106 ;\r\nV_106 = F_70 ( & V_4 . V_21 -> V_16 , L_16 ) ;\r\nif ( F_71 ( V_106 ) ) {\r\nF_23 ( L_17 ) ;\r\nreturn F_72 ( V_106 ) ;\r\n}\r\nV_4 . V_43 = V_106 ;\r\nif ( V_4 . V_45 -> V_107 ) {\r\nV_106 = F_73 ( NULL , V_4 . V_45 -> V_107 ) ;\r\nif ( F_71 ( V_106 ) ) {\r\nF_23 ( L_18 , V_4 . V_45 -> V_107 ) ;\r\nreturn F_72 ( V_106 ) ;\r\n}\r\n} else {\r\nV_106 = NULL ;\r\n}\r\nV_4 . V_44 = V_106 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_74 ( void )\r\n{\r\nif ( V_4 . V_44 )\r\nF_75 ( V_4 . V_44 ) ;\r\n}\r\nstatic int F_28 ( void )\r\n{\r\nint T_2 ;\r\nF_6 ( L_19 ) ;\r\nT_2 = F_76 ( & V_4 . V_21 -> V_16 ) ;\r\nF_62 ( T_2 < 0 ) ;\r\nreturn T_2 < 0 ? T_2 : 0 ;\r\n}\r\nstatic void F_33 ( void )\r\n{\r\nint T_2 ;\r\nF_6 ( L_20 ) ;\r\nT_2 = F_77 ( & V_4 . V_21 -> V_16 ) ;\r\nF_62 ( T_2 < 0 && T_2 != - V_108 && T_2 != - V_109 ) ;\r\n}\r\nvoid F_78 ( struct V_35 * V_36 )\r\n{\r\nF_27 ( V_36 ) ;\r\nF_79 ( V_36 ) ;\r\n#ifdef F_80\r\nF_81 ( V_36 ) ;\r\n#endif\r\n}\r\nstatic int T_5 F_82 ( struct V_12 * V_21 )\r\n{\r\nconst struct V_110 * V_96 ;\r\nstruct V_110 * V_111 ;\r\nV_111 = F_83 ( & V_21 -> V_16 , sizeof( * V_111 ) , V_112 ) ;\r\nif ( ! V_111 ) {\r\nF_84 ( & V_21 -> V_16 , L_21 ) ;\r\nreturn - V_113 ;\r\n}\r\nswitch ( F_85 () ) {\r\ncase V_114 :\r\nV_96 = & V_115 ;\r\nbreak;\r\ncase V_116 :\r\ncase V_117 :\r\ncase V_118 :\r\nV_96 = & V_119 ;\r\nbreak;\r\ncase V_120 :\r\nV_96 = & V_121 ;\r\nbreak;\r\ncase V_122 :\r\ncase V_123 :\r\ncase V_124 :\r\nV_96 = & V_125 ;\r\nbreak;\r\ncase V_126 :\r\nV_96 = & V_127 ;\r\nbreak;\r\ndefault:\r\nreturn - V_128 ;\r\n}\r\nmemcpy ( V_111 , V_96 , sizeof( * V_111 ) ) ;\r\nV_4 . V_45 = V_111 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_86 ( struct V_12 * V_21 )\r\n{\r\nstruct V_129 * V_130 ;\r\nT_1 V_131 ;\r\nint T_2 ;\r\nV_4 . V_21 = V_21 ;\r\nT_2 = F_82 ( V_4 . V_21 ) ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\nV_130 = F_87 ( V_4 . V_21 , V_132 , 0 ) ;\r\nif ( ! V_130 ) {\r\nF_23 ( L_22 ) ;\r\nreturn - V_76 ;\r\n}\r\nV_4 . V_5 = F_88 ( & V_21 -> V_16 , V_130 -> V_53 ,\r\nF_89 ( V_130 ) ) ;\r\nif ( ! V_4 . V_5 ) {\r\nF_23 ( L_23 ) ;\r\nreturn - V_113 ;\r\n}\r\nT_2 = F_69 () ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\nT_2 = F_58 () ;\r\nif ( T_2 )\r\ngoto V_133;\r\nF_90 ( & V_21 -> V_16 ) ;\r\nT_2 = F_28 () ;\r\nif ( T_2 )\r\ngoto V_134;\r\nV_4 . V_88 = F_31 ( V_4 . V_43 ) ;\r\nF_19 ( V_50 , 0 , 0 , 0 ) ;\r\nF_36 ( V_42 ) ;\r\n#ifdef F_91\r\nF_19 ( V_50 , 1 , 4 , 4 ) ;\r\nF_19 ( V_50 , 1 , 3 , 3 ) ;\r\nF_19 ( V_50 , 0 , 2 , 2 ) ;\r\n#endif\r\nV_4 . V_63 [ 0 ] = V_42 ;\r\nV_4 . V_63 [ 1 ] = V_42 ;\r\nV_4 . V_58 = V_42 ;\r\nV_4 . V_70 [ 0 ] = V_42 ;\r\nV_4 . V_70 [ 1 ] = V_42 ;\r\nV_131 = F_3 ( V_47 ) ;\r\nF_92 ( V_135 L_24 ,\r\nF_93 ( V_131 , 7 , 4 ) , F_93 ( V_131 , 3 , 0 ) ) ;\r\nF_33 () ;\r\nF_94 ( L_25 , F_34 ) ;\r\nreturn 0 ;\r\nV_134:\r\nF_95 ( & V_21 -> V_16 ) ;\r\nV_133:\r\nF_74 () ;\r\nreturn T_2 ;\r\n}\r\nstatic int T_6 F_96 ( struct V_12 * V_21 )\r\n{\r\nF_95 ( & V_21 -> V_16 ) ;\r\nF_74 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_97 ( struct V_136 * V_16 )\r\n{\r\nF_5 () ;\r\nF_98 ( V_16 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_99 ( struct V_136 * V_16 )\r\n{\r\nint T_2 ;\r\nT_2 = F_98 ( V_16 , 1000000000 ) ;\r\nif ( T_2 )\r\nreturn T_2 ;\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nint T_5 F_100 ( void )\r\n{\r\nreturn F_101 ( & V_137 , F_86 ) ;\r\n}\r\nvoid F_102 ( void )\r\n{\r\nF_103 ( & V_137 ) ;\r\n}
