

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'
================================================================
* Date:           Wed Sep  6 10:24:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      784|      784|  7.840 us|  7.840 us|  784|  784|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i9_l_j9  |      782|      782|        16|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    485|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     643|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     643|    769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_22_1_1_U431  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln210_1_fu_266_p2     |         +|   0|  0|   13|          10|           1|
    |add_ln210_fu_278_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln211_fu_338_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln213_fu_332_p2       |         +|   0|  0|   15|           8|           8|
    |add_ln346_fu_424_p2       |         +|   0|  0|   14|           9|           8|
    |result_V_9_fu_517_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln1512_fu_438_p2      |         -|   0|  0|   15|           7|           8|
    |icmp_ln210_fu_260_p2      |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln211_fu_284_p2      |      icmp|   0|  0|   11|           7|           8|
    |r_V_fu_476_p2             |      lshr|   0|  0|  163|          55|          55|
    |result_V_fu_522_p3        |    select|   0|  0|    8|           1|           8|
    |select_ln210_1_fu_298_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln210_fu_290_p3    |    select|   0|  0|    7|           1|           1|
    |ush_fu_448_p3             |    select|   0|  0|    9|           1|           9|
    |val_fu_510_p3             |    select|   0|  0|    8|           1|           8|
    |r_V_53_fu_482_p2          |       shl|   0|  0|  163|          55|          55|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  485|         179|         195|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i9_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten377_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j9_load                 |   9|          2|    7|         14|
    |i9_fu_114                                |   9|          2|    4|          8|
    |indvar_flatten377_fu_118                 |   9|          2|   10|         20|
    |j9_fu_110                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln213_reg_567                  |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i9_fu_114                          |   4|   0|    4|          0|
    |indvar_flatten377_fu_118           |  10|   0|   10|          0|
    |isNeg_reg_657                      |   1|   0|    1|          0|
    |j9_fu_110                          |   7|   0|    7|          0|
    |p_Result_36_reg_652                |  23|   0|   23|          0|
    |p_Result_s_reg_647                 |   1|   0|    1|          0|
    |p_Result_s_reg_647_pp0_iter14_reg  |   1|   0|    1|          0|
    |select_ln210_1_reg_557             |   4|   0|    4|          0|
    |trunc_ln210_reg_562                |   2|   0|    2|          0|
    |ush_reg_662                        |   9|   0|    9|          0|
    |v102_V_reg_612                     |  22|   0|   22|          0|
    |v104_reg_632                       |  32|   0|   32|          0|
    |v105_reg_642                       |  32|   0|   32|          0|
    |v125_1_addr_reg_597                |   8|   0|    8|          0|
    |v125_2_addr_reg_602                |   8|   0|    8|          0|
    |v125_3_addr_reg_607                |   8|   0|    8|          0|
    |v125_addr_reg_592                  |   8|   0|    8|          0|
    |v346_load_reg_627                  |  32|   0|   32|          0|
    |val_reg_667                        |   8|   0|    8|          0|
    |select_ln210_1_reg_557             |  64|  32|    4|          0|
    |trunc_ln210_reg_562                |  64|  32|    2|          0|
    |v125_1_addr_reg_597                |  64|  32|    8|          0|
    |v125_2_addr_reg_602                |  64|  32|    8|          0|
    |v125_3_addr_reg_607                |  64|  32|    8|          0|
    |v125_addr_reg_592                  |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 643| 192|  297|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_705_p_din0       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_705_p_din1       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_705_p_dout0      |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_705_p_ce         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_713_p_din0       |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_713_p_dout0      |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|grp_fu_713_p_ce         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_scale_outp_i9_l_j9|  return value|
|v346_address0           |  out|    4|   ap_memory|                                          v346|         array|
|v346_ce0                |  out|    1|   ap_memory|                                          v346|         array|
|v346_q0                 |   in|   32|   ap_memory|                                          v346|         array|
|acc_outp2_V_address0    |  out|    8|   ap_memory|                                   acc_outp2_V|         array|
|acc_outp2_V_ce0         |  out|    1|   ap_memory|                                   acc_outp2_V|         array|
|acc_outp2_V_q0          |   in|   22|   ap_memory|                                   acc_outp2_V|         array|
|acc_outp2_V_1_address0  |  out|    8|   ap_memory|                                 acc_outp2_V_1|         array|
|acc_outp2_V_1_ce0       |  out|    1|   ap_memory|                                 acc_outp2_V_1|         array|
|acc_outp2_V_1_q0        |   in|   22|   ap_memory|                                 acc_outp2_V_1|         array|
|acc_outp2_V_2_address0  |  out|    8|   ap_memory|                                 acc_outp2_V_2|         array|
|acc_outp2_V_2_ce0       |  out|    1|   ap_memory|                                 acc_outp2_V_2|         array|
|acc_outp2_V_2_q0        |   in|   22|   ap_memory|                                 acc_outp2_V_2|         array|
|acc_outp2_V_3_address0  |  out|    8|   ap_memory|                                 acc_outp2_V_3|         array|
|acc_outp2_V_3_ce0       |  out|    1|   ap_memory|                                 acc_outp2_V_3|         array|
|acc_outp2_V_3_q0        |   in|   22|   ap_memory|                                 acc_outp2_V_3|         array|
|v125_address0           |  out|    8|   ap_memory|                                          v125|         array|
|v125_ce0                |  out|    1|   ap_memory|                                          v125|         array|
|v125_we0                |  out|    1|   ap_memory|                                          v125|         array|
|v125_d0                 |  out|    8|   ap_memory|                                          v125|         array|
|v125_1_address0         |  out|    8|   ap_memory|                                        v125_1|         array|
|v125_1_ce0              |  out|    1|   ap_memory|                                        v125_1|         array|
|v125_1_we0              |  out|    1|   ap_memory|                                        v125_1|         array|
|v125_1_d0               |  out|    8|   ap_memory|                                        v125_1|         array|
|v125_2_address0         |  out|    8|   ap_memory|                                        v125_2|         array|
|v125_2_ce0              |  out|    1|   ap_memory|                                        v125_2|         array|
|v125_2_we0              |  out|    1|   ap_memory|                                        v125_2|         array|
|v125_2_d0               |  out|    8|   ap_memory|                                        v125_2|         array|
|v125_3_address0         |  out|    8|   ap_memory|                                        v125_3|         array|
|v125_3_ce0              |  out|    1|   ap_memory|                                        v125_3|         array|
|v125_3_we0              |  out|    1|   ap_memory|                                        v125_3|         array|
|v125_3_d0               |  out|    8|   ap_memory|                                        v125_3|         array|
+------------------------+-----+-----+------------+----------------------------------------------+--------------+

