/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[3] & _00_);
  assign celloutsig_1_8z = ~(celloutsig_1_4z[6] & celloutsig_1_5z[3]);
  assign celloutsig_1_1z = in_data[142] ^ in_data[114];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_9z[1] ^ celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_6z ^ celloutsig_1_16z;
  assign celloutsig_0_7z = celloutsig_0_6z ^ celloutsig_0_0z[7];
  reg [17:0] _10_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _10_ <= 18'h00000;
    else _10_ <= in_data[71:54];
  assign { _02_[17:12], celloutsig_0_9z, _02_[10:9], _00_, _02_[7:4], _01_, _02_[2:0] } = _10_;
  assign celloutsig_0_0z = in_data[80:68] & in_data[71:59];
  assign celloutsig_0_35z = { celloutsig_0_26z[3:1], 1'h0 } === { celloutsig_0_23z[1], 1'h0, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_56z = celloutsig_0_36z[6:0] === celloutsig_0_22z[8:2];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:0], celloutsig_1_5z } === in_data[118:109];
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_5z, celloutsig_1_2z } || { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = _02_[0] ? { _02_[14:12], celloutsig_0_9z, _02_[10:9], _00_, _02_[7:4], _01_, _02_[2:1] } : { celloutsig_0_2z[15:3], celloutsig_0_3z };
  assign celloutsig_0_17z = in_data[48:36] !== { celloutsig_0_2z[14:3], celloutsig_0_6z };
  assign celloutsig_0_36z = ~ { celloutsig_0_4z[10:2], celloutsig_0_3z };
  assign celloutsig_0_4z = ~ { _02_[14:12], celloutsig_0_9z, _02_[10:9], _00_, _02_[7:5], celloutsig_0_3z };
  assign celloutsig_0_6z = & { celloutsig_0_4z, celloutsig_0_0z[4:0] };
  assign celloutsig_0_20z = & { celloutsig_0_17z, in_data[33:23] };
  assign celloutsig_1_9z = in_data[153:138] << { in_data[122], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_3z[2:0] << { celloutsig_1_3z[1:0], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z[9:5], celloutsig_0_7z } << celloutsig_0_2z[10:5];
  assign celloutsig_1_3z = { in_data[97], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } <<< { in_data[132:131], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[189:186] <<< celloutsig_1_3z;
  assign celloutsig_0_23z = { celloutsig_0_9z, 1'h0, celloutsig_0_20z } <<< { celloutsig_0_12z[3:2], celloutsig_0_17z };
  assign celloutsig_0_2z = in_data[51:31] <<< { celloutsig_0_0z[9:2], celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[86:73], celloutsig_0_17z } ^ { _02_[17:12], celloutsig_0_9z, _02_[10:9], _00_, _02_[7:4], _01_ };
  assign celloutsig_0_55z = ~((celloutsig_0_10z[0] & celloutsig_0_9z) | celloutsig_0_35z);
  assign celloutsig_1_0z = ~((in_data[144] & in_data[175]) | in_data[143]);
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 8'h00;
    else if (!clkin_data[128]) celloutsig_1_4z = { celloutsig_1_3z[3:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 5'h00;
    else if (!clkin_data[96]) celloutsig_0_14z = { celloutsig_0_4z[5], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z };
  assign { celloutsig_0_10z[0], celloutsig_0_10z[2], celloutsig_0_10z[5:3] } = ~ { celloutsig_0_7z, celloutsig_0_6z, in_data[10:8] };
  assign { out_data[98:96], out_data[102:101], out_data[104:103] } = ~ { celloutsig_1_12z, celloutsig_1_5z };
  assign { celloutsig_0_22z[12:8], celloutsig_0_22z[5:2], celloutsig_0_22z[0], celloutsig_0_22z[7:6] } = { celloutsig_0_14z, celloutsig_0_12z[5:2], celloutsig_0_12z[0], celloutsig_0_6z, celloutsig_0_3z } ^ { celloutsig_0_5z[11:7], celloutsig_0_5z[4:1], celloutsig_0_20z, celloutsig_0_5z[6:5] };
  assign celloutsig_0_26z[3:1] = celloutsig_0_0z[12:10] & { celloutsig_0_19z[4], celloutsig_0_17z, celloutsig_0_7z };
  assign { _02_[11], _02_[8], _02_[3] } = { celloutsig_0_9z, _00_, _01_ };
  assign celloutsig_0_10z[1] = celloutsig_0_10z[2];
  assign celloutsig_0_22z[1] = celloutsig_0_12z[1];
  assign celloutsig_0_26z[0] = 1'h0;
  assign { out_data[128], out_data[100:99], out_data[32], out_data[0] } = { celloutsig_1_18z, out_data[104:103], celloutsig_0_55z, celloutsig_0_56z };
endmodule
