[INF:CM0023] Creating log file ../../build/regression/DefaultTag/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<129> s<128> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<126> c<2> s<87> l<1:1> el<1:14>
n<> u<7> t<Struct_keyword> p<8> l<2:12> el<2:18>
n<> u<8> t<Struct_union> p<78> c<7> s<9> l<2:12> el<2:18>
n<> u<9> t<Packed_keyword> p<78> s<26> l<2:19> el<2:25>
n<> u<10> t<IntVec_TypeLogic> p<21> s<20> l<3:7> el<3:12>
n<1> u<11> t<IntConst> p<12> l<3:14> el<3:15>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:14> el<3:15>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:14> el<3:15>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<3:14> el<3:15>
n<0> u<15> t<IntConst> p<16> l<3:16> el<3:17>
n<> u<16> t<Primary_literal> p<17> c<15> l<3:16> el<3:17>
n<> u<17> t<Constant_primary> p<18> c<16> l<3:16> el<3:17>
n<> u<18> t<Constant_expression> p<19> c<17> l<3:16> el<3:17>
n<> u<19> t<Constant_range> p<20> c<14> l<3:14> el<3:17>
n<> u<20> t<Packed_dimension> p<21> c<19> l<3:13> el<3:18>
n<> u<21> t<Data_type> p<22> c<10> l<3:7> el<3:18>
n<> u<22> t<Data_type_or_void> p<26> c<21> s<25> l<3:7> el<3:18>
n<a> u<23> t<StringConst> p<24> l<3:19> el<3:20>
n<> u<24> t<Variable_decl_assignment> p<25> c<23> l<3:19> el<3:20>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<3:19> el<3:20>
n<> u<26> t<Struct_union_member> p<78> c<22> s<43> l<3:7> el<3:21>
n<> u<27> t<IntVec_TypeLogic> p<38> s<37> l<4:7> el<4:12>
n<2> u<28> t<IntConst> p<29> l<4:14> el<4:15>
n<> u<29> t<Primary_literal> p<30> c<28> l<4:14> el<4:15>
n<> u<30> t<Constant_primary> p<31> c<29> l<4:14> el<4:15>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<4:14> el<4:15>
n<0> u<32> t<IntConst> p<33> l<4:16> el<4:17>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:16> el<4:17>
n<> u<34> t<Constant_primary> p<35> c<33> l<4:16> el<4:17>
n<> u<35> t<Constant_expression> p<36> c<34> l<4:16> el<4:17>
n<> u<36> t<Constant_range> p<37> c<31> l<4:14> el<4:17>
n<> u<37> t<Packed_dimension> p<38> c<36> l<4:13> el<4:18>
n<> u<38> t<Data_type> p<39> c<27> l<4:7> el<4:18>
n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<4:7> el<4:18>
n<b> u<40> t<StringConst> p<41> l<4:19> el<4:20>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<4:19> el<4:20>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<4:19> el<4:20>
n<> u<43> t<Struct_union_member> p<78> c<39> s<60> l<4:7> el<4:21>
n<> u<44> t<IntVec_TypeLogic> p<55> s<54> l<5:7> el<5:12>
n<2> u<45> t<IntConst> p<46> l<5:14> el<5:15>
n<> u<46> t<Primary_literal> p<47> c<45> l<5:14> el<5:15>
n<> u<47> t<Constant_primary> p<48> c<46> l<5:14> el<5:15>
n<> u<48> t<Constant_expression> p<53> c<47> s<52> l<5:14> el<5:15>
n<0> u<49> t<IntConst> p<50> l<5:16> el<5:17>
n<> u<50> t<Primary_literal> p<51> c<49> l<5:16> el<5:17>
n<> u<51> t<Constant_primary> p<52> c<50> l<5:16> el<5:17>
n<> u<52> t<Constant_expression> p<53> c<51> l<5:16> el<5:17>
n<> u<53> t<Constant_range> p<54> c<48> l<5:14> el<5:17>
n<> u<54> t<Packed_dimension> p<55> c<53> l<5:13> el<5:18>
n<> u<55> t<Data_type> p<56> c<44> l<5:7> el<5:18>
n<> u<56> t<Data_type_or_void> p<60> c<55> s<59> l<5:7> el<5:18>
n<c> u<57> t<StringConst> p<58> l<5:19> el<5:20>
n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<5:19> el<5:20>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<5:19> el<5:20>
n<> u<60> t<Struct_union_member> p<78> c<56> s<77> l<5:7> el<5:21>
n<> u<61> t<IntVec_TypeLogic> p<72> s<71> l<6:7> el<6:12>
n<2> u<62> t<IntConst> p<63> l<6:14> el<6:15>
n<> u<63> t<Primary_literal> p<64> c<62> l<6:14> el<6:15>
n<> u<64> t<Constant_primary> p<65> c<63> l<6:14> el<6:15>
n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<6:14> el<6:15>
n<0> u<66> t<IntConst> p<67> l<6:16> el<6:17>
n<> u<67> t<Primary_literal> p<68> c<66> l<6:16> el<6:17>
n<> u<68> t<Constant_primary> p<69> c<67> l<6:16> el<6:17>
n<> u<69> t<Constant_expression> p<70> c<68> l<6:16> el<6:17>
n<> u<70> t<Constant_range> p<71> c<65> l<6:14> el<6:17>
n<> u<71> t<Packed_dimension> p<72> c<70> l<6:13> el<6:18>
n<> u<72> t<Data_type> p<73> c<61> l<6:7> el<6:18>
n<> u<73> t<Data_type_or_void> p<77> c<72> s<76> l<6:7> el<6:18>
n<d> u<74> t<StringConst> p<75> l<6:19> el<6:20>
n<> u<75> t<Variable_decl_assignment> p<76> c<74> l<6:19> el<6:20>
n<> u<76> t<List_of_variable_decl_assignments> p<77> c<75> l<6:19> el<6:20>
n<> u<77> t<Struct_union_member> p<78> c<73> l<6:7> el<6:21>
n<> u<78> t<Data_type> p<80> c<8> s<79> l<2:12> el<7:5>
n<struct_1> u<79> t<StringConst> p<80> l<7:6> el<7:14>
n<> u<80> t<Type_declaration> p<81> c<78> l<2:4> el<7:15>
n<> u<81> t<Data_declaration> p<82> c<80> l<2:4> el<7:15>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<2:4> el<7:15>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<2:4> el<7:15>
n<> u<84> t<Module_common_item> p<85> c<83> l<2:4> el<7:15>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<2:4> el<7:15>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<2:4> el<7:15>
n<> u<87> t<Module_item> p<126> c<86> s<125> l<2:4> el<7:15>
n<struct_1> u<88> t<StringConst> p<89> l<8:14> el<8:22>
n<> u<89> t<Data_type> p<90> c<88> l<8:14> el<8:22>
n<> u<90> t<Data_type_or_implicit> p<119> c<89> s<118> l<8:14> el<8:22>
n<X> u<91> t<StringConst> p<117> s<116> l<8:23> el<8:24>
n<b> u<92> t<StringConst> p<93> l<8:29> el<8:30>
n<> u<93> t<Structure_pattern_key> p<110> c<92> s<97> l<8:29> el<8:30>
n<10> u<94> t<IntConst> p<95> l<8:32> el<8:34>
n<> u<95> t<Primary_literal> p<96> c<94> l<8:32> el<8:34>
n<> u<96> t<Primary> p<97> c<95> l<8:32> el<8:34>
n<> u<97> t<Expression> p<110> c<96> s<99> l<8:32> el<8:34>
n<d> u<98> t<StringConst> p<99> l<8:36> el<8:37>
n<> u<99> t<Structure_pattern_key> p<110> c<98> s<103> l<8:36> el<8:37>
n<20> u<100> t<IntConst> p<101> l<8:39> el<8:41>
n<> u<101> t<Primary_literal> p<102> c<100> l<8:39> el<8:41>
n<> u<102> t<Primary> p<103> c<101> l<8:39> el<8:41>
n<> u<103> t<Expression> p<110> c<102> s<105> l<8:39> el<8:41>
n<> u<104> t<Assignment_pattern_key> p<105> l<8:43> el<8:50>
n<> u<105> t<Structure_pattern_key> p<110> c<104> s<109> l<8:43> el<8:50>
n<15> u<106> t<IntConst> p<107> l<8:52> el<8:54>
n<> u<107> t<Primary_literal> p<108> c<106> l<8:52> el<8:54>
n<> u<108> t<Primary> p<109> c<107> l<8:52> el<8:54>
n<> u<109> t<Expression> p<110> c<108> l<8:52> el<8:54>
n<> u<110> t<Assignment_pattern> p<111> c<93> l<8:27> el<8:55>
n<> u<111> t<Assignment_pattern_expression> p<112> c<110> l<8:27> el<8:55>
n<> u<112> t<Constant_assignment_pattern_expression> p<113> c<111> l<8:27> el<8:55>
n<> u<113> t<Constant_primary> p<114> c<112> l<8:27> el<8:55>
n<> u<114> t<Constant_expression> p<115> c<113> l<8:27> el<8:55>
n<> u<115> t<Constant_mintypmax_expression> p<116> c<114> l<8:27> el<8:55>
n<> u<116> t<Constant_param_expression> p<117> c<115> l<8:27> el<8:55>
n<> u<117> t<Param_assignment> p<118> c<91> l<8:23> el<8:55>
n<> u<118> t<List_of_param_assignments> p<119> c<117> l<8:23> el<8:55>
n<> u<119> t<Parameter_declaration> p<120> c<90> l<8:4> el<8:55>
n<> u<120> t<Package_or_generate_item_declaration> p<121> c<119> l<8:4> el<8:56>
n<> u<121> t<Module_or_generate_item_declaration> p<122> c<120> l<8:4> el<8:56>
n<> u<122> t<Module_common_item> p<123> c<121> l<8:4> el<8:56>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<8:4> el<8:56>
n<> u<124> t<Non_port_module_item> p<125> c<123> l<8:4> el<8:56>
n<> u<125> t<Module_item> p<126> c<124> l<8:4> el<8:56>
n<> u<126> t<Module_declaration> p<127> c<6> l<1:1> el<9:10>
n<> u<127> t<Description> p<128> c<126> l<1:1> el<9:10>
n<> u<128> t<Source_text> p<129> c<127> l<1:1> el<9:10>
n<> u<129> t<Top_level_rule> c<1> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DefaultTag/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DefaultTag/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DefaultTag/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:109
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), id:21, line:8:23, endln:8:24, parent:work@top, parID:110
    |vpiTypespec:
    \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
      |vpiName:struct_1
      |vpiInstance:
      \_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
      |vpiParent:
      \_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), id:5, line:3:19, endln:3:20, parent:struct_1, parID:0
        |vpiParent:
        \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , id:4, line:3:7, endln:3:12
          |vpiRange:
          \_range: , id:1, line:3:14, endln:3:17, parent:struct_1, parID:0
            |vpiParent:
            \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
            |vpiLeftRange:
            \_constant: , id:2, line:3:14, endln:3:15, parID:1
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , id:1, line:3:14, endln:3:17, parent:struct_1, parID:0
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:3, line:3:16, endln:3:17, parID:1
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:1, line:3:14, endln:3:17, parent:struct_1, parID:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), id:10, line:4:19, endln:4:20, parent:struct_1, parID:0
        |vpiParent:
        \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , id:9, line:4:7, endln:4:12
          |vpiRange:
          \_range: , id:6, line:4:14, endln:4:17, parent:struct_1, parID:0
            |vpiParent:
            \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
            |vpiLeftRange:
            \_constant: , id:7, line:4:14, endln:4:15, parID:6
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:6, line:4:14, endln:4:17, parent:struct_1, parID:0
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:8, line:4:16, endln:4:17, parID:6
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:6, line:4:14, endln:4:17, parent:struct_1, parID:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (c), id:15, line:5:19, endln:5:20, parent:struct_1, parID:0
        |vpiParent:
        \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
        |vpiName:c
        |vpiTypespec:
        \_logic_typespec: , id:14, line:5:7, endln:5:12
          |vpiRange:
          \_range: , id:11, line:5:14, endln:5:17, parent:struct_1, parID:0
            |vpiParent:
            \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
            |vpiLeftRange:
            \_constant: , id:12, line:5:14, endln:5:15, parID:11
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:11, line:5:14, endln:5:17, parent:struct_1, parID:0
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:13, line:5:16, endln:5:17, parID:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:11, line:5:14, endln:5:17, parent:struct_1, parID:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (d), id:20, line:6:19, endln:6:20, parent:struct_1, parID:0
        |vpiParent:
        \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
        |vpiName:d
        |vpiTypespec:
        \_logic_typespec: , id:19, line:6:7, endln:6:12
          |vpiRange:
          \_range: , id:16, line:6:14, endln:6:17, parent:struct_1, parID:0
            |vpiParent:
            \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
            |vpiLeftRange:
            \_constant: , id:17, line:6:14, endln:6:15, parID:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:16, line:6:14, endln:6:17, parent:struct_1, parID:0
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:18, line:6:16, endln:6:17, parID:16
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:16, line:6:14, endln:6:17, parent:struct_1, parID:0
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:6
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:6
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , id:22, line:8:23, endln:8:55, parent:work@top, parID:110
    |vpiParent:
    \_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
    |vpiRhs:
    \_operation: , id:23, line:8:27, endln:8:55
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , id:25, line:8:32, endln:8:34
        |vpiPattern:
        \_constant: , id:24, line:8:32, endln:8:34
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (b), id:26, line:8:29, endln:8:30
          |vpiName:b
      |vpiOperand:
      \_tagged_pattern: , id:28, line:8:39, endln:8:41
        |vpiPattern:
        \_constant: , id:27, line:8:39, endln:8:41
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (d), id:29, line:8:36, endln:8:37
          |vpiName:d
      |vpiOperand:
      \_tagged_pattern: , id:31, line:8:52, endln:8:54
        |vpiPattern:
        \_constant: , id:30, line:8:52, endln:8:54
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), id:32, line:8:43, endln:8:50
          |vpiName:default
    |vpiLhs:
    \_parameter: (work@top.X), id:21, line:8:23, endln:8:24, parent:work@top, parID:110
  |vpiTypedef:
  \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top), id:109
|uhdmtopModules:
\_module: work@top (work@top), id:111 dut.sv:1:1: , endln:9:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), id:112, line:8:23, endln:8:24, parent:work@top, parID:111
    |vpiTypespec:
    \_struct_typespec: (struct_1), id:113, line:2:12, endln:2:18, parent:work@top.X, parID:112
      |vpiName:struct_1
      |vpiInstance:
      \_module: work@top (work@top), id:110 dut.sv:1:1: , endln:9:10, parent:work@top, parID:109
      |vpiParent:
      \_parameter: (work@top.X), id:112, line:8:23, endln:8:24, parent:work@top, parID:111
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), id:114, line:3:19, endln:3:20, parent:struct_1, parID:113
        |vpiParent:
        \_struct_typespec: (struct_1), id:113, line:2:12, endln:2:18, parent:work@top.X, parID:112
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , id:115, line:3:7, endln:3:12, parent:a, parID:114
          |vpiParent:
          \_typespec_member: (a), id:114, line:3:19, endln:3:20, parent:struct_1, parID:113
          |vpiRange:
          \_range: , id:116, line:3:14, endln:3:17, parID:115
            |vpiParent:
            \_logic_typespec: , id:115, line:3:7, endln:3:12, parent:a, parID:114
            |vpiLeftRange:
            \_constant: , id:117, line:3:14, endln:3:15, parID:116
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , id:116, line:3:14, endln:3:17, parID:115
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:118, line:3:16, endln:3:17, parID:116
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:116, line:3:14, endln:3:17, parID:115
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (b), id:119, line:4:19, endln:4:20, parent:struct_1, parID:113
        |vpiParent:
        \_struct_typespec: (struct_1), id:113, line:2:12, endln:2:18, parent:work@top.X, parID:112
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , id:120, line:4:7, endln:4:12, parent:b, parID:119
          |vpiParent:
          \_typespec_member: (b), id:119, line:4:19, endln:4:20, parent:struct_1, parID:113
          |vpiRange:
          \_range: , id:121, line:4:14, endln:4:17, parID:120
            |vpiParent:
            \_logic_typespec: , id:120, line:4:7, endln:4:12, parent:b, parID:119
            |vpiLeftRange:
            \_constant: , id:122, line:4:14, endln:4:15, parID:121
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:121, line:4:14, endln:4:17, parID:120
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:123, line:4:16, endln:4:17, parID:121
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:121, line:4:14, endln:4:17, parID:120
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:4
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:4
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (c), id:124, line:5:19, endln:5:20, parent:struct_1, parID:113
        |vpiParent:
        \_struct_typespec: (struct_1), id:113, line:2:12, endln:2:18, parent:work@top.X, parID:112
        |vpiName:c
        |vpiTypespec:
        \_logic_typespec: , id:125, line:5:7, endln:5:12, parent:c, parID:124
          |vpiParent:
          \_typespec_member: (c), id:124, line:5:19, endln:5:20, parent:struct_1, parID:113
          |vpiRange:
          \_range: , id:126, line:5:14, endln:5:17, parID:125
            |vpiParent:
            \_logic_typespec: , id:125, line:5:7, endln:5:12, parent:c, parID:124
            |vpiLeftRange:
            \_constant: , id:127, line:5:14, endln:5:15, parID:126
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:126, line:5:14, endln:5:17, parID:125
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:128, line:5:16, endln:5:17, parID:126
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:126, line:5:14, endln:5:17, parID:125
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:18
      |vpiTypespecMember:
      \_typespec_member: (d), id:129, line:6:19, endln:6:20, parent:struct_1, parID:113
        |vpiParent:
        \_struct_typespec: (struct_1), id:113, line:2:12, endln:2:18, parent:work@top.X, parID:112
        |vpiName:d
        |vpiTypespec:
        \_logic_typespec: , id:130, line:6:7, endln:6:12, parent:d, parID:129
          |vpiParent:
          \_typespec_member: (d), id:129, line:6:19, endln:6:20, parent:struct_1, parID:113
          |vpiRange:
          \_range: , id:131, line:6:14, endln:6:17, parID:130
            |vpiParent:
            \_logic_typespec: , id:130, line:6:7, endln:6:12, parent:d, parID:129
            |vpiLeftRange:
            \_constant: , id:132, line:6:14, endln:6:15, parID:131
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:131, line:6:14, endln:6:17, parID:130
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:133, line:6:16, endln:6:17, parID:131
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:131, line:6:14, endln:6:17, parID:130
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:6
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:6
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top), id:111 dut.sv:1:1: , endln:9:10
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , id:44, line:8:23, endln:8:55, parent:work@top, parID:111
    |vpiParent:
    \_module: work@top (work@top), id:111 dut.sv:1:1: , endln:9:10
    |vpiRhs:
    \_operation: , id:77, line:8:27, endln:8:55, parID:44
      |vpiTypespec:
      \_struct_typespec: (struct_1), id:78, line:2:12, endln:2:18, parID:77
        |vpiName:struct_1
        |vpiParent:
        \_operation: , id:77, line:8:27, endln:8:55, parID:44
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), id:79, line:3:19, endln:3:20, parent:struct_1, parID:78
          |vpiParent:
          \_struct_typespec: (struct_1), id:78, line:2:12, endln:2:18, parID:77
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , id:80, line:3:7, endln:3:12, parent:a, parID:79
            |vpiParent:
            \_typespec_member: (a), id:79, line:3:19, endln:3:20, parent:struct_1, parID:78
            |vpiRange:
            \_range: , id:81, line:3:14, endln:3:17, parID:80
              |vpiParent:
              \_logic_typespec: , id:80, line:3:7, endln:3:12, parent:a, parID:79
              |vpiLeftRange:
              \_constant: , id:82, line:3:14, endln:3:15, parID:81
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , id:81, line:3:14, endln:3:17, parID:80
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:83, line:3:16, endln:3:17, parID:81
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:81, line:3:14, endln:3:17, parID:80
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:3
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:3
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (b), id:84, line:4:19, endln:4:20, parent:struct_1, parID:78
          |vpiParent:
          \_struct_typespec: (struct_1), id:78, line:2:12, endln:2:18, parID:77
          |vpiName:b
          |vpiTypespec:
          \_logic_typespec: , id:85, line:4:7, endln:4:12, parent:b, parID:84
            |vpiParent:
            \_typespec_member: (b), id:84, line:4:19, endln:4:20, parent:struct_1, parID:78
            |vpiRange:
            \_range: , id:86, line:4:14, endln:4:17, parID:85
              |vpiParent:
              \_logic_typespec: , id:85, line:4:7, endln:4:12, parent:b, parID:84
              |vpiLeftRange:
              \_constant: , id:87, line:4:14, endln:4:15, parID:86
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , id:86, line:4:14, endln:4:17, parID:85
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:88, line:4:16, endln:4:17, parID:86
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:86, line:4:14, endln:4:17, parID:85
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:4
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:4
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (c), id:89, line:5:19, endln:5:20, parent:struct_1, parID:78
          |vpiParent:
          \_struct_typespec: (struct_1), id:78, line:2:12, endln:2:18, parID:77
          |vpiName:c
          |vpiTypespec:
          \_logic_typespec: , id:90, line:5:7, endln:5:12, parent:c, parID:89
            |vpiParent:
            \_typespec_member: (c), id:89, line:5:19, endln:5:20, parent:struct_1, parID:78
            |vpiRange:
            \_range: , id:91, line:5:14, endln:5:17, parID:90
              |vpiParent:
              \_logic_typespec: , id:90, line:5:7, endln:5:12, parent:c, parID:89
              |vpiLeftRange:
              \_constant: , id:92, line:5:14, endln:5:15, parID:91
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , id:91, line:5:14, endln:5:17, parID:90
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:93, line:5:16, endln:5:17, parID:91
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:91, line:5:14, endln:5:17, parID:90
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:5
          |vpiRefEndColumnNo:18
        |vpiTypespecMember:
        \_typespec_member: (d), id:94, line:6:19, endln:6:20, parent:struct_1, parID:78
          |vpiParent:
          \_struct_typespec: (struct_1), id:78, line:2:12, endln:2:18, parID:77
          |vpiName:d
          |vpiTypespec:
          \_logic_typespec: , id:95, line:6:7, endln:6:12, parent:d, parID:94
            |vpiParent:
            \_typespec_member: (d), id:94, line:6:19, endln:6:20, parent:struct_1, parID:78
            |vpiRange:
            \_range: , id:96, line:6:14, endln:6:17, parID:95
              |vpiParent:
              \_logic_typespec: , id:95, line:6:7, endln:6:12, parent:d, parID:94
              |vpiLeftRange:
              \_constant: , id:97, line:6:14, endln:6:15, parID:96
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , id:96, line:6:14, endln:6:17, parID:95
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:98, line:6:16, endln:6:17, parID:96
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:96, line:6:14, endln:6:17, parID:95
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:6
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:6
          |vpiRefEndColumnNo:18
      |vpiParent:
      \_param_assign: , id:44, line:8:23, endln:8:55, parent:work@top, parID:111
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_constant: , id:107, line:8:52, endln:8:54, parID:105
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiParent:
        \_tagged_pattern: , id:105, line:8:52, endln:8:54, parID:77
        |vpiConstType:9
      |vpiOperand:
      \_constant: , id:101, line:8:32, endln:8:34, parID:99
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiParent:
        \_tagged_pattern: , id:99, line:8:32, endln:8:34, parID:77
        |vpiConstType:9
      |vpiOperand:
      \_constant: , id:107, line:8:52, endln:8:54, parID:105
      |vpiOperand:
      \_constant: , id:104, line:8:39, endln:8:41, parID:102
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiParent:
        \_tagged_pattern: , id:102, line:8:39, endln:8:41, parID:77
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), id:112, line:8:23, endln:8:24, parent:work@top, parID:111
  |vpiTypedef:
  \_struct_typespec: (struct_1), id:0, line:2:12, endln:2:18, parent:work@top, parID:110
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefaultTag/dut.sv | ${SURELOG_DIR}/build/regression/DefaultTag/roundtrip/dut_000.sv | 0 | 9 | 

