Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 21:03:10 2024
| Host         : Crawler-E30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file register_file_timing_wrapper_timing_summary_routed.rpt -pb register_file_timing_wrapper_timing_summary_routed.pb -rpx register_file_timing_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : register_file_timing_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (48)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.582        0.000                      0                   94        0.156        0.000                      0                   94        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.582        0.000                      0                   94        0.156        0.000                      0                   94        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 r_addr_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.456ns (26.651%)  route 1.255ns (73.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.624ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.862     5.624    clk
    SLICE_X106Y62        FDRE                                         r  r_addr_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62        FDRE (Prop_fdre_C_Q)         0.456     6.080 r  r_addr_c_reg[2]/Q
                         net (fo=2, routed)           1.255     7.335    rf/s_register_data_vec_reg_1_0[2]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.918    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 r_addr_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.456ns (30.494%)  route 1.039ns (69.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.859     5.621    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.456     6.077 r  r_addr_c_reg[3]/Q
                         net (fo=2, routed)           1.039     7.117    rf/s_register_data_vec_reg_1_0[3]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.918    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 r_addr_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.456ns (30.561%)  route 1.036ns (69.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.859     5.621    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.456     6.077 r  r_addr_c_reg[0]/Q
                         net (fo=2, routed)           1.036     7.113    rf/s_register_data_vec_reg_1_0[0]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.918    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 r_addr_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.456ns (30.597%)  route 1.034ns (69.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.859     5.621    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.456     6.077 r  r_addr_c_reg[1]/Q
                         net (fo=2, routed)           1.034     7.112    rf/s_register_data_vec_reg_1_0[1]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.918    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 r_addr_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.598%)  route 0.943ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.859     5.621    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.456     6.077 r  r_addr_c_reg[4]/Q
                         net (fo=2, routed)           0.943     7.020    rf/s_register_data_vec_reg_1_0[4]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.918    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 r_data_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.419ns (26.990%)  route 1.133ns (73.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.848     5.610    clk
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     6.029 r  r_data_c_reg[1]/Q
                         net (fo=2, routed)           1.133     7.163    rf/s_register_data_vec_reg_1_1[1]
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.647    15.130    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKBWRCLK
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.416    15.073    rf/s_register_data_vec_reg_2
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 r_data_c_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.419ns (27.185%)  route 1.122ns (72.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.848     5.610    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.419     6.029 r  r_data_c_reg[29]/Q
                         net (fo=2, routed)           1.122     7.152    rf/s_register_data_vec_reg_1_1[29]
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.647    15.130    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKBWRCLK
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.414    15.075    rf/s_register_data_vec_reg_2
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 r_data_c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.419ns (27.537%)  route 1.103ns (72.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.848     5.610    clk
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.419     6.029 r  r_data_c_reg[25]/Q
                         net (fo=2, routed)           1.103     7.132    rf/s_register_data_vec_reg_1_1[25]
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.647    15.130    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKBWRCLK
                         clock pessimism              0.394    15.524    
                         clock uncertainty           -0.035    15.489    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.413    15.076    rf/s_register_data_vec_reg_2
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 r_w_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.456ns (33.157%)  route 0.919ns (66.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.857     5.619    clk
    SLICE_X106Y67        FDRE                                         r  r_w_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDRE (Prop_fdre_C_Q)         0.456     6.075 r  r_w_en_reg/Q
                         net (fo=10, routed)          0.919     6.995    rf/w_en
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.642    15.125    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.952    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 r_addr_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.456ns (34.148%)  route 0.879ns (65.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.857     5.619    clk
    SLICE_X106Y67        FDRE                                         r  r_addr_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDRE (Prop_fdre_C_Q)         0.456     6.075 r  r_addr_a_reg[2]/Q
                         net (fo=1, routed)           0.879     6.955    rf/Q[2]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.639    15.122    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    RAMB18_X5Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.915    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  7.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 r_data_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.039%)  route 0.220ns (60.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.627     1.574    clk
    SLICE_X107Y71        FDRE                                         r  r_data_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  r_data_c_reg[6]/Q
                         net (fo=2, routed)           0.220     1.935    rf/s_register_data_vec_reg_1_1[6]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 r_data_c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.627     1.574    clk
    SLICE_X106Y71        FDRE                                         r  r_data_c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  r_data_c_reg[21]/Q
                         net (fo=2, routed)           0.268     1.983    rf/s_register_data_vec_reg_1_1[21]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 r_data_c_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.628     1.575    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  r_data_c_reg[17]/Q
                         net (fo=2, routed)           0.267     1.983    rf/s_register_data_vec_reg_1_1[17]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 r_data_c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.628     1.575    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  r_data_c_reg[18]/Q
                         net (fo=2, routed)           0.267     1.983    rf/s_register_data_vec_reg_1_1[18]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 r_data_c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.628     1.575    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  r_data_c_reg[19]/Q
                         net (fo=2, routed)           0.267     1.983    rf/s_register_data_vec_reg_1_1[19]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 r_data_c_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.918%)  route 0.228ns (64.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.628     1.575    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.128     1.703 r  r_data_c_reg[27]/Q
                         net (fo=2, routed)           0.228     1.931    rf/s_register_data_vec_reg_1_1[27]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.102     1.726    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 r_data_c_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.324%)  route 0.270ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.628     1.575    clk
    SLICE_X106Y70        FDRE                                         r  r_data_c_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  r_data_c_reg[26]/Q
                         net (fo=2, routed)           0.270     1.986    rf/s_register_data_vec_reg_1_1[26]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 r_data_c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.852%)  route 0.276ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.625     1.572    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  r_data_c_reg[11]/Q
                         net (fo=2, routed)           0.276     1.988    rf/s_register_data_vec_reg_1_1[11]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 r_addr_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.070%)  route 0.299ns (67.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.633     1.580    clk
    SLICE_X107Y65        FDRE                                         r  r_addr_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  r_addr_b_reg[4]/Q
                         net (fo=1, routed)           0.299     2.020    rf/s_register_data_vec_reg_2_0[4]
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.914     2.109    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
                         clock pessimism             -0.481     1.627    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.810    rf/s_register_data_vec_reg_2
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 r_data_c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/s_register_data_vec_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.699%)  route 0.277ns (66.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.625     1.572    clk
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  r_data_c_reg[12]/Q
                         net (fo=2, routed)           0.277     1.990    rf/s_register_data_vec_reg_1_1[12]
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.911     2.106    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKBWRCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.779    rf/s_register_data_vec_reg_1
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y28   rf/s_register_data_vec_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y28   rf/s_register_data_vec_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y26   rf/s_register_data_vec_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y26   rf/s_register_data_vec_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  BUFG_ins/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y67  r_addr_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y70  r_addr_a_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y67  r_addr_a_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y67  r_addr_a_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y70  r_addr_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y70  r_addr_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y70  r_addr_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y70  r_addr_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y70  r_addr_a_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y70  r_addr_a_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y70  r_addr_a_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y67  r_addr_a_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y70  r_addr_a_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y70  r_addr_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 5.083ns (53.463%)  route 4.425ns (46.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[2]
                         net (fo=1, routed)           4.425    12.461    data_b_OBUF[2]
    AB14                 OBUF (Prop_obuf_I_O)         2.629    15.090 r  data_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.090    data_b[2]
    AB14                                                              r  data_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.341ns  (logic 5.075ns (54.327%)  route 4.266ns (45.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[1]
                         net (fo=1, routed)           4.266    12.302    data_b_OBUF[1]
    AB15                 OBUF (Prop_obuf_I_O)         2.621    14.923 r  data_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.923    data_b[1]
    AB15                                                              r  data_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 5.081ns (54.518%)  route 4.239ns (45.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[5]
                         net (fo=1, routed)           4.239    12.275    data_b_OBUF[5]
    AA14                 OBUF (Prop_obuf_I_O)         2.627    14.902 r  data_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.902    data_b[5]
    AA14                                                              r  data_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.318ns  (logic 5.087ns (54.590%)  route 4.231ns (45.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[6]
                         net (fo=1, routed)           4.231    12.267    data_b_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         2.633    14.900 r  data_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.900    data_b[6]
    Y14                                                               r  data_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 5.091ns (54.715%)  route 4.213ns (45.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[7]
                         net (fo=1, routed)           4.213    12.249    data_b_OBUF[7]
    Y15                  OBUF (Prop_obuf_I_O)         2.637    14.886 r  data_b_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.886    data_b[7]
    Y15                                                               r  data_b[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 5.071ns (54.521%)  route 4.230ns (45.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[3]
                         net (fo=1, routed)           4.230    12.266    data_b_OBUF[3]
    AA13                 OBUF (Prop_obuf_I_O)         2.617    14.883 r  data_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.883    data_b[3]
    AA13                                                              r  data_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.253ns  (logic 5.093ns (55.043%)  route 4.160ns (44.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[8]
                         net (fo=1, routed)           4.160    12.196    data_b_OBUF[8]
    W15                  OBUF (Prop_obuf_I_O)         2.639    14.835 r  data_b_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.835    data_b[8]
    W15                                                               r  data_b[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 5.073ns (55.391%)  route 4.085ns (44.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[4]
                         net (fo=1, routed)           4.085    12.121    data_b_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.619    14.740 r  data_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.740    data_b[4]
    Y13                                                               r  data_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 5.092ns (55.795%)  route 4.034ns (44.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[10]
                         net (fo=1, routed)           4.034    12.070    data_b_OBUF[10]
    V13                  OBUF (Prop_obuf_I_O)         2.638    14.708 r  data_b_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.708    data_b[10]
    V13                                                               r  data_b[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_b[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 5.092ns (55.956%)  route 4.008ns (44.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_ins/O
                         net (fo=52, routed)          1.819     5.582    rf/clk
    RAMB18_X5Y26         RAMB18E1                                     r  rf/s_register_data_vec_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     8.036 r  rf/s_register_data_vec_reg_2/DOADO[13]
                         net (fo=1, routed)           4.008    12.044    data_b_OBUF[13]
    AB16                 OBUF (Prop_obuf_I_O)         2.638    14.681 r  data_b_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.681    data_b[13]
    AB16                                                              r  data_b[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.692ns (75.145%)  route 0.560ns (24.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[7]
                         net (fo=1, routed)           0.560     2.732    data_a_OBUF[7]
    M20                  OBUF (Prop_obuf_I_O)         1.107     3.839 r  data_a_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.839    data_a[7]
    M20                                                               r  data_a[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.694ns (74.991%)  route 0.565ns (25.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[5]
                         net (fo=1, routed)           0.565     2.737    data_a_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         1.109     3.846 r  data_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.846    data_a[5]
    N20                                                               r  data_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.709ns (74.230%)  route 0.593ns (25.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[4]
                         net (fo=1, routed)           0.593     2.766    data_a_OBUF[4]
    M21                  OBUF (Prop_obuf_I_O)         1.124     3.890 r  data_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.890    data_a[4]
    M21                                                               r  data_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.715ns (74.253%)  route 0.595ns (25.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[2]
                         net (fo=1, routed)           0.595     2.767    data_a_OBUF[2]
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.897 r  data_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.897    data_a[2]
    N22                                                               r  data_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.715ns (74.224%)  route 0.595ns (25.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[3]
                         net (fo=1, routed)           0.595     2.768    data_a_OBUF[3]
    M22                  OBUF (Prop_obuf_I_O)         1.130     3.897 r  data_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.897    data_a[3]
    M22                                                               r  data_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.716ns (74.220%)  route 0.596ns (25.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[6]
                         net (fo=1, routed)           0.596     2.769    data_a_OBUF[6]
    N19                  OBUF (Prop_obuf_I_O)         1.131     3.900 r  data_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.900    data_a[6]
    N19                                                               r  data_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.716ns (74.180%)  route 0.597ns (25.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[1]
                         net (fo=1, routed)           0.597     2.770    data_a_OBUF[1]
    P22                  OBUF (Prop_obuf_I_O)         1.131     3.901 r  data_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    data_a[1]
    P22                                                               r  data_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.686ns (72.616%)  route 0.636ns (27.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[8]
                         net (fo=1, routed)           0.636     2.808    data_a_OBUF[8]
    M19                  OBUF (Prop_obuf_I_O)         1.101     3.910 r  data_a_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.910    data_a[8]
    M19                                                               r  data_a[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.708ns (73.472%)  route 0.617ns (26.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[9]
                         net (fo=1, routed)           0.617     2.789    data_a_OBUF[9]
    L19                  OBUF (Prop_obuf_I_O)         1.123     3.912 r  data_a_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.912    data_a[9]
    L19                                                               r  data_a[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/s_register_data_vec_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.748ns (74.675%)  route 0.593ns (25.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_ins/O
                         net (fo=52, routed)          0.640     1.587    rf/clk
    RAMB18_X5Y28         RAMB18E1                                     r  rf/s_register_data_vec_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.172 r  rf/s_register_data_vec_reg_1/DOADO[0]
                         net (fo=1, routed)           0.593     2.765    data_a_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         1.163     3.928 r  data_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    data_a[0]
    R20                                                               r  data_a[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_c[31]
                            (input port)
  Destination:            r_data_c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 0.974ns (24.143%)  route 3.062ns (75.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  data_c[31] (IN)
                         net (fo=0)                   0.000     0.000    data_c[31]
    A17                  IBUF (Prop_ibuf_I_O)         0.974     0.974 r  data_c_IBUF[31]_inst/O
                         net (fo=1, routed)           3.062     4.036    data_c_IBUF[31]
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[31]/C

Slack:                    inf
  Source:                 data_c[30]
                            (input port)
  Destination:            r_data_c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 0.963ns (24.276%)  route 3.005ns (75.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  data_c[30] (IN)
                         net (fo=0)                   0.000     0.000    data_c[30]
    A18                  IBUF (Prop_ibuf_I_O)         0.963     0.963 r  data_c_IBUF[30]_inst/O
                         net (fo=1, routed)           3.005     3.968    data_c_IBUF[30]
    SLICE_X106Y71        FDRE                                         r  r_data_c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.674     5.156    clk
    SLICE_X106Y71        FDRE                                         r  r_data_c_reg[30]/C

Slack:                    inf
  Source:                 data_c[26]
                            (input port)
  Destination:            r_data_c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 0.996ns (25.587%)  route 2.895ns (74.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  data_c[26] (IN)
                         net (fo=0)                   0.000     0.000    data_c[26]
    D18                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  data_c_IBUF[26]_inst/O
                         net (fo=1, routed)           2.895     3.891    data_c_IBUF[26]
    SLICE_X106Y70        FDRE                                         r  r_data_c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.675     5.157    clk
    SLICE_X106Y70        FDRE                                         r  r_data_c_reg[26]/C

Slack:                    inf
  Source:                 data_c[17]
                            (input port)
  Destination:            r_data_c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 0.977ns (26.911%)  route 2.654ns (73.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  data_c[17] (IN)
                         net (fo=0)                   0.000     0.000    data_c[17]
    C22                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  data_c_IBUF[17]_inst/O
                         net (fo=1, routed)           2.654     3.631    data_c_IBUF[17]
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.675     5.157    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[17]/C

Slack:                    inf
  Source:                 data_c[20]
                            (input port)
  Destination:            r_data_c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 0.979ns (27.251%)  route 2.613ns (72.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A21                                               0.000     0.000 r  data_c[20] (IN)
                         net (fo=0)                   0.000     0.000    data_c[20]
    A21                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  data_c_IBUF[20]_inst/O
                         net (fo=1, routed)           2.613     3.592    data_c_IBUF[20]
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[20]/C

Slack:                    inf
  Source:                 data_c[29]
                            (input port)
  Destination:            r_data_c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 0.964ns (26.879%)  route 2.623ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  data_c[29] (IN)
                         net (fo=0)                   0.000     0.000    data_c[29]
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  data_c_IBUF[29]_inst/O
                         net (fo=1, routed)           2.623     3.588    data_c_IBUF[29]
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[29]/C

Slack:                    inf
  Source:                 data_c[28]
                            (input port)
  Destination:            r_data_c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 0.967ns (27.022%)  route 2.612ns (72.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  data_c[28] (IN)
                         net (fo=0)                   0.000     0.000    data_c[28]
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  data_c_IBUF[28]_inst/O
                         net (fo=1, routed)           2.612     3.579    data_c_IBUF[28]
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X107Y73        FDRE                                         r  r_data_c_reg[28]/C

Slack:                    inf
  Source:                 data_c[27]
                            (input port)
  Destination:            r_data_c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 0.961ns (26.918%)  route 2.609ns (73.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  data_c[27] (IN)
                         net (fo=0)                   0.000     0.000    data_c[27]
    C18                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  data_c_IBUF[27]_inst/O
                         net (fo=1, routed)           2.609     3.570    data_c_IBUF[27]
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.675     5.157    clk
    SLICE_X107Y70        FDRE                                         r  r_data_c_reg[27]/C

Slack:                    inf
  Source:                 data_c[7]
                            (input port)
  Destination:            r_data_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.988ns (28.418%)  route 2.487ns (71.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  data_c[7] (IN)
                         net (fo=0)                   0.000     0.000    data_c[7]
    E20                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  data_c_IBUF[7]_inst/O
                         net (fo=1, routed)           2.487     3.475    data_c_IBUF[7]
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[7]/C

Slack:                    inf
  Source:                 data_c[25]
                            (input port)
  Destination:            r_data_c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.472ns  (logic 0.991ns (28.529%)  route 2.482ns (71.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  data_c[25] (IN)
                         net (fo=0)                   0.000     0.000    data_c[25]
    C19                  IBUF (Prop_ibuf_I_O)         0.991     0.991 r  data_c_IBUF[25]_inst/O
                         net (fo=1, routed)           2.482     3.472    data_c_IBUF[25]
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  BUFG_ins/O
                         net (fo=52, routed)          1.671     5.153    clk
    SLICE_X106Y73        FDRE                                         r  r_data_c_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_c[2]
                            (input port)
  Destination:            r_addr_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.204ns (37.568%)  route 0.340ns (62.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  addr_c[2] (IN)
                         net (fo=0)                   0.000     0.000    addr_c[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  addr_c_IBUF[2]_inst/O
                         net (fo=1, routed)           0.340     0.544    addr_c_IBUF[2]
    SLICE_X106Y62        FDRE                                         r  r_addr_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.903     2.097    clk
    SLICE_X106Y62        FDRE                                         r  r_addr_c_reg[2]/C

Slack:                    inf
  Source:                 addr_b[4]
                            (input port)
  Destination:            r_addr_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.165ns (28.196%)  route 0.421ns (71.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  addr_b[4] (IN)
                         net (fo=0)                   0.000     0.000    addr_b[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_b_IBUF[4]_inst/O
                         net (fo=1, routed)           0.421     0.586    addr_b_IBUF[4]
    SLICE_X107Y65        FDRE                                         r  r_addr_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X107Y65        FDRE                                         r  r_addr_b_reg[4]/C

Slack:                    inf
  Source:                 addr_c[4]
                            (input port)
  Destination:            r_addr_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.194ns (32.900%)  route 0.395ns (67.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  addr_c[4] (IN)
                         net (fo=0)                   0.000     0.000    addr_c[4]
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  addr_c_IBUF[4]_inst/O
                         net (fo=1, routed)           0.395     0.589    addr_c_IBUF[4]
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[4]/C

Slack:                    inf
  Source:                 addr_c[1]
                            (input port)
  Destination:            r_addr_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.163ns (26.906%)  route 0.443ns (73.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  addr_c[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_c[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  addr_c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.443     0.606    addr_c_IBUF[1]
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[1]/C

Slack:                    inf
  Source:                 addr_c[0]
                            (input port)
  Destination:            r_addr_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.013%)  route 0.423ns (66.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  addr_c[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_c[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  addr_c_IBUF[0]_inst/O
                         net (fo=1, routed)           0.423     0.632    addr_c_IBUF[0]
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[0]/C

Slack:                    inf
  Source:                 addr_c[3]
                            (input port)
  Destination:            r_addr_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.179ns (27.851%)  route 0.464ns (72.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  addr_c[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_c[3]
    P21                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  addr_c_IBUF[3]_inst/O
                         net (fo=1, routed)           0.464     0.644    addr_c_IBUF[3]
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X106Y65        FDRE                                         r  r_addr_c_reg[3]/C

Slack:                    inf
  Source:                 addr_b[2]
                            (input port)
  Destination:            r_addr_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.241ns (36.254%)  route 0.423ns (63.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  addr_b[2] (IN)
                         net (fo=0)                   0.000     0.000    addr_b[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  addr_b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.423     0.664    addr_b_IBUF[2]
    SLICE_X106Y62        FDRE                                         r  r_addr_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.903     2.097    clk
    SLICE_X106Y62        FDRE                                         r  r_addr_b_reg[2]/C

Slack:                    inf
  Source:                 w_en
                            (input port)
  Destination:            r_w_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.203ns (30.644%)  route 0.460ns (69.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  w_en (IN)
                         net (fo=0)                   0.000     0.000    w_en
    R21                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  w_en_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.664    w_en_IBUF
    SLICE_X106Y67        FDRE                                         r  r_w_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.899     2.093    clk
    SLICE_X106Y67        FDRE                                         r  r_w_en_reg/C

Slack:                    inf
  Source:                 addr_b[3]
                            (input port)
  Destination:            r_addr_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.247ns (36.075%)  route 0.437ns (63.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  addr_b[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_b[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  addr_b_IBUF[3]_inst/O
                         net (fo=1, routed)           0.437     0.684    addr_b_IBUF[3]
    SLICE_X107Y65        FDRE                                         r  r_addr_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.901     2.095    clk
    SLICE_X107Y65        FDRE                                         r  r_addr_b_reg[3]/C

Slack:                    inf
  Source:                 addr_a[2]
                            (input port)
  Destination:            r_addr_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.162ns (21.936%)  route 0.577ns (78.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr_a[2] (IN)
                         net (fo=0)                   0.000     0.000    addr_a[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  addr_a_IBUF[2]_inst/O
                         net (fo=1, routed)           0.577     0.739    addr_a_IBUF[2]
    SLICE_X106Y67        FDRE                                         r  r_addr_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_ins/O
                         net (fo=52, routed)          0.899     2.093    clk
    SLICE_X106Y67        FDRE                                         r  r_addr_a_reg[2]/C





