/// Auto-generated register definitions for EFUSE
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::efuse {

// ============================================================================
// EFUSE - eFuse Controller
// Base Address: 0x3FF5A000
// ============================================================================

/// EFUSE Register Structure
struct EFUSE_Registers {

    /// BLK0_RDATA0
    /// Offset: 0x0000
    volatile uint32_t BLK0_RDATA0;

    /// BLK0_RDATA1
    /// Offset: 0x0004
    volatile uint32_t BLK0_RDATA1;

    /// BLK0_RDATA2
    /// Offset: 0x0008
    volatile uint32_t BLK0_RDATA2;

    /// BLK0_RDATA3
    /// Offset: 0x000C
    volatile uint32_t BLK0_RDATA3;

    /// BLK0_RDATA4
    /// Offset: 0x0010
    volatile uint32_t BLK0_RDATA4;

    /// BLK0_RDATA5
    /// Offset: 0x0014
    volatile uint32_t BLK0_RDATA5;

    /// BLK0_RDATA6
    /// Offset: 0x0018
    volatile uint32_t BLK0_RDATA6;

    /// BLK0_WDATA0
    /// Offset: 0x001C
    volatile uint32_t BLK0_WDATA0;

    /// BLK0_WDATA1
    /// Offset: 0x0020
    volatile uint32_t BLK0_WDATA1;

    /// BLK0_WDATA2
    /// Offset: 0x0024
    volatile uint32_t BLK0_WDATA2;

    /// BLK0_WDATA3
    /// Offset: 0x0028
    volatile uint32_t BLK0_WDATA3;

    /// BLK0_WDATA4
    /// Offset: 0x002C
    volatile uint32_t BLK0_WDATA4;

    /// BLK0_WDATA5
    /// Offset: 0x0030
    volatile uint32_t BLK0_WDATA5;

    /// BLK0_WDATA6
    /// Offset: 0x0034
    volatile uint32_t BLK0_WDATA6;

    /// BLK1_RDATA0
    /// Offset: 0x0038
    volatile uint32_t BLK1_RDATA0;

    /// BLK1_RDATA1
    /// Offset: 0x003C
    volatile uint32_t BLK1_RDATA1;

    /// BLK1_RDATA2
    /// Offset: 0x0040
    volatile uint32_t BLK1_RDATA2;

    /// BLK1_RDATA3
    /// Offset: 0x0044
    volatile uint32_t BLK1_RDATA3;

    /// BLK1_RDATA4
    /// Offset: 0x0048
    volatile uint32_t BLK1_RDATA4;

    /// BLK1_RDATA5
    /// Offset: 0x004C
    volatile uint32_t BLK1_RDATA5;

    /// BLK1_RDATA6
    /// Offset: 0x0050
    volatile uint32_t BLK1_RDATA6;

    /// BLK1_RDATA7
    /// Offset: 0x0054
    volatile uint32_t BLK1_RDATA7;

    /// BLK2_RDATA0
    /// Offset: 0x0058
    volatile uint32_t BLK2_RDATA0;

    /// BLK2_RDATA1
    /// Offset: 0x005C
    volatile uint32_t BLK2_RDATA1;

    /// BLK2_RDATA2
    /// Offset: 0x0060
    volatile uint32_t BLK2_RDATA2;

    /// BLK2_RDATA3
    /// Offset: 0x0064
    volatile uint32_t BLK2_RDATA3;

    /// BLK2_RDATA4
    /// Offset: 0x0068
    volatile uint32_t BLK2_RDATA4;

    /// BLK2_RDATA5
    /// Offset: 0x006C
    volatile uint32_t BLK2_RDATA5;

    /// BLK2_RDATA6
    /// Offset: 0x0070
    volatile uint32_t BLK2_RDATA6;

    /// BLK2_RDATA7
    /// Offset: 0x0074
    volatile uint32_t BLK2_RDATA7;

    /// BLK3_RDATA0
    /// Offset: 0x0078
    volatile uint32_t BLK3_RDATA0;

    /// BLK3_RDATA1
    /// Offset: 0x007C
    volatile uint32_t BLK3_RDATA1;

    /// BLK3_RDATA2
    /// Offset: 0x0080
    volatile uint32_t BLK3_RDATA2;

    /// BLK3_RDATA3
    /// Offset: 0x0084
    volatile uint32_t BLK3_RDATA3;

    /// BLK3_RDATA4
    /// Offset: 0x0088
    volatile uint32_t BLK3_RDATA4;

    /// BLK3_RDATA5
    /// Offset: 0x008C
    volatile uint32_t BLK3_RDATA5;

    /// BLK3_RDATA6
    /// Offset: 0x0090
    volatile uint32_t BLK3_RDATA6;

    /// BLK3_RDATA7
    /// Offset: 0x0094
    volatile uint32_t BLK3_RDATA7;

    /// BLK1_WDATA0
    /// Offset: 0x0098
    volatile uint32_t BLK1_WDATA0;

    /// BLK1_WDATA1
    /// Offset: 0x009C
    volatile uint32_t BLK1_WDATA1;

    /// BLK1_WDATA2
    /// Offset: 0x00A0
    volatile uint32_t BLK1_WDATA2;

    /// BLK1_WDATA3
    /// Offset: 0x00A4
    volatile uint32_t BLK1_WDATA3;

    /// BLK1_WDATA4
    /// Offset: 0x00A8
    volatile uint32_t BLK1_WDATA4;

    /// BLK1_WDATA5
    /// Offset: 0x00AC
    volatile uint32_t BLK1_WDATA5;

    /// BLK1_WDATA6
    /// Offset: 0x00B0
    volatile uint32_t BLK1_WDATA6;

    /// BLK1_WDATA7
    /// Offset: 0x00B4
    volatile uint32_t BLK1_WDATA7;

    /// BLK2_WDATA0
    /// Offset: 0x00B8
    volatile uint32_t BLK2_WDATA0;

    /// BLK2_WDATA1
    /// Offset: 0x00BC
    volatile uint32_t BLK2_WDATA1;

    /// BLK2_WDATA2
    /// Offset: 0x00C0
    volatile uint32_t BLK2_WDATA2;

    /// BLK2_WDATA3
    /// Offset: 0x00C4
    volatile uint32_t BLK2_WDATA3;

    /// BLK2_WDATA4
    /// Offset: 0x00C8
    volatile uint32_t BLK2_WDATA4;

    /// BLK2_WDATA5
    /// Offset: 0x00CC
    volatile uint32_t BLK2_WDATA5;

    /// BLK2_WDATA6
    /// Offset: 0x00D0
    volatile uint32_t BLK2_WDATA6;

    /// BLK2_WDATA7
    /// Offset: 0x00D4
    volatile uint32_t BLK2_WDATA7;

    /// BLK3_WDATA0
    /// Offset: 0x00D8
    volatile uint32_t BLK3_WDATA0;

    /// BLK3_WDATA1
    /// Offset: 0x00DC
    volatile uint32_t BLK3_WDATA1;

    /// BLK3_WDATA2
    /// Offset: 0x00E0
    volatile uint32_t BLK3_WDATA2;

    /// BLK3_WDATA3
    /// Offset: 0x00E4
    volatile uint32_t BLK3_WDATA3;

    /// BLK3_WDATA4
    /// Offset: 0x00E8
    volatile uint32_t BLK3_WDATA4;

    /// BLK3_WDATA5
    /// Offset: 0x00EC
    volatile uint32_t BLK3_WDATA5;

    /// BLK3_WDATA6
    /// Offset: 0x00F0
    volatile uint32_t BLK3_WDATA6;

    /// BLK3_WDATA7
    /// Offset: 0x00F4
    volatile uint32_t BLK3_WDATA7;

    /// CLK
    /// Offset: 0x00F8
    /// Reset value: 0x00004052
    volatile uint32_t CLK;

    /// CONF
    /// Offset: 0x00FC
    /// Reset value: 0x00010000
    volatile uint32_t CONF;

    /// STATUS
    /// Offset: 0x0100
    volatile uint32_t STATUS;

    /// CMD
    /// Offset: 0x0104
    volatile uint32_t CMD;

    /// INT_RAW
    /// Offset: 0x0108
    volatile uint32_t INT_RAW;

    /// INT_ST
    /// Offset: 0x010C
    volatile uint32_t INT_ST;

    /// INT_ENA
    /// Offset: 0x0110
    volatile uint32_t INT_ENA;

    /// INT_CLR
    /// Offset: 0x0114
    volatile uint32_t INT_CLR;

    /// DAC_CONF
    /// Offset: 0x0118
    /// Reset value: 0x00000028
    volatile uint32_t DAC_CONF;

    /// DEC_STATUS
    /// Offset: 0x011C
    volatile uint32_t DEC_STATUS;
    uint8_t RESERVED_0120[220]; ///< Reserved

    /// DATE
    /// Offset: 0x01FC
    /// Reset value: 0x16042600
    volatile uint32_t DATE;
};

static_assert(sizeof(EFUSE_Registers) >= 512, "EFUSE_Registers size mismatch");

/// EFUSE peripheral instance
inline EFUSE_Registers* EFUSE() {
    return reinterpret_cast<EFUSE_Registers*>(0x3FF5A000);
}

}  // namespace alloy::hal::espressif::esp32::efuse
