{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580406618804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tpcurrent EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"tpcurrent\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580406618829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580406618874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580406618874 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1580406618934 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1580406618939 ""}  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580406618939 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580406619089 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406619291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406619291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406619291 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580406619291 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406619296 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406619296 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406619296 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406619296 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580406619296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580406619301 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 56 " "No exact pin location assignment(s) for 17 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data " "Pin rx_data not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { rx_data } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 4 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_data " "Pin tx_data not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { tx_data } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_clk " "Pin dac_clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_clk } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 13 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[0\] " "Pin dac_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[0] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[1\] " "Pin dac_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[1] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[2\] " "Pin dac_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[2] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[3\] " "Pin dac_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[3] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[4\] " "Pin dac_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[4] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[5\] " "Pin dac_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[5] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[6\] " "Pin dac_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[6] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[7\] " "Pin dac_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[7] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[8\] " "Pin dac_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[8] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[9\] " "Pin dac_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[9] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[10\] " "Pin dac_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[10] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[11\] " "Pin dac_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[11] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[12\] " "Pin dac_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[12] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[13\] " "Pin dac_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[13] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406619806 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580406619806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580406620182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580406620182 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580406620182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpcurrent.sdc " "Synopsys Design Constraints File file not found: 'tpcurrent.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580406620192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk50 " "Node: sys_clk50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580406620192 "|tpcurrent|sys_clk50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.COLLECT " "Node: AD7760:u_AD7760\|current_sta.COLLECT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580406620192 "|tpcurrent|AD7760:u_AD7760|current_sta.COLLECT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.WAIT_DRDY " "Node: AD7760:u_AD7760\|current_sta.WAIT_DRDY was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580406620192 "|tpcurrent|AD7760:u_AD7760|current_sta.WAIT_DRDY"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620202 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1580406620202 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406620202 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406620202 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1580406620202 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580406620202 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620202 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620202 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406620202 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580406620202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 80 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 2 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 2798 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7760:u_AD7760\|WideOr17  " "Automatically promoted node AD7760:u_AD7760\|WideOr17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7760:u_AD7760|WideOr17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rsn_t~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rsn_t~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 3 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rsn_t~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 2797 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 1877 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 800 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580406620268 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 1355 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406620268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580406620766 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580406620766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580406620766 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580406620771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580406620776 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580406620781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580406620781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580406620786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580406620836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580406620841 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580406620841 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 1 15 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 1 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580406620851 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580406620851 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580406620851 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 24 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 13 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 16 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406620851 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580406620851 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580406620851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406621011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580406621776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406622060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580406622080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580406622850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406622850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580406623366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580406624300 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580406624300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406624477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580406624477 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1580406624477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580406624477 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580406624517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580406624592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580406624863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580406624944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580406625327 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406625928 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "drdy_n a permanently disabled " "Pin drdy_n has a permanently disabled output enable" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { drdy_n } } } { "d:/altera/13.1standard/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1standard/quartus/bin64/Assignment Editor.qase" 1 { { 0 "drdy_n" } } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 5 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drdy_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1580406626595 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1580406626595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/tpcurrent/par/output_files/tpcurrent.fit.smsg " "Generated suppressed messages file E:/FPGAProgramm/tpcurrent/par/output_files/tpcurrent.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580406626796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5771 " "Peak virtual memory: 5771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406627593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:50:27 2020 " "Processing ended: Fri Jan 31 01:50:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406627593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406627593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406627593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580406627593 ""}
