// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_accelerator_Pipeline_VITIS_LOOP_323_18 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        biases_l0_load,
        weights_l0_address0,
        weights_l0_ce0,
        weights_l0_we0,
        weights_l0_d0,
        weights_l0_q0,
        update_temp_mat_address0,
        update_temp_mat_ce0,
        update_temp_mat_q0,
        update_temp_mat_1_address0,
        update_temp_mat_1_ce0,
        update_temp_mat_1_q0,
        update_temp_mat_2_address0,
        update_temp_mat_2_ce0,
        update_temp_mat_2_q0,
        update_temp_mat_3_address0,
        update_temp_mat_3_ce0,
        update_temp_mat_3_q0,
        update_temp_mat_4_address0,
        update_temp_mat_4_ce0,
        update_temp_mat_4_q0,
        update_temp_mat_5_address0,
        update_temp_mat_5_ce0,
        update_temp_mat_5_q0,
        update_temp_mat_6_address0,
        update_temp_mat_6_ce0,
        update_temp_mat_6_q0,
        update_temp_mat_7_address0,
        update_temp_mat_7_ce0,
        update_temp_mat_7_q0,
        update_temp_mat_8_address0,
        update_temp_mat_8_ce0,
        update_temp_mat_8_q0,
        update_temp_mat_9_address0,
        update_temp_mat_9_ce0,
        update_temp_mat_9_q0,
        update_temp_mat_10_address0,
        update_temp_mat_10_ce0,
        update_temp_mat_10_q0,
        update_temp_mat_11_address0,
        update_temp_mat_11_ce0,
        update_temp_mat_11_q0,
        update_temp_mat_12_address0,
        update_temp_mat_12_ce0,
        update_temp_mat_12_q0,
        update_temp_mat_13_address0,
        update_temp_mat_13_ce0,
        update_temp_mat_13_q0,
        update_temp_mat_14_address0,
        update_temp_mat_14_ce0,
        update_temp_mat_14_q0,
        update_temp_mat_15_address0,
        update_temp_mat_15_ce0,
        update_temp_mat_15_q0,
        update_temp_mat_16_address0,
        update_temp_mat_16_ce0,
        update_temp_mat_16_q0,
        update_temp_mat_17_address0,
        update_temp_mat_17_ce0,
        update_temp_mat_17_q0,
        update_temp_mat_18_address0,
        update_temp_mat_18_ce0,
        update_temp_mat_18_q0,
        update_temp_mat_19_address0,
        update_temp_mat_19_ce0,
        update_temp_mat_19_q0,
        update_temp_mat_20_address0,
        update_temp_mat_20_ce0,
        update_temp_mat_20_q0,
        update_temp_mat_21_address0,
        update_temp_mat_21_ce0,
        update_temp_mat_21_q0,
        update_temp_mat_22_address0,
        update_temp_mat_22_ce0,
        update_temp_mat_22_q0,
        update_temp_mat_23_address0,
        update_temp_mat_23_ce0,
        update_temp_mat_23_q0,
        update_temp_mat_24_address0,
        update_temp_mat_24_ce0,
        update_temp_mat_24_q0,
        update_temp_mat_25_address0,
        update_temp_mat_25_ce0,
        update_temp_mat_25_q0,
        update_temp_mat_26_address0,
        update_temp_mat_26_ce0,
        update_temp_mat_26_q0,
        update_temp_mat_27_address0,
        update_temp_mat_27_ce0,
        update_temp_mat_27_q0,
        update_temp_mat_28_address0,
        update_temp_mat_28_ce0,
        update_temp_mat_28_q0,
        update_temp_mat_29_address0,
        update_temp_mat_29_ce0,
        update_temp_mat_29_q0,
        update_temp_mat_30_address0,
        update_temp_mat_30_ce0,
        update_temp_mat_30_q0,
        update_temp_mat_31_address0,
        update_temp_mat_31_ce0,
        update_temp_mat_31_q0,
        update_temp_mat_32_address0,
        update_temp_mat_32_ce0,
        update_temp_mat_32_q0,
        update_temp_mat_33_address0,
        update_temp_mat_33_ce0,
        update_temp_mat_33_q0,
        update_temp_mat_34_address0,
        update_temp_mat_34_ce0,
        update_temp_mat_34_q0,
        update_temp_mat_35_address0,
        update_temp_mat_35_ce0,
        update_temp_mat_35_q0,
        update_temp_mat_36_address0,
        update_temp_mat_36_ce0,
        update_temp_mat_36_q0,
        update_temp_mat_37_address0,
        update_temp_mat_37_ce0,
        update_temp_mat_37_q0,
        update_temp_mat_38_address0,
        update_temp_mat_38_ce0,
        update_temp_mat_38_q0,
        update_temp_mat_39_address0,
        update_temp_mat_39_ce0,
        update_temp_mat_39_q0,
        update_temp_mat_40_address0,
        update_temp_mat_40_ce0,
        update_temp_mat_40_q0,
        update_temp_mat_41_address0,
        update_temp_mat_41_ce0,
        update_temp_mat_41_q0,
        update_temp_mat_42_address0,
        update_temp_mat_42_ce0,
        update_temp_mat_42_q0,
        update_temp_mat_43_address0,
        update_temp_mat_43_ce0,
        update_temp_mat_43_q0,
        update_temp_mat_44_address0,
        update_temp_mat_44_ce0,
        update_temp_mat_44_q0,
        update_temp_mat_45_address0,
        update_temp_mat_45_ce0,
        update_temp_mat_45_q0,
        update_temp_mat_46_address0,
        update_temp_mat_46_ce0,
        update_temp_mat_46_q0,
        update_temp_mat_47_address0,
        update_temp_mat_47_ce0,
        update_temp_mat_47_q0,
        update_temp_mat_48_address0,
        update_temp_mat_48_ce0,
        update_temp_mat_48_q0,
        update_temp_mat_49_address0,
        update_temp_mat_49_ce0,
        update_temp_mat_49_q0,
        update_temp_mat_50_address0,
        update_temp_mat_50_ce0,
        update_temp_mat_50_q0,
        update_temp_mat_51_address0,
        update_temp_mat_51_ce0,
        update_temp_mat_51_q0,
        update_temp_mat_52_address0,
        update_temp_mat_52_ce0,
        update_temp_mat_52_q0,
        update_temp_mat_53_address0,
        update_temp_mat_53_ce0,
        update_temp_mat_53_q0,
        update_temp_mat_54_address0,
        update_temp_mat_54_ce0,
        update_temp_mat_54_q0,
        update_temp_mat_55_address0,
        update_temp_mat_55_ce0,
        update_temp_mat_55_q0,
        update_temp_mat_56_address0,
        update_temp_mat_56_ce0,
        update_temp_mat_56_q0,
        update_temp_mat_57_address0,
        update_temp_mat_57_ce0,
        update_temp_mat_57_q0,
        update_temp_mat_58_address0,
        update_temp_mat_58_ce0,
        update_temp_mat_58_q0,
        update_temp_mat_59_address0,
        update_temp_mat_59_ce0,
        update_temp_mat_59_q0,
        update_temp_mat_60_address0,
        update_temp_mat_60_ce0,
        update_temp_mat_60_q0,
        update_temp_mat_61_address0,
        update_temp_mat_61_ce0,
        update_temp_mat_61_q0,
        update_temp_mat_62_address0,
        update_temp_mat_62_ce0,
        update_temp_mat_62_q0,
        update_temp_mat_63_address0,
        update_temp_mat_63_ce0,
        update_temp_mat_63_q0,
        d_l0_0_address0,
        d_l0_0_ce0,
        d_l0_0_q0,
        p_out,
        p_out_ap_vld,
        grp_fu_8485_p_din0,
        grp_fu_8485_p_din1,
        grp_fu_8485_p_opcode,
        grp_fu_8485_p_dout0,
        grp_fu_8485_p_ce,
        grp_fu_8493_p_din0,
        grp_fu_8493_p_din1,
        grp_fu_8493_p_opcode,
        grp_fu_8493_p_dout0,
        grp_fu_8493_p_ce,
        grp_fu_8497_p_din0,
        grp_fu_8497_p_din1,
        grp_fu_8497_p_opcode,
        grp_fu_8497_p_dout0,
        grp_fu_8497_p_ce,
        grp_fu_8501_p_din0,
        grp_fu_8501_p_din1,
        grp_fu_8501_p_opcode,
        grp_fu_8501_p_dout0,
        grp_fu_8501_p_ce,
        grp_fu_8505_p_din0,
        grp_fu_8505_p_din1,
        grp_fu_8505_p_opcode,
        grp_fu_8505_p_dout0,
        grp_fu_8505_p_ce,
        grp_fu_8509_p_din0,
        grp_fu_8509_p_din1,
        grp_fu_8509_p_opcode,
        grp_fu_8509_p_dout0,
        grp_fu_8509_p_ce,
        grp_fu_8513_p_din0,
        grp_fu_8513_p_din1,
        grp_fu_8513_p_opcode,
        grp_fu_8513_p_dout0,
        grp_fu_8513_p_ce,
        grp_fu_8517_p_din0,
        grp_fu_8517_p_din1,
        grp_fu_8517_p_opcode,
        grp_fu_8517_p_dout0,
        grp_fu_8517_p_ce,
        grp_fu_8521_p_din0,
        grp_fu_8521_p_din1,
        grp_fu_8521_p_opcode,
        grp_fu_8521_p_dout0,
        grp_fu_8521_p_ce,
        grp_fu_8525_p_din0,
        grp_fu_8525_p_din1,
        grp_fu_8525_p_opcode,
        grp_fu_8525_p_dout0,
        grp_fu_8525_p_ce,
        grp_fu_8529_p_din0,
        grp_fu_8529_p_din1,
        grp_fu_8529_p_opcode,
        grp_fu_8529_p_dout0,
        grp_fu_8529_p_ce,
        grp_fu_8581_p_din0,
        grp_fu_8581_p_din1,
        grp_fu_8581_p_dout0,
        grp_fu_8581_p_ce,
        grp_fu_8585_p_din0,
        grp_fu_8585_p_din1,
        grp_fu_8585_p_dout0,
        grp_fu_8585_p_ce,
        grp_fu_8589_p_din0,
        grp_fu_8589_p_din1,
        grp_fu_8589_p_dout0,
        grp_fu_8589_p_ce,
        grp_fu_8593_p_din0,
        grp_fu_8593_p_din1,
        grp_fu_8593_p_dout0,
        grp_fu_8593_p_ce,
        grp_fu_8597_p_din0,
        grp_fu_8597_p_din1,
        grp_fu_8597_p_dout0,
        grp_fu_8597_p_ce,
        grp_fu_8601_p_din0,
        grp_fu_8601_p_din1,
        grp_fu_8601_p_dout0,
        grp_fu_8601_p_ce,
        grp_fu_8605_p_din0,
        grp_fu_8605_p_din1,
        grp_fu_8605_p_dout0,
        grp_fu_8605_p_ce,
        grp_fu_8609_p_din0,
        grp_fu_8609_p_din1,
        grp_fu_8609_p_dout0,
        grp_fu_8609_p_ce,
        grp_fu_8613_p_din0,
        grp_fu_8613_p_din1,
        grp_fu_8613_p_dout0,
        grp_fu_8613_p_ce,
        grp_fu_8617_p_din0,
        grp_fu_8617_p_din1,
        grp_fu_8617_p_dout0,
        grp_fu_8617_p_ce,
        grp_fu_8621_p_din0,
        grp_fu_8621_p_din1,
        grp_fu_8621_p_dout0,
        grp_fu_8621_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4095:0] biases_l0_load;
output  [5:0] weights_l0_address0;
output   weights_l0_ce0;
output   weights_l0_we0;
output  [4095:0] weights_l0_d0;
input  [4095:0] weights_l0_q0;
output  [5:0] update_temp_mat_address0;
output   update_temp_mat_ce0;
input  [63:0] update_temp_mat_q0;
output  [5:0] update_temp_mat_1_address0;
output   update_temp_mat_1_ce0;
input  [63:0] update_temp_mat_1_q0;
output  [5:0] update_temp_mat_2_address0;
output   update_temp_mat_2_ce0;
input  [63:0] update_temp_mat_2_q0;
output  [5:0] update_temp_mat_3_address0;
output   update_temp_mat_3_ce0;
input  [63:0] update_temp_mat_3_q0;
output  [5:0] update_temp_mat_4_address0;
output   update_temp_mat_4_ce0;
input  [63:0] update_temp_mat_4_q0;
output  [5:0] update_temp_mat_5_address0;
output   update_temp_mat_5_ce0;
input  [63:0] update_temp_mat_5_q0;
output  [5:0] update_temp_mat_6_address0;
output   update_temp_mat_6_ce0;
input  [63:0] update_temp_mat_6_q0;
output  [5:0] update_temp_mat_7_address0;
output   update_temp_mat_7_ce0;
input  [63:0] update_temp_mat_7_q0;
output  [5:0] update_temp_mat_8_address0;
output   update_temp_mat_8_ce0;
input  [63:0] update_temp_mat_8_q0;
output  [5:0] update_temp_mat_9_address0;
output   update_temp_mat_9_ce0;
input  [63:0] update_temp_mat_9_q0;
output  [5:0] update_temp_mat_10_address0;
output   update_temp_mat_10_ce0;
input  [63:0] update_temp_mat_10_q0;
output  [5:0] update_temp_mat_11_address0;
output   update_temp_mat_11_ce0;
input  [63:0] update_temp_mat_11_q0;
output  [5:0] update_temp_mat_12_address0;
output   update_temp_mat_12_ce0;
input  [63:0] update_temp_mat_12_q0;
output  [5:0] update_temp_mat_13_address0;
output   update_temp_mat_13_ce0;
input  [63:0] update_temp_mat_13_q0;
output  [5:0] update_temp_mat_14_address0;
output   update_temp_mat_14_ce0;
input  [63:0] update_temp_mat_14_q0;
output  [5:0] update_temp_mat_15_address0;
output   update_temp_mat_15_ce0;
input  [63:0] update_temp_mat_15_q0;
output  [5:0] update_temp_mat_16_address0;
output   update_temp_mat_16_ce0;
input  [63:0] update_temp_mat_16_q0;
output  [5:0] update_temp_mat_17_address0;
output   update_temp_mat_17_ce0;
input  [63:0] update_temp_mat_17_q0;
output  [5:0] update_temp_mat_18_address0;
output   update_temp_mat_18_ce0;
input  [63:0] update_temp_mat_18_q0;
output  [5:0] update_temp_mat_19_address0;
output   update_temp_mat_19_ce0;
input  [63:0] update_temp_mat_19_q0;
output  [5:0] update_temp_mat_20_address0;
output   update_temp_mat_20_ce0;
input  [63:0] update_temp_mat_20_q0;
output  [5:0] update_temp_mat_21_address0;
output   update_temp_mat_21_ce0;
input  [63:0] update_temp_mat_21_q0;
output  [5:0] update_temp_mat_22_address0;
output   update_temp_mat_22_ce0;
input  [63:0] update_temp_mat_22_q0;
output  [5:0] update_temp_mat_23_address0;
output   update_temp_mat_23_ce0;
input  [63:0] update_temp_mat_23_q0;
output  [5:0] update_temp_mat_24_address0;
output   update_temp_mat_24_ce0;
input  [63:0] update_temp_mat_24_q0;
output  [5:0] update_temp_mat_25_address0;
output   update_temp_mat_25_ce0;
input  [63:0] update_temp_mat_25_q0;
output  [5:0] update_temp_mat_26_address0;
output   update_temp_mat_26_ce0;
input  [63:0] update_temp_mat_26_q0;
output  [5:0] update_temp_mat_27_address0;
output   update_temp_mat_27_ce0;
input  [63:0] update_temp_mat_27_q0;
output  [5:0] update_temp_mat_28_address0;
output   update_temp_mat_28_ce0;
input  [63:0] update_temp_mat_28_q0;
output  [5:0] update_temp_mat_29_address0;
output   update_temp_mat_29_ce0;
input  [63:0] update_temp_mat_29_q0;
output  [5:0] update_temp_mat_30_address0;
output   update_temp_mat_30_ce0;
input  [63:0] update_temp_mat_30_q0;
output  [5:0] update_temp_mat_31_address0;
output   update_temp_mat_31_ce0;
input  [63:0] update_temp_mat_31_q0;
output  [5:0] update_temp_mat_32_address0;
output   update_temp_mat_32_ce0;
input  [63:0] update_temp_mat_32_q0;
output  [5:0] update_temp_mat_33_address0;
output   update_temp_mat_33_ce0;
input  [63:0] update_temp_mat_33_q0;
output  [5:0] update_temp_mat_34_address0;
output   update_temp_mat_34_ce0;
input  [63:0] update_temp_mat_34_q0;
output  [5:0] update_temp_mat_35_address0;
output   update_temp_mat_35_ce0;
input  [63:0] update_temp_mat_35_q0;
output  [5:0] update_temp_mat_36_address0;
output   update_temp_mat_36_ce0;
input  [63:0] update_temp_mat_36_q0;
output  [5:0] update_temp_mat_37_address0;
output   update_temp_mat_37_ce0;
input  [63:0] update_temp_mat_37_q0;
output  [5:0] update_temp_mat_38_address0;
output   update_temp_mat_38_ce0;
input  [63:0] update_temp_mat_38_q0;
output  [5:0] update_temp_mat_39_address0;
output   update_temp_mat_39_ce0;
input  [63:0] update_temp_mat_39_q0;
output  [5:0] update_temp_mat_40_address0;
output   update_temp_mat_40_ce0;
input  [63:0] update_temp_mat_40_q0;
output  [5:0] update_temp_mat_41_address0;
output   update_temp_mat_41_ce0;
input  [63:0] update_temp_mat_41_q0;
output  [5:0] update_temp_mat_42_address0;
output   update_temp_mat_42_ce0;
input  [63:0] update_temp_mat_42_q0;
output  [5:0] update_temp_mat_43_address0;
output   update_temp_mat_43_ce0;
input  [63:0] update_temp_mat_43_q0;
output  [5:0] update_temp_mat_44_address0;
output   update_temp_mat_44_ce0;
input  [63:0] update_temp_mat_44_q0;
output  [5:0] update_temp_mat_45_address0;
output   update_temp_mat_45_ce0;
input  [63:0] update_temp_mat_45_q0;
output  [5:0] update_temp_mat_46_address0;
output   update_temp_mat_46_ce0;
input  [63:0] update_temp_mat_46_q0;
output  [5:0] update_temp_mat_47_address0;
output   update_temp_mat_47_ce0;
input  [63:0] update_temp_mat_47_q0;
output  [5:0] update_temp_mat_48_address0;
output   update_temp_mat_48_ce0;
input  [63:0] update_temp_mat_48_q0;
output  [5:0] update_temp_mat_49_address0;
output   update_temp_mat_49_ce0;
input  [63:0] update_temp_mat_49_q0;
output  [5:0] update_temp_mat_50_address0;
output   update_temp_mat_50_ce0;
input  [63:0] update_temp_mat_50_q0;
output  [5:0] update_temp_mat_51_address0;
output   update_temp_mat_51_ce0;
input  [63:0] update_temp_mat_51_q0;
output  [5:0] update_temp_mat_52_address0;
output   update_temp_mat_52_ce0;
input  [63:0] update_temp_mat_52_q0;
output  [5:0] update_temp_mat_53_address0;
output   update_temp_mat_53_ce0;
input  [63:0] update_temp_mat_53_q0;
output  [5:0] update_temp_mat_54_address0;
output   update_temp_mat_54_ce0;
input  [63:0] update_temp_mat_54_q0;
output  [5:0] update_temp_mat_55_address0;
output   update_temp_mat_55_ce0;
input  [63:0] update_temp_mat_55_q0;
output  [5:0] update_temp_mat_56_address0;
output   update_temp_mat_56_ce0;
input  [63:0] update_temp_mat_56_q0;
output  [5:0] update_temp_mat_57_address0;
output   update_temp_mat_57_ce0;
input  [63:0] update_temp_mat_57_q0;
output  [5:0] update_temp_mat_58_address0;
output   update_temp_mat_58_ce0;
input  [63:0] update_temp_mat_58_q0;
output  [5:0] update_temp_mat_59_address0;
output   update_temp_mat_59_ce0;
input  [63:0] update_temp_mat_59_q0;
output  [5:0] update_temp_mat_60_address0;
output   update_temp_mat_60_ce0;
input  [63:0] update_temp_mat_60_q0;
output  [5:0] update_temp_mat_61_address0;
output   update_temp_mat_61_ce0;
input  [63:0] update_temp_mat_61_q0;
output  [5:0] update_temp_mat_62_address0;
output   update_temp_mat_62_ce0;
input  [63:0] update_temp_mat_62_q0;
output  [5:0] update_temp_mat_63_address0;
output   update_temp_mat_63_ce0;
input  [63:0] update_temp_mat_63_q0;
output  [5:0] d_l0_0_address0;
output   d_l0_0_ce0;
input  [63:0] d_l0_0_q0;
output  [4095:0] p_out;
output   p_out_ap_vld;
output  [63:0] grp_fu_8485_p_din0;
output  [63:0] grp_fu_8485_p_din1;
output  [0:0] grp_fu_8485_p_opcode;
input  [63:0] grp_fu_8485_p_dout0;
output   grp_fu_8485_p_ce;
output  [63:0] grp_fu_8493_p_din0;
output  [63:0] grp_fu_8493_p_din1;
output  [0:0] grp_fu_8493_p_opcode;
input  [63:0] grp_fu_8493_p_dout0;
output   grp_fu_8493_p_ce;
output  [63:0] grp_fu_8497_p_din0;
output  [63:0] grp_fu_8497_p_din1;
output  [0:0] grp_fu_8497_p_opcode;
input  [63:0] grp_fu_8497_p_dout0;
output   grp_fu_8497_p_ce;
output  [63:0] grp_fu_8501_p_din0;
output  [63:0] grp_fu_8501_p_din1;
output  [0:0] grp_fu_8501_p_opcode;
input  [63:0] grp_fu_8501_p_dout0;
output   grp_fu_8501_p_ce;
output  [63:0] grp_fu_8505_p_din0;
output  [63:0] grp_fu_8505_p_din1;
output  [0:0] grp_fu_8505_p_opcode;
input  [63:0] grp_fu_8505_p_dout0;
output   grp_fu_8505_p_ce;
output  [63:0] grp_fu_8509_p_din0;
output  [63:0] grp_fu_8509_p_din1;
output  [0:0] grp_fu_8509_p_opcode;
input  [63:0] grp_fu_8509_p_dout0;
output   grp_fu_8509_p_ce;
output  [63:0] grp_fu_8513_p_din0;
output  [63:0] grp_fu_8513_p_din1;
output  [0:0] grp_fu_8513_p_opcode;
input  [63:0] grp_fu_8513_p_dout0;
output   grp_fu_8513_p_ce;
output  [63:0] grp_fu_8517_p_din0;
output  [63:0] grp_fu_8517_p_din1;
output  [0:0] grp_fu_8517_p_opcode;
input  [63:0] grp_fu_8517_p_dout0;
output   grp_fu_8517_p_ce;
output  [63:0] grp_fu_8521_p_din0;
output  [63:0] grp_fu_8521_p_din1;
output  [0:0] grp_fu_8521_p_opcode;
input  [63:0] grp_fu_8521_p_dout0;
output   grp_fu_8521_p_ce;
output  [63:0] grp_fu_8525_p_din0;
output  [63:0] grp_fu_8525_p_din1;
output  [0:0] grp_fu_8525_p_opcode;
input  [63:0] grp_fu_8525_p_dout0;
output   grp_fu_8525_p_ce;
output  [63:0] grp_fu_8529_p_din0;
output  [63:0] grp_fu_8529_p_din1;
output  [0:0] grp_fu_8529_p_opcode;
input  [63:0] grp_fu_8529_p_dout0;
output   grp_fu_8529_p_ce;
output  [63:0] grp_fu_8581_p_din0;
output  [63:0] grp_fu_8581_p_din1;
input  [63:0] grp_fu_8581_p_dout0;
output   grp_fu_8581_p_ce;
output  [63:0] grp_fu_8585_p_din0;
output  [63:0] grp_fu_8585_p_din1;
input  [63:0] grp_fu_8585_p_dout0;
output   grp_fu_8585_p_ce;
output  [63:0] grp_fu_8589_p_din0;
output  [63:0] grp_fu_8589_p_din1;
input  [63:0] grp_fu_8589_p_dout0;
output   grp_fu_8589_p_ce;
output  [63:0] grp_fu_8593_p_din0;
output  [63:0] grp_fu_8593_p_din1;
input  [63:0] grp_fu_8593_p_dout0;
output   grp_fu_8593_p_ce;
output  [63:0] grp_fu_8597_p_din0;
output  [63:0] grp_fu_8597_p_din1;
input  [63:0] grp_fu_8597_p_dout0;
output   grp_fu_8597_p_ce;
output  [63:0] grp_fu_8601_p_din0;
output  [63:0] grp_fu_8601_p_din1;
input  [63:0] grp_fu_8601_p_dout0;
output   grp_fu_8601_p_ce;
output  [63:0] grp_fu_8605_p_din0;
output  [63:0] grp_fu_8605_p_din1;
input  [63:0] grp_fu_8605_p_dout0;
output   grp_fu_8605_p_ce;
output  [63:0] grp_fu_8609_p_din0;
output  [63:0] grp_fu_8609_p_din1;
input  [63:0] grp_fu_8609_p_dout0;
output   grp_fu_8609_p_ce;
output  [63:0] grp_fu_8613_p_din0;
output  [63:0] grp_fu_8613_p_din1;
input  [63:0] grp_fu_8613_p_dout0;
output   grp_fu_8613_p_ce;
output  [63:0] grp_fu_8617_p_din0;
output  [63:0] grp_fu_8617_p_din1;
input  [63:0] grp_fu_8617_p_dout0;
output   grp_fu_8617_p_ce;
output  [63:0] grp_fu_8621_p_din0;
output  [63:0] grp_fu_8621_p_din1;
input  [63:0] grp_fu_8621_p_dout0;
output   grp_fu_8621_p_ce;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln323_reg_2829;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln323_fu_1438_p2;
reg   [0:0] icmp_ln323_reg_2829_pp0_iter1_reg;
reg   [5:0] weights_l0_addr_reg_2833;
reg   [5:0] weights_l0_addr_reg_2833_pp0_iter1_reg;
reg   [5:0] weights_l0_addr_reg_2833_pp0_iter2_reg;
wire   [5:0] trunc_ln56_fu_1520_p1;
reg   [5:0] trunc_ln56_reg_3158;
reg   [5:0] trunc_ln56_reg_3158_pp0_iter1_reg;
wire   [63:0] trunc_ln325_fu_1529_p1;
reg   [63:0] trunc_ln325_reg_3168;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] trunc_ln325_s_reg_3178;
reg   [63:0] trunc_ln325_1_reg_3188;
reg   [63:0] trunc_ln325_2_reg_3198;
reg   [63:0] trunc_ln325_3_reg_3208;
reg   [63:0] trunc_ln325_4_reg_3218;
reg   [63:0] trunc_ln325_5_reg_3228;
reg   [63:0] trunc_ln325_6_reg_3238;
reg   [63:0] trunc_ln325_7_reg_3248;
reg   [63:0] trunc_ln325_8_reg_3258;
reg   [63:0] trunc_ln325_9_reg_3268;
reg   [63:0] trunc_ln325_10_reg_3278;
reg   [63:0] trunc_ln325_10_reg_3278_pp0_iter1_reg;
reg   [63:0] update_temp_mat_11_load_reg_3283;
reg   [63:0] trunc_ln325_11_reg_3288;
reg   [63:0] trunc_ln325_11_reg_3288_pp0_iter1_reg;
reg   [63:0] update_temp_mat_12_load_reg_3293;
reg   [63:0] trunc_ln325_12_reg_3298;
reg   [63:0] trunc_ln325_12_reg_3298_pp0_iter1_reg;
reg   [63:0] update_temp_mat_13_load_reg_3303;
reg   [63:0] trunc_ln325_13_reg_3308;
reg   [63:0] trunc_ln325_13_reg_3308_pp0_iter1_reg;
reg   [63:0] update_temp_mat_14_load_reg_3313;
reg   [63:0] trunc_ln325_14_reg_3318;
reg   [63:0] trunc_ln325_14_reg_3318_pp0_iter1_reg;
reg   [63:0] update_temp_mat_15_load_reg_3323;
reg   [63:0] trunc_ln325_15_reg_3328;
reg   [63:0] trunc_ln325_15_reg_3328_pp0_iter1_reg;
reg   [63:0] update_temp_mat_16_load_reg_3333;
reg   [63:0] trunc_ln325_16_reg_3338;
reg   [63:0] trunc_ln325_16_reg_3338_pp0_iter1_reg;
reg   [63:0] update_temp_mat_17_load_reg_3343;
reg   [63:0] trunc_ln325_17_reg_3348;
reg   [63:0] trunc_ln325_17_reg_3348_pp0_iter1_reg;
reg   [63:0] update_temp_mat_18_load_reg_3353;
reg   [63:0] trunc_ln325_18_reg_3358;
reg   [63:0] trunc_ln325_18_reg_3358_pp0_iter1_reg;
reg   [63:0] update_temp_mat_19_load_reg_3363;
reg   [63:0] trunc_ln325_19_reg_3368;
reg   [63:0] trunc_ln325_19_reg_3368_pp0_iter1_reg;
reg   [63:0] update_temp_mat_20_load_reg_3373;
reg   [63:0] trunc_ln325_20_reg_3378;
reg   [63:0] trunc_ln325_20_reg_3378_pp0_iter1_reg;
reg   [63:0] update_temp_mat_21_load_reg_3383;
reg   [63:0] trunc_ln325_21_reg_3388;
reg   [63:0] trunc_ln325_21_reg_3388_pp0_iter1_reg;
reg   [63:0] update_temp_mat_22_load_reg_3393;
reg   [63:0] trunc_ln325_22_reg_3398;
reg   [63:0] trunc_ln325_22_reg_3398_pp0_iter1_reg;
reg   [63:0] update_temp_mat_23_load_reg_3403;
reg   [63:0] trunc_ln325_23_reg_3408;
reg   [63:0] trunc_ln325_23_reg_3408_pp0_iter1_reg;
reg   [63:0] update_temp_mat_24_load_reg_3413;
reg   [63:0] trunc_ln325_24_reg_3418;
reg   [63:0] trunc_ln325_24_reg_3418_pp0_iter1_reg;
reg   [63:0] update_temp_mat_25_load_reg_3423;
reg   [63:0] trunc_ln325_25_reg_3428;
reg   [63:0] trunc_ln325_25_reg_3428_pp0_iter1_reg;
reg   [63:0] update_temp_mat_26_load_reg_3433;
reg   [63:0] trunc_ln325_26_reg_3438;
reg   [63:0] trunc_ln325_26_reg_3438_pp0_iter1_reg;
reg   [63:0] update_temp_mat_27_load_reg_3443;
reg   [63:0] trunc_ln325_27_reg_3448;
reg   [63:0] trunc_ln325_27_reg_3448_pp0_iter1_reg;
reg   [63:0] update_temp_mat_28_load_reg_3453;
reg   [63:0] trunc_ln325_28_reg_3458;
reg   [63:0] trunc_ln325_28_reg_3458_pp0_iter1_reg;
reg   [63:0] update_temp_mat_29_load_reg_3463;
reg   [63:0] trunc_ln325_29_reg_3468;
reg   [63:0] trunc_ln325_29_reg_3468_pp0_iter1_reg;
reg   [63:0] update_temp_mat_30_load_reg_3473;
reg   [63:0] trunc_ln325_30_reg_3478;
reg   [63:0] trunc_ln325_30_reg_3478_pp0_iter1_reg;
reg   [63:0] update_temp_mat_31_load_reg_3483;
reg   [63:0] trunc_ln325_31_reg_3488;
reg   [63:0] trunc_ln325_31_reg_3488_pp0_iter1_reg;
reg   [63:0] update_temp_mat_32_load_reg_3493;
reg   [63:0] trunc_ln325_32_reg_3498;
reg   [63:0] trunc_ln325_32_reg_3498_pp0_iter1_reg;
reg   [63:0] update_temp_mat_33_load_reg_3503;
reg   [63:0] trunc_ln325_33_reg_3508;
reg   [63:0] trunc_ln325_33_reg_3508_pp0_iter1_reg;
reg   [63:0] update_temp_mat_34_load_reg_3513;
reg   [63:0] trunc_ln325_34_reg_3518;
reg   [63:0] trunc_ln325_34_reg_3518_pp0_iter1_reg;
reg   [63:0] update_temp_mat_35_load_reg_3523;
reg   [63:0] trunc_ln325_35_reg_3528;
reg   [63:0] trunc_ln325_35_reg_3528_pp0_iter1_reg;
reg   [63:0] update_temp_mat_36_load_reg_3533;
reg   [63:0] trunc_ln325_36_reg_3538;
reg   [63:0] trunc_ln325_36_reg_3538_pp0_iter1_reg;
reg   [63:0] update_temp_mat_37_load_reg_3543;
reg   [63:0] trunc_ln325_37_reg_3548;
reg   [63:0] trunc_ln325_37_reg_3548_pp0_iter1_reg;
reg   [63:0] update_temp_mat_38_load_reg_3553;
reg   [63:0] trunc_ln325_38_reg_3558;
reg   [63:0] trunc_ln325_38_reg_3558_pp0_iter1_reg;
reg   [63:0] update_temp_mat_39_load_reg_3563;
reg   [63:0] trunc_ln325_39_reg_3568;
reg   [63:0] trunc_ln325_39_reg_3568_pp0_iter1_reg;
reg   [63:0] update_temp_mat_40_load_reg_3573;
reg   [63:0] trunc_ln325_40_reg_3578;
reg   [63:0] trunc_ln325_40_reg_3578_pp0_iter1_reg;
reg   [63:0] update_temp_mat_41_load_reg_3583;
reg   [63:0] trunc_ln325_41_reg_3588;
reg   [63:0] trunc_ln325_41_reg_3588_pp0_iter1_reg;
reg   [63:0] update_temp_mat_42_load_reg_3593;
reg   [63:0] trunc_ln325_42_reg_3598;
reg   [63:0] trunc_ln325_42_reg_3598_pp0_iter1_reg;
reg   [63:0] update_temp_mat_43_load_reg_3603;
reg   [63:0] trunc_ln325_43_reg_3608;
reg   [63:0] trunc_ln325_43_reg_3608_pp0_iter1_reg;
reg   [63:0] update_temp_mat_44_load_reg_3613;
reg   [63:0] trunc_ln325_44_reg_3618;
reg   [63:0] trunc_ln325_44_reg_3618_pp0_iter1_reg;
reg   [63:0] update_temp_mat_45_load_reg_3623;
reg   [63:0] trunc_ln325_45_reg_3628;
reg   [63:0] trunc_ln325_45_reg_3628_pp0_iter1_reg;
reg   [63:0] update_temp_mat_46_load_reg_3633;
reg   [63:0] trunc_ln325_46_reg_3638;
reg   [63:0] trunc_ln325_46_reg_3638_pp0_iter1_reg;
reg   [63:0] update_temp_mat_47_load_reg_3643;
reg   [63:0] trunc_ln325_47_reg_3648;
reg   [63:0] trunc_ln325_47_reg_3648_pp0_iter1_reg;
reg   [63:0] update_temp_mat_48_load_reg_3653;
reg   [63:0] trunc_ln325_48_reg_3658;
reg   [63:0] trunc_ln325_48_reg_3658_pp0_iter1_reg;
reg   [63:0] update_temp_mat_49_load_reg_3663;
reg   [63:0] trunc_ln325_49_reg_3668;
reg   [63:0] trunc_ln325_49_reg_3668_pp0_iter1_reg;
reg   [63:0] update_temp_mat_50_load_reg_3673;
reg   [63:0] trunc_ln325_50_reg_3678;
reg   [63:0] trunc_ln325_50_reg_3678_pp0_iter1_reg;
reg   [63:0] update_temp_mat_51_load_reg_3683;
reg   [63:0] trunc_ln325_51_reg_3688;
reg   [63:0] trunc_ln325_51_reg_3688_pp0_iter1_reg;
reg   [63:0] update_temp_mat_52_load_reg_3693;
reg   [63:0] trunc_ln325_52_reg_3698;
reg   [63:0] trunc_ln325_52_reg_3698_pp0_iter1_reg;
reg   [63:0] update_temp_mat_53_load_reg_3703;
reg   [63:0] trunc_ln325_53_reg_3708;
reg   [63:0] trunc_ln325_53_reg_3708_pp0_iter1_reg;
reg   [63:0] update_temp_mat_54_load_reg_3713;
reg   [63:0] trunc_ln325_54_reg_3718;
reg   [63:0] trunc_ln325_54_reg_3718_pp0_iter1_reg;
reg   [63:0] update_temp_mat_55_load_reg_3723;
reg   [63:0] trunc_ln325_55_reg_3728;
reg   [63:0] trunc_ln325_55_reg_3728_pp0_iter1_reg;
reg   [63:0] update_temp_mat_56_load_reg_3733;
reg   [63:0] trunc_ln325_56_reg_3738;
reg   [63:0] trunc_ln325_56_reg_3738_pp0_iter1_reg;
reg   [63:0] update_temp_mat_57_load_reg_3743;
reg   [63:0] trunc_ln325_57_reg_3748;
reg   [63:0] trunc_ln325_57_reg_3748_pp0_iter1_reg;
reg   [63:0] update_temp_mat_58_load_reg_3753;
reg   [63:0] trunc_ln325_58_reg_3758;
reg   [63:0] trunc_ln325_58_reg_3758_pp0_iter1_reg;
reg   [63:0] update_temp_mat_59_load_reg_3763;
reg   [63:0] trunc_ln325_59_reg_3768;
reg   [63:0] trunc_ln325_59_reg_3768_pp0_iter1_reg;
reg   [63:0] update_temp_mat_60_load_reg_3773;
reg   [63:0] trunc_ln325_60_reg_3778;
reg   [63:0] trunc_ln325_60_reg_3778_pp0_iter1_reg;
reg   [63:0] update_temp_mat_61_load_reg_3783;
reg   [63:0] trunc_ln325_61_reg_3788;
reg   [63:0] trunc_ln325_61_reg_3788_pp0_iter1_reg;
reg   [63:0] update_temp_mat_62_load_reg_3793;
reg   [63:0] trunc_ln325_62_reg_3798;
reg   [63:0] trunc_ln325_62_reg_3798_pp0_iter1_reg;
reg   [63:0] update_temp_mat_63_load_reg_3803;
reg   [63:0] d_l0_0_load_reg_3808;
reg   [63:0] mul_i5_reg_3813;
reg   [63:0] mul_i119_1_reg_3818;
reg   [63:0] mul_i119_2_reg_3823;
reg   [63:0] mul_i119_3_reg_3828;
reg   [63:0] mul_i119_4_reg_3833;
reg   [63:0] mul_i119_5_reg_3838;
reg   [63:0] mul_i119_6_reg_3843;
reg   [63:0] mul_i119_7_reg_3848;
reg   [63:0] mul_i119_8_reg_3853;
reg   [63:0] mul_i119_9_reg_3858;
reg   [63:0] mul_i119_s_reg_3863;
wire   [63:0] bitcast_ln325_fu_2163_p1;
wire   [63:0] bitcast_ln325_3_fu_2167_p1;
wire   [63:0] bitcast_ln325_5_fu_2171_p1;
wire   [63:0] bitcast_ln325_7_fu_2175_p1;
wire   [63:0] bitcast_ln325_9_fu_2179_p1;
wire   [63:0] bitcast_ln325_11_fu_2183_p1;
wire   [63:0] bitcast_ln325_13_fu_2187_p1;
wire   [63:0] bitcast_ln325_15_fu_2191_p1;
wire   [63:0] bitcast_ln325_17_fu_2195_p1;
wire   [63:0] bitcast_ln325_19_fu_2199_p1;
wire   [63:0] bitcast_ln325_21_fu_2203_p1;
reg   [63:0] mul_i119_10_reg_3923;
reg   [63:0] mul_i119_11_reg_3928;
reg   [63:0] mul_i119_12_reg_3933;
reg   [63:0] mul_i119_13_reg_3938;
reg   [63:0] mul_i119_14_reg_3943;
reg   [63:0] mul_i119_15_reg_3948;
reg   [63:0] mul_i119_16_reg_3953;
reg   [63:0] mul_i119_17_reg_3958;
reg   [63:0] mul_i119_18_reg_3963;
reg   [63:0] mul_i119_19_reg_3968;
reg   [63:0] mul_i119_20_reg_3973;
wire   [63:0] bitcast_ln325_23_fu_2207_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [63:0] bitcast_ln325_25_fu_2211_p1;
wire   [63:0] bitcast_ln325_27_fu_2215_p1;
wire   [63:0] bitcast_ln325_29_fu_2219_p1;
wire   [63:0] bitcast_ln325_31_fu_2223_p1;
wire   [63:0] bitcast_ln325_33_fu_2227_p1;
wire   [63:0] bitcast_ln325_35_fu_2231_p1;
wire   [63:0] bitcast_ln325_37_fu_2235_p1;
wire   [63:0] bitcast_ln325_39_fu_2239_p1;
wire   [63:0] bitcast_ln325_41_fu_2243_p1;
wire   [63:0] bitcast_ln325_43_fu_2247_p1;
reg   [63:0] mul_i119_21_reg_4033;
reg   [63:0] mul_i119_22_reg_4038;
reg   [63:0] mul_i119_23_reg_4043;
reg   [63:0] mul_i119_24_reg_4048;
reg   [63:0] mul_i119_25_reg_4053;
reg   [63:0] mul_i119_26_reg_4058;
reg   [63:0] mul_i119_27_reg_4063;
reg   [63:0] mul_i119_28_reg_4068;
reg   [63:0] mul_i119_29_reg_4073;
reg   [63:0] mul_i119_30_reg_4078;
reg   [63:0] mul_i119_31_reg_4083;
wire   [63:0] bitcast_ln325_45_fu_2251_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] bitcast_ln325_47_fu_2255_p1;
wire   [63:0] bitcast_ln325_49_fu_2259_p1;
wire   [63:0] bitcast_ln325_51_fu_2263_p1;
wire   [63:0] bitcast_ln325_53_fu_2267_p1;
wire   [63:0] bitcast_ln325_55_fu_2271_p1;
wire   [63:0] bitcast_ln325_57_fu_2275_p1;
wire   [63:0] bitcast_ln325_59_fu_2279_p1;
wire   [63:0] bitcast_ln325_61_fu_2283_p1;
wire   [63:0] bitcast_ln325_63_fu_2287_p1;
wire   [63:0] bitcast_ln325_65_fu_2291_p1;
reg   [63:0] mul_i119_32_reg_4143;
reg   [63:0] mul_i119_33_reg_4148;
reg   [63:0] mul_i119_34_reg_4153;
reg   [63:0] mul_i119_35_reg_4158;
reg   [63:0] mul_i119_36_reg_4163;
reg   [63:0] mul_i119_37_reg_4168;
reg   [63:0] mul_i119_38_reg_4173;
reg   [63:0] mul_i119_39_reg_4178;
reg   [63:0] mul_i119_40_reg_4183;
reg   [63:0] mul_i119_41_reg_4188;
reg   [63:0] mul_i119_42_reg_4193;
wire   [63:0] bitcast_ln325_67_fu_2295_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [63:0] bitcast_ln325_69_fu_2299_p1;
wire   [63:0] bitcast_ln325_71_fu_2303_p1;
wire   [63:0] bitcast_ln325_73_fu_2307_p1;
wire   [63:0] bitcast_ln325_75_fu_2311_p1;
wire   [63:0] bitcast_ln325_77_fu_2315_p1;
wire   [63:0] bitcast_ln325_79_fu_2319_p1;
wire   [63:0] bitcast_ln325_81_fu_2323_p1;
wire   [63:0] bitcast_ln325_83_fu_2327_p1;
wire   [63:0] bitcast_ln325_85_fu_2331_p1;
wire   [63:0] bitcast_ln325_87_fu_2335_p1;
reg   [63:0] mul_i119_43_reg_4253;
reg   [63:0] mul_i119_44_reg_4258;
reg   [63:0] mul_i119_45_reg_4263;
reg   [63:0] mul_i119_46_reg_4268;
reg   [63:0] mul_i119_47_reg_4273;
reg   [63:0] mul_i119_48_reg_4278;
reg   [63:0] mul_i119_49_reg_4283;
reg   [63:0] mul_i119_50_reg_4288;
reg   [63:0] mul_i119_51_reg_4293;
reg   [63:0] mul_i119_52_reg_4298;
reg   [63:0] mul_i119_53_reg_4303;
reg   [4095:0] p_load_reg_4308;
wire    ap_block_pp0_stage5_11001;
reg   [63:0] sub_i3_reg_4313;
reg   [63:0] sub_i120_1_reg_4318;
reg   [63:0] sub_i120_2_reg_4323;
reg   [63:0] sub_i120_3_reg_4328;
reg   [63:0] sub_i120_4_reg_4333;
reg   [63:0] sub_i120_5_reg_4338;
reg   [63:0] sub_i120_6_reg_4343;
reg   [63:0] sub_i120_7_reg_4348;
reg   [63:0] sub_i120_8_reg_4353;
reg   [63:0] sub_i120_9_reg_4358;
reg   [63:0] sub_i120_s_reg_4363;
wire   [63:0] bitcast_ln325_89_fu_2342_p1;
wire   [63:0] bitcast_ln325_91_fu_2346_p1;
wire   [63:0] bitcast_ln325_93_fu_2350_p1;
wire   [63:0] bitcast_ln325_95_fu_2354_p1;
wire   [63:0] bitcast_ln325_97_fu_2358_p1;
wire   [63:0] bitcast_ln325_99_fu_2362_p1;
wire   [63:0] bitcast_ln325_101_fu_2366_p1;
wire   [63:0] bitcast_ln325_103_fu_2370_p1;
wire   [63:0] bitcast_ln325_105_fu_2374_p1;
wire   [63:0] bitcast_ln325_107_fu_2378_p1;
wire   [63:0] bitcast_ln325_109_fu_2382_p1;
reg   [63:0] mul_i119_54_reg_4423;
reg   [63:0] mul_i119_55_reg_4428;
reg   [63:0] mul_i119_56_reg_4433;
reg   [63:0] mul_i119_57_reg_4438;
reg   [63:0] mul_i119_58_reg_4443;
reg   [63:0] mul_i119_59_reg_4448;
reg   [63:0] mul_i119_60_reg_4453;
reg   [63:0] mul_i119_61_reg_4458;
reg   [63:0] mul_i119_62_reg_4463;
wire   [4095:0] zext_ln327_fu_2393_p1;
reg   [4095:0] zext_ln327_reg_4468;
wire   [63:0] trunc_ln327_fu_2403_p1;
reg   [63:0] trunc_ln327_reg_4474;
reg   [63:0] mul29_i3_reg_4479;
reg   [63:0] sub_i120_10_reg_4484;
reg   [63:0] sub_i120_11_reg_4489;
reg   [63:0] sub_i120_12_reg_4494;
reg   [63:0] sub_i120_13_reg_4499;
reg   [63:0] sub_i120_14_reg_4504;
reg   [63:0] sub_i120_15_reg_4509;
reg   [63:0] sub_i120_16_reg_4514;
reg   [63:0] sub_i120_17_reg_4519;
reg   [63:0] sub_i120_18_reg_4524;
reg   [63:0] sub_i120_19_reg_4529;
reg   [63:0] sub_i120_20_reg_4534;
wire   [63:0] bitcast_ln325_111_fu_2407_p1;
wire   [63:0] bitcast_ln325_113_fu_2411_p1;
wire   [63:0] bitcast_ln325_115_fu_2415_p1;
wire   [63:0] bitcast_ln325_117_fu_2419_p1;
wire   [63:0] bitcast_ln325_119_fu_2423_p1;
wire   [63:0] bitcast_ln325_121_fu_2427_p1;
wire   [63:0] bitcast_ln325_123_fu_2431_p1;
wire   [63:0] bitcast_ln325_125_fu_2435_p1;
wire   [63:0] bitcast_ln325_127_fu_2439_p1;
wire   [63:0] bitcast_ln327_fu_2443_p1;
wire   [4095:0] shl_ln327_fu_2447_p2;
reg   [4095:0] shl_ln327_reg_4589;
reg   [63:0] sub_i120_21_reg_4594;
reg   [63:0] sub_i120_22_reg_4599;
reg   [63:0] sub_i120_23_reg_4604;
reg   [63:0] sub_i120_24_reg_4609;
reg   [63:0] sub_i120_25_reg_4614;
reg   [63:0] sub_i120_26_reg_4619;
reg   [63:0] sub_i120_27_reg_4624;
reg   [63:0] sub_i120_28_reg_4629;
reg   [63:0] sub_i120_29_reg_4634;
reg   [63:0] sub_i120_30_reg_4639;
reg   [63:0] sub_i120_31_reg_4644;
reg   [63:0] sub_i120_32_reg_4649;
reg   [63:0] sub_i120_33_reg_4654;
reg   [63:0] sub_i120_34_reg_4659;
reg   [63:0] sub_i120_35_reg_4664;
reg   [63:0] sub_i120_36_reg_4669;
reg   [63:0] sub_i120_37_reg_4674;
reg   [63:0] sub_i120_38_reg_4679;
reg   [63:0] sub_i120_39_reg_4684;
reg   [63:0] sub_i120_40_reg_4689;
reg   [63:0] sub_i120_41_reg_4694;
reg   [63:0] sub_i120_42_reg_4699;
reg   [63:0] sub_i120_43_reg_4704;
reg   [63:0] sub_i120_44_reg_4709;
reg   [63:0] sub_i120_45_reg_4714;
reg   [63:0] sub_i120_46_reg_4719;
reg   [63:0] sub_i120_47_reg_4724;
reg   [63:0] sub_i120_48_reg_4729;
reg   [63:0] sub_i120_49_reg_4734;
reg   [63:0] sub_i120_50_reg_4739;
reg   [63:0] sub_i120_51_reg_4744;
reg   [63:0] sub_i120_52_reg_4749;
reg   [63:0] sub_i120_53_reg_4754;
reg   [63:0] sub_i120_54_reg_4759;
reg   [63:0] sub_i120_55_reg_4764;
reg   [63:0] sub_i120_56_reg_4769;
reg   [63:0] sub_i120_57_reg_4774;
reg   [63:0] sub_i120_58_reg_4779;
reg   [63:0] sub_i120_59_reg_4784;
reg   [63:0] sub_i120_60_reg_4789;
reg   [63:0] sub_i120_61_reg_4794;
reg   [63:0] sub_i120_62_reg_4799;
reg   [63:0] sub30_i3_reg_4804;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln323_fu_1450_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] i_54_fu_436;
wire   [6:0] add_ln323_fu_1444_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i;
reg   [4095:0] empty_fu_440;
wire   [4095:0] or_ln327_fu_2799_p2;
reg   [4095:0] ap_sig_allocacmp_p_load;
wire    ap_block_pp0_stage5;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage5_01001;
reg    weights_l0_ce0_local;
reg   [5:0] weights_l0_address0_local;
reg    weights_l0_we0_local;
wire   [4095:0] or_ln325_1_fu_2644_p65;
reg    update_temp_mat_ce0_local;
reg    update_temp_mat_1_ce0_local;
reg    update_temp_mat_2_ce0_local;
reg    update_temp_mat_3_ce0_local;
reg    update_temp_mat_4_ce0_local;
reg    update_temp_mat_5_ce0_local;
reg    update_temp_mat_6_ce0_local;
reg    update_temp_mat_7_ce0_local;
reg    update_temp_mat_8_ce0_local;
reg    update_temp_mat_9_ce0_local;
reg    update_temp_mat_10_ce0_local;
reg    update_temp_mat_11_ce0_local;
reg    update_temp_mat_12_ce0_local;
reg    update_temp_mat_13_ce0_local;
reg    update_temp_mat_14_ce0_local;
reg    update_temp_mat_15_ce0_local;
reg    update_temp_mat_16_ce0_local;
reg    update_temp_mat_17_ce0_local;
reg    update_temp_mat_18_ce0_local;
reg    update_temp_mat_19_ce0_local;
reg    update_temp_mat_20_ce0_local;
reg    update_temp_mat_21_ce0_local;
reg    update_temp_mat_22_ce0_local;
reg    update_temp_mat_23_ce0_local;
reg    update_temp_mat_24_ce0_local;
reg    update_temp_mat_25_ce0_local;
reg    update_temp_mat_26_ce0_local;
reg    update_temp_mat_27_ce0_local;
reg    update_temp_mat_28_ce0_local;
reg    update_temp_mat_29_ce0_local;
reg    update_temp_mat_30_ce0_local;
reg    update_temp_mat_31_ce0_local;
reg    update_temp_mat_32_ce0_local;
reg    update_temp_mat_33_ce0_local;
reg    update_temp_mat_34_ce0_local;
reg    update_temp_mat_35_ce0_local;
reg    update_temp_mat_36_ce0_local;
reg    update_temp_mat_37_ce0_local;
reg    update_temp_mat_38_ce0_local;
reg    update_temp_mat_39_ce0_local;
reg    update_temp_mat_40_ce0_local;
reg    update_temp_mat_41_ce0_local;
reg    update_temp_mat_42_ce0_local;
reg    update_temp_mat_43_ce0_local;
reg    update_temp_mat_44_ce0_local;
reg    update_temp_mat_45_ce0_local;
reg    update_temp_mat_46_ce0_local;
reg    update_temp_mat_47_ce0_local;
reg    update_temp_mat_48_ce0_local;
reg    update_temp_mat_49_ce0_local;
reg    update_temp_mat_50_ce0_local;
reg    update_temp_mat_51_ce0_local;
reg    update_temp_mat_52_ce0_local;
reg    update_temp_mat_53_ce0_local;
reg    update_temp_mat_54_ce0_local;
reg    update_temp_mat_55_ce0_local;
reg    update_temp_mat_56_ce0_local;
reg    update_temp_mat_57_ce0_local;
reg    update_temp_mat_58_ce0_local;
reg    update_temp_mat_59_ce0_local;
reg    update_temp_mat_60_ce0_local;
reg    update_temp_mat_61_ce0_local;
reg    update_temp_mat_62_ce0_local;
reg    update_temp_mat_63_ce0_local;
reg    d_l0_0_ce0_local;
reg   [63:0] grp_fu_1315_p0;
reg   [63:0] grp_fu_1315_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
reg   [63:0] grp_fu_1319_p0;
reg   [63:0] grp_fu_1319_p1;
reg   [63:0] grp_fu_1323_p0;
reg   [63:0] grp_fu_1323_p1;
reg   [63:0] grp_fu_1327_p0;
reg   [63:0] grp_fu_1327_p1;
reg   [63:0] grp_fu_1331_p0;
reg   [63:0] grp_fu_1331_p1;
reg   [63:0] grp_fu_1335_p0;
reg   [63:0] grp_fu_1335_p1;
reg   [63:0] grp_fu_1339_p0;
reg   [63:0] grp_fu_1339_p1;
reg   [63:0] grp_fu_1343_p0;
reg   [63:0] grp_fu_1343_p1;
reg   [63:0] grp_fu_1347_p0;
reg   [63:0] grp_fu_1347_p1;
reg   [63:0] grp_fu_1351_p0;
reg   [63:0] grp_fu_1351_p1;
reg   [63:0] grp_fu_1355_p0;
reg   [63:0] grp_fu_1355_p1;
reg   [63:0] grp_fu_1359_p0;
reg   [63:0] grp_fu_1365_p0;
reg   [63:0] grp_fu_1371_p0;
reg   [63:0] grp_fu_1377_p0;
reg   [63:0] grp_fu_1383_p0;
reg   [63:0] grp_fu_1389_p0;
reg   [63:0] grp_fu_1395_p0;
reg   [63:0] grp_fu_1401_p0;
reg   [63:0] grp_fu_1407_p0;
reg   [63:0] grp_fu_1413_p0;
reg   [63:0] grp_fu_1419_p0;
wire   [11:0] shl_ln56_4_fu_2386_p3;
wire   [4095:0] lshr_ln327_fu_2397_p2;
wire   [63:0] bitcast_ln325_128_fu_2641_p1;
wire   [63:0] bitcast_ln325_126_fu_2638_p1;
wire   [63:0] bitcast_ln325_124_fu_2635_p1;
wire   [63:0] bitcast_ln325_122_fu_2632_p1;
wire   [63:0] bitcast_ln325_120_fu_2629_p1;
wire   [63:0] bitcast_ln325_118_fu_2626_p1;
wire   [63:0] bitcast_ln325_116_fu_2623_p1;
wire   [63:0] bitcast_ln325_114_fu_2620_p1;
wire   [63:0] bitcast_ln325_112_fu_2617_p1;
wire   [63:0] bitcast_ln325_110_fu_2614_p1;
wire   [63:0] bitcast_ln325_108_fu_2611_p1;
wire   [63:0] bitcast_ln325_106_fu_2608_p1;
wire   [63:0] bitcast_ln325_104_fu_2605_p1;
wire   [63:0] bitcast_ln325_102_fu_2602_p1;
wire   [63:0] bitcast_ln325_100_fu_2599_p1;
wire   [63:0] bitcast_ln325_98_fu_2596_p1;
wire   [63:0] bitcast_ln325_96_fu_2593_p1;
wire   [63:0] bitcast_ln325_94_fu_2590_p1;
wire   [63:0] bitcast_ln325_92_fu_2587_p1;
wire   [63:0] bitcast_ln325_90_fu_2584_p1;
wire   [63:0] bitcast_ln325_88_fu_2581_p1;
wire   [63:0] bitcast_ln325_86_fu_2578_p1;
wire   [63:0] bitcast_ln325_84_fu_2575_p1;
wire   [63:0] bitcast_ln325_82_fu_2572_p1;
wire   [63:0] bitcast_ln325_80_fu_2569_p1;
wire   [63:0] bitcast_ln325_78_fu_2566_p1;
wire   [63:0] bitcast_ln325_76_fu_2563_p1;
wire   [63:0] bitcast_ln325_74_fu_2560_p1;
wire   [63:0] bitcast_ln325_72_fu_2557_p1;
wire   [63:0] bitcast_ln325_70_fu_2554_p1;
wire   [63:0] bitcast_ln325_68_fu_2551_p1;
wire   [63:0] bitcast_ln325_66_fu_2548_p1;
wire   [63:0] bitcast_ln325_64_fu_2545_p1;
wire   [63:0] bitcast_ln325_62_fu_2542_p1;
wire   [63:0] bitcast_ln325_60_fu_2539_p1;
wire   [63:0] bitcast_ln325_58_fu_2536_p1;
wire   [63:0] bitcast_ln325_56_fu_2533_p1;
wire   [63:0] bitcast_ln325_54_fu_2530_p1;
wire   [63:0] bitcast_ln325_52_fu_2527_p1;
wire   [63:0] bitcast_ln325_50_fu_2524_p1;
wire   [63:0] bitcast_ln325_48_fu_2521_p1;
wire   [63:0] bitcast_ln325_46_fu_2518_p1;
wire   [63:0] bitcast_ln325_44_fu_2515_p1;
wire   [63:0] bitcast_ln325_42_fu_2512_p1;
wire   [63:0] bitcast_ln325_40_fu_2509_p1;
wire   [63:0] bitcast_ln325_38_fu_2506_p1;
wire   [63:0] bitcast_ln325_36_fu_2503_p1;
wire   [63:0] bitcast_ln325_34_fu_2500_p1;
wire   [63:0] bitcast_ln325_32_fu_2497_p1;
wire   [63:0] bitcast_ln325_30_fu_2494_p1;
wire   [63:0] bitcast_ln325_28_fu_2491_p1;
wire   [63:0] bitcast_ln325_26_fu_2488_p1;
wire   [63:0] bitcast_ln325_24_fu_2485_p1;
wire   [63:0] bitcast_ln325_22_fu_2482_p1;
wire   [63:0] bitcast_ln325_20_fu_2479_p1;
wire   [63:0] bitcast_ln325_18_fu_2476_p1;
wire   [63:0] bitcast_ln325_16_fu_2473_p1;
wire   [63:0] bitcast_ln325_14_fu_2470_p1;
wire   [63:0] bitcast_ln325_12_fu_2467_p1;
wire   [63:0] bitcast_ln325_10_fu_2464_p1;
wire   [63:0] bitcast_ln325_8_fu_2461_p1;
wire   [63:0] bitcast_ln325_6_fu_2458_p1;
wire   [63:0] bitcast_ln325_4_fu_2455_p1;
wire   [63:0] bitcast_ln325_2_fu_2452_p1;
wire   [63:0] bitcast_ln327_2_fu_2777_p1;
wire   [4095:0] zext_ln327_2_fu_2780_p1;
wire   [4095:0] xor_ln327_fu_2789_p2;
wire   [4095:0] shl_ln327_2_fu_2784_p2;
wire   [4095:0] and_ln327_fu_2794_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_54_fu_436 = 7'd0;
#0 empty_fu_440 = 4096'd0;
#0 ap_done_reg = 1'b0;
end

accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_fu_440 <= biases_l0_load;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        empty_fu_440 <= or_ln327_fu_2799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln323_fu_1438_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_54_fu_436 <= add_ln323_fu_1444_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_54_fu_436 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        p_load_reg_4308 <= ap_sig_allocacmp_p_load;
        trunc_ln327_reg_4474 <= trunc_ln327_fu_2403_p1;
        zext_ln327_reg_4468[11 : 6] <= zext_ln327_fu_2393_p1[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_l0_0_load_reg_3808 <= d_l0_0_q0;
        trunc_ln325_10_reg_3278 <= {{weights_l0_q0[767:704]}};
        trunc_ln325_10_reg_3278_pp0_iter1_reg <= trunc_ln325_10_reg_3278;
        trunc_ln325_11_reg_3288 <= {{weights_l0_q0[831:768]}};
        trunc_ln325_11_reg_3288_pp0_iter1_reg <= trunc_ln325_11_reg_3288;
        trunc_ln325_12_reg_3298 <= {{weights_l0_q0[895:832]}};
        trunc_ln325_12_reg_3298_pp0_iter1_reg <= trunc_ln325_12_reg_3298;
        trunc_ln325_13_reg_3308 <= {{weights_l0_q0[959:896]}};
        trunc_ln325_13_reg_3308_pp0_iter1_reg <= trunc_ln325_13_reg_3308;
        trunc_ln325_14_reg_3318 <= {{weights_l0_q0[1023:960]}};
        trunc_ln325_14_reg_3318_pp0_iter1_reg <= trunc_ln325_14_reg_3318;
        trunc_ln325_15_reg_3328 <= {{weights_l0_q0[1087:1024]}};
        trunc_ln325_15_reg_3328_pp0_iter1_reg <= trunc_ln325_15_reg_3328;
        trunc_ln325_16_reg_3338 <= {{weights_l0_q0[1151:1088]}};
        trunc_ln325_16_reg_3338_pp0_iter1_reg <= trunc_ln325_16_reg_3338;
        trunc_ln325_17_reg_3348 <= {{weights_l0_q0[1215:1152]}};
        trunc_ln325_17_reg_3348_pp0_iter1_reg <= trunc_ln325_17_reg_3348;
        trunc_ln325_18_reg_3358 <= {{weights_l0_q0[1279:1216]}};
        trunc_ln325_18_reg_3358_pp0_iter1_reg <= trunc_ln325_18_reg_3358;
        trunc_ln325_19_reg_3368 <= {{weights_l0_q0[1343:1280]}};
        trunc_ln325_19_reg_3368_pp0_iter1_reg <= trunc_ln325_19_reg_3368;
        trunc_ln325_1_reg_3188 <= {{weights_l0_q0[191:128]}};
        trunc_ln325_20_reg_3378 <= {{weights_l0_q0[1407:1344]}};
        trunc_ln325_20_reg_3378_pp0_iter1_reg <= trunc_ln325_20_reg_3378;
        trunc_ln325_21_reg_3388 <= {{weights_l0_q0[1471:1408]}};
        trunc_ln325_21_reg_3388_pp0_iter1_reg <= trunc_ln325_21_reg_3388;
        trunc_ln325_22_reg_3398 <= {{weights_l0_q0[1535:1472]}};
        trunc_ln325_22_reg_3398_pp0_iter1_reg <= trunc_ln325_22_reg_3398;
        trunc_ln325_23_reg_3408 <= {{weights_l0_q0[1599:1536]}};
        trunc_ln325_23_reg_3408_pp0_iter1_reg <= trunc_ln325_23_reg_3408;
        trunc_ln325_24_reg_3418 <= {{weights_l0_q0[1663:1600]}};
        trunc_ln325_24_reg_3418_pp0_iter1_reg <= trunc_ln325_24_reg_3418;
        trunc_ln325_25_reg_3428 <= {{weights_l0_q0[1727:1664]}};
        trunc_ln325_25_reg_3428_pp0_iter1_reg <= trunc_ln325_25_reg_3428;
        trunc_ln325_26_reg_3438 <= {{weights_l0_q0[1791:1728]}};
        trunc_ln325_26_reg_3438_pp0_iter1_reg <= trunc_ln325_26_reg_3438;
        trunc_ln325_27_reg_3448 <= {{weights_l0_q0[1855:1792]}};
        trunc_ln325_27_reg_3448_pp0_iter1_reg <= trunc_ln325_27_reg_3448;
        trunc_ln325_28_reg_3458 <= {{weights_l0_q0[1919:1856]}};
        trunc_ln325_28_reg_3458_pp0_iter1_reg <= trunc_ln325_28_reg_3458;
        trunc_ln325_29_reg_3468 <= {{weights_l0_q0[1983:1920]}};
        trunc_ln325_29_reg_3468_pp0_iter1_reg <= trunc_ln325_29_reg_3468;
        trunc_ln325_2_reg_3198 <= {{weights_l0_q0[255:192]}};
        trunc_ln325_30_reg_3478 <= {{weights_l0_q0[2047:1984]}};
        trunc_ln325_30_reg_3478_pp0_iter1_reg <= trunc_ln325_30_reg_3478;
        trunc_ln325_31_reg_3488 <= {{weights_l0_q0[2111:2048]}};
        trunc_ln325_31_reg_3488_pp0_iter1_reg <= trunc_ln325_31_reg_3488;
        trunc_ln325_32_reg_3498 <= {{weights_l0_q0[2175:2112]}};
        trunc_ln325_32_reg_3498_pp0_iter1_reg <= trunc_ln325_32_reg_3498;
        trunc_ln325_33_reg_3508 <= {{weights_l0_q0[2239:2176]}};
        trunc_ln325_33_reg_3508_pp0_iter1_reg <= trunc_ln325_33_reg_3508;
        trunc_ln325_34_reg_3518 <= {{weights_l0_q0[2303:2240]}};
        trunc_ln325_34_reg_3518_pp0_iter1_reg <= trunc_ln325_34_reg_3518;
        trunc_ln325_35_reg_3528 <= {{weights_l0_q0[2367:2304]}};
        trunc_ln325_35_reg_3528_pp0_iter1_reg <= trunc_ln325_35_reg_3528;
        trunc_ln325_36_reg_3538 <= {{weights_l0_q0[2431:2368]}};
        trunc_ln325_36_reg_3538_pp0_iter1_reg <= trunc_ln325_36_reg_3538;
        trunc_ln325_37_reg_3548 <= {{weights_l0_q0[2495:2432]}};
        trunc_ln325_37_reg_3548_pp0_iter1_reg <= trunc_ln325_37_reg_3548;
        trunc_ln325_38_reg_3558 <= {{weights_l0_q0[2559:2496]}};
        trunc_ln325_38_reg_3558_pp0_iter1_reg <= trunc_ln325_38_reg_3558;
        trunc_ln325_39_reg_3568 <= {{weights_l0_q0[2623:2560]}};
        trunc_ln325_39_reg_3568_pp0_iter1_reg <= trunc_ln325_39_reg_3568;
        trunc_ln325_3_reg_3208 <= {{weights_l0_q0[319:256]}};
        trunc_ln325_40_reg_3578 <= {{weights_l0_q0[2687:2624]}};
        trunc_ln325_40_reg_3578_pp0_iter1_reg <= trunc_ln325_40_reg_3578;
        trunc_ln325_41_reg_3588 <= {{weights_l0_q0[2751:2688]}};
        trunc_ln325_41_reg_3588_pp0_iter1_reg <= trunc_ln325_41_reg_3588;
        trunc_ln325_42_reg_3598 <= {{weights_l0_q0[2815:2752]}};
        trunc_ln325_42_reg_3598_pp0_iter1_reg <= trunc_ln325_42_reg_3598;
        trunc_ln325_43_reg_3608 <= {{weights_l0_q0[2879:2816]}};
        trunc_ln325_43_reg_3608_pp0_iter1_reg <= trunc_ln325_43_reg_3608;
        trunc_ln325_44_reg_3618 <= {{weights_l0_q0[2943:2880]}};
        trunc_ln325_44_reg_3618_pp0_iter1_reg <= trunc_ln325_44_reg_3618;
        trunc_ln325_45_reg_3628 <= {{weights_l0_q0[3007:2944]}};
        trunc_ln325_45_reg_3628_pp0_iter1_reg <= trunc_ln325_45_reg_3628;
        trunc_ln325_46_reg_3638 <= {{weights_l0_q0[3071:3008]}};
        trunc_ln325_46_reg_3638_pp0_iter1_reg <= trunc_ln325_46_reg_3638;
        trunc_ln325_47_reg_3648 <= {{weights_l0_q0[3135:3072]}};
        trunc_ln325_47_reg_3648_pp0_iter1_reg <= trunc_ln325_47_reg_3648;
        trunc_ln325_48_reg_3658 <= {{weights_l0_q0[3199:3136]}};
        trunc_ln325_48_reg_3658_pp0_iter1_reg <= trunc_ln325_48_reg_3658;
        trunc_ln325_49_reg_3668 <= {{weights_l0_q0[3263:3200]}};
        trunc_ln325_49_reg_3668_pp0_iter1_reg <= trunc_ln325_49_reg_3668;
        trunc_ln325_4_reg_3218 <= {{weights_l0_q0[383:320]}};
        trunc_ln325_50_reg_3678 <= {{weights_l0_q0[3327:3264]}};
        trunc_ln325_50_reg_3678_pp0_iter1_reg <= trunc_ln325_50_reg_3678;
        trunc_ln325_51_reg_3688 <= {{weights_l0_q0[3391:3328]}};
        trunc_ln325_51_reg_3688_pp0_iter1_reg <= trunc_ln325_51_reg_3688;
        trunc_ln325_52_reg_3698 <= {{weights_l0_q0[3455:3392]}};
        trunc_ln325_52_reg_3698_pp0_iter1_reg <= trunc_ln325_52_reg_3698;
        trunc_ln325_53_reg_3708 <= {{weights_l0_q0[3519:3456]}};
        trunc_ln325_53_reg_3708_pp0_iter1_reg <= trunc_ln325_53_reg_3708;
        trunc_ln325_54_reg_3718 <= {{weights_l0_q0[3583:3520]}};
        trunc_ln325_54_reg_3718_pp0_iter1_reg <= trunc_ln325_54_reg_3718;
        trunc_ln325_55_reg_3728 <= {{weights_l0_q0[3647:3584]}};
        trunc_ln325_55_reg_3728_pp0_iter1_reg <= trunc_ln325_55_reg_3728;
        trunc_ln325_56_reg_3738 <= {{weights_l0_q0[3711:3648]}};
        trunc_ln325_56_reg_3738_pp0_iter1_reg <= trunc_ln325_56_reg_3738;
        trunc_ln325_57_reg_3748 <= {{weights_l0_q0[3775:3712]}};
        trunc_ln325_57_reg_3748_pp0_iter1_reg <= trunc_ln325_57_reg_3748;
        trunc_ln325_58_reg_3758 <= {{weights_l0_q0[3839:3776]}};
        trunc_ln325_58_reg_3758_pp0_iter1_reg <= trunc_ln325_58_reg_3758;
        trunc_ln325_59_reg_3768 <= {{weights_l0_q0[3903:3840]}};
        trunc_ln325_59_reg_3768_pp0_iter1_reg <= trunc_ln325_59_reg_3768;
        trunc_ln325_5_reg_3228 <= {{weights_l0_q0[447:384]}};
        trunc_ln325_60_reg_3778 <= {{weights_l0_q0[3967:3904]}};
        trunc_ln325_60_reg_3778_pp0_iter1_reg <= trunc_ln325_60_reg_3778;
        trunc_ln325_61_reg_3788 <= {{weights_l0_q0[4031:3968]}};
        trunc_ln325_61_reg_3788_pp0_iter1_reg <= trunc_ln325_61_reg_3788;
        trunc_ln325_62_reg_3798 <= {{weights_l0_q0[4095:4032]}};
        trunc_ln325_62_reg_3798_pp0_iter1_reg <= trunc_ln325_62_reg_3798;
        trunc_ln325_6_reg_3238 <= {{weights_l0_q0[511:448]}};
        trunc_ln325_7_reg_3248 <= {{weights_l0_q0[575:512]}};
        trunc_ln325_8_reg_3258 <= {{weights_l0_q0[639:576]}};
        trunc_ln325_9_reg_3268 <= {{weights_l0_q0[703:640]}};
        trunc_ln325_reg_3168 <= trunc_ln325_fu_1529_p1;
        trunc_ln325_s_reg_3178 <= {{weights_l0_q0[127:64]}};
        update_temp_mat_11_load_reg_3283 <= update_temp_mat_11_q0;
        update_temp_mat_12_load_reg_3293 <= update_temp_mat_12_q0;
        update_temp_mat_13_load_reg_3303 <= update_temp_mat_13_q0;
        update_temp_mat_14_load_reg_3313 <= update_temp_mat_14_q0;
        update_temp_mat_15_load_reg_3323 <= update_temp_mat_15_q0;
        update_temp_mat_16_load_reg_3333 <= update_temp_mat_16_q0;
        update_temp_mat_17_load_reg_3343 <= update_temp_mat_17_q0;
        update_temp_mat_18_load_reg_3353 <= update_temp_mat_18_q0;
        update_temp_mat_19_load_reg_3363 <= update_temp_mat_19_q0;
        update_temp_mat_20_load_reg_3373 <= update_temp_mat_20_q0;
        update_temp_mat_21_load_reg_3383 <= update_temp_mat_21_q0;
        update_temp_mat_22_load_reg_3393 <= update_temp_mat_22_q0;
        update_temp_mat_23_load_reg_3403 <= update_temp_mat_23_q0;
        update_temp_mat_24_load_reg_3413 <= update_temp_mat_24_q0;
        update_temp_mat_25_load_reg_3423 <= update_temp_mat_25_q0;
        update_temp_mat_26_load_reg_3433 <= update_temp_mat_26_q0;
        update_temp_mat_27_load_reg_3443 <= update_temp_mat_27_q0;
        update_temp_mat_28_load_reg_3453 <= update_temp_mat_28_q0;
        update_temp_mat_29_load_reg_3463 <= update_temp_mat_29_q0;
        update_temp_mat_30_load_reg_3473 <= update_temp_mat_30_q0;
        update_temp_mat_31_load_reg_3483 <= update_temp_mat_31_q0;
        update_temp_mat_32_load_reg_3493 <= update_temp_mat_32_q0;
        update_temp_mat_33_load_reg_3503 <= update_temp_mat_33_q0;
        update_temp_mat_34_load_reg_3513 <= update_temp_mat_34_q0;
        update_temp_mat_35_load_reg_3523 <= update_temp_mat_35_q0;
        update_temp_mat_36_load_reg_3533 <= update_temp_mat_36_q0;
        update_temp_mat_37_load_reg_3543 <= update_temp_mat_37_q0;
        update_temp_mat_38_load_reg_3553 <= update_temp_mat_38_q0;
        update_temp_mat_39_load_reg_3563 <= update_temp_mat_39_q0;
        update_temp_mat_40_load_reg_3573 <= update_temp_mat_40_q0;
        update_temp_mat_41_load_reg_3583 <= update_temp_mat_41_q0;
        update_temp_mat_42_load_reg_3593 <= update_temp_mat_42_q0;
        update_temp_mat_43_load_reg_3603 <= update_temp_mat_43_q0;
        update_temp_mat_44_load_reg_3613 <= update_temp_mat_44_q0;
        update_temp_mat_45_load_reg_3623 <= update_temp_mat_45_q0;
        update_temp_mat_46_load_reg_3633 <= update_temp_mat_46_q0;
        update_temp_mat_47_load_reg_3643 <= update_temp_mat_47_q0;
        update_temp_mat_48_load_reg_3653 <= update_temp_mat_48_q0;
        update_temp_mat_49_load_reg_3663 <= update_temp_mat_49_q0;
        update_temp_mat_50_load_reg_3673 <= update_temp_mat_50_q0;
        update_temp_mat_51_load_reg_3683 <= update_temp_mat_51_q0;
        update_temp_mat_52_load_reg_3693 <= update_temp_mat_52_q0;
        update_temp_mat_53_load_reg_3703 <= update_temp_mat_53_q0;
        update_temp_mat_54_load_reg_3713 <= update_temp_mat_54_q0;
        update_temp_mat_55_load_reg_3723 <= update_temp_mat_55_q0;
        update_temp_mat_56_load_reg_3733 <= update_temp_mat_56_q0;
        update_temp_mat_57_load_reg_3743 <= update_temp_mat_57_q0;
        update_temp_mat_58_load_reg_3753 <= update_temp_mat_58_q0;
        update_temp_mat_59_load_reg_3763 <= update_temp_mat_59_q0;
        update_temp_mat_60_load_reg_3773 <= update_temp_mat_60_q0;
        update_temp_mat_61_load_reg_3783 <= update_temp_mat_61_q0;
        update_temp_mat_62_load_reg_3793 <= update_temp_mat_62_q0;
        update_temp_mat_63_load_reg_3803 <= update_temp_mat_63_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln323_reg_2829 <= icmp_ln323_fu_1438_p2;
        icmp_ln323_reg_2829_pp0_iter1_reg <= icmp_ln323_reg_2829;
        shl_ln327_reg_4589 <= shl_ln327_fu_2447_p2;
        trunc_ln56_reg_3158 <= trunc_ln56_fu_1520_p1;
        trunc_ln56_reg_3158_pp0_iter1_reg <= trunc_ln56_reg_3158;
        weights_l0_addr_reg_2833 <= zext_ln323_fu_1450_p1;
        weights_l0_addr_reg_2833_pp0_iter1_reg <= weights_l0_addr_reg_2833;
        weights_l0_addr_reg_2833_pp0_iter2_reg <= weights_l0_addr_reg_2833_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul29_i3_reg_4479 <= grp_fu_8617_p_dout0;
        mul_i119_54_reg_4423 <= grp_fu_8581_p_dout0;
        mul_i119_55_reg_4428 <= grp_fu_8585_p_dout0;
        mul_i119_56_reg_4433 <= grp_fu_8589_p_dout0;
        mul_i119_57_reg_4438 <= grp_fu_8593_p_dout0;
        mul_i119_58_reg_4443 <= grp_fu_8597_p_dout0;
        mul_i119_59_reg_4448 <= grp_fu_8601_p_dout0;
        mul_i119_60_reg_4453 <= grp_fu_8605_p_dout0;
        mul_i119_61_reg_4458 <= grp_fu_8609_p_dout0;
        mul_i119_62_reg_4463 <= grp_fu_8613_p_dout0;
        sub_i120_1_reg_4318 <= grp_fu_8493_p_dout0;
        sub_i120_2_reg_4323 <= grp_fu_8497_p_dout0;
        sub_i120_3_reg_4328 <= grp_fu_8501_p_dout0;
        sub_i120_4_reg_4333 <= grp_fu_8505_p_dout0;
        sub_i120_5_reg_4338 <= grp_fu_8509_p_dout0;
        sub_i120_6_reg_4343 <= grp_fu_8513_p_dout0;
        sub_i120_7_reg_4348 <= grp_fu_8517_p_dout0;
        sub_i120_8_reg_4353 <= grp_fu_8521_p_dout0;
        sub_i120_9_reg_4358 <= grp_fu_8525_p_dout0;
        sub_i120_s_reg_4363 <= grp_fu_8529_p_dout0;
        sub_i3_reg_4313 <= grp_fu_8485_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_i119_10_reg_3923 <= grp_fu_8581_p_dout0;
        mul_i119_11_reg_3928 <= grp_fu_8585_p_dout0;
        mul_i119_12_reg_3933 <= grp_fu_8589_p_dout0;
        mul_i119_13_reg_3938 <= grp_fu_8593_p_dout0;
        mul_i119_14_reg_3943 <= grp_fu_8597_p_dout0;
        mul_i119_15_reg_3948 <= grp_fu_8601_p_dout0;
        mul_i119_16_reg_3953 <= grp_fu_8605_p_dout0;
        mul_i119_17_reg_3958 <= grp_fu_8609_p_dout0;
        mul_i119_18_reg_3963 <= grp_fu_8613_p_dout0;
        mul_i119_19_reg_3968 <= grp_fu_8617_p_dout0;
        mul_i119_20_reg_3973 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_i119_1_reg_3818 <= grp_fu_8585_p_dout0;
        mul_i119_2_reg_3823 <= grp_fu_8589_p_dout0;
        mul_i119_3_reg_3828 <= grp_fu_8593_p_dout0;
        mul_i119_4_reg_3833 <= grp_fu_8597_p_dout0;
        mul_i119_5_reg_3838 <= grp_fu_8601_p_dout0;
        mul_i119_6_reg_3843 <= grp_fu_8605_p_dout0;
        mul_i119_7_reg_3848 <= grp_fu_8609_p_dout0;
        mul_i119_8_reg_3853 <= grp_fu_8613_p_dout0;
        mul_i119_9_reg_3858 <= grp_fu_8617_p_dout0;
        mul_i119_s_reg_3863 <= grp_fu_8621_p_dout0;
        mul_i5_reg_3813 <= grp_fu_8581_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_i119_21_reg_4033 <= grp_fu_8581_p_dout0;
        mul_i119_22_reg_4038 <= grp_fu_8585_p_dout0;
        mul_i119_23_reg_4043 <= grp_fu_8589_p_dout0;
        mul_i119_24_reg_4048 <= grp_fu_8593_p_dout0;
        mul_i119_25_reg_4053 <= grp_fu_8597_p_dout0;
        mul_i119_26_reg_4058 <= grp_fu_8601_p_dout0;
        mul_i119_27_reg_4063 <= grp_fu_8605_p_dout0;
        mul_i119_28_reg_4068 <= grp_fu_8609_p_dout0;
        mul_i119_29_reg_4073 <= grp_fu_8613_p_dout0;
        mul_i119_30_reg_4078 <= grp_fu_8617_p_dout0;
        mul_i119_31_reg_4083 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_i119_32_reg_4143 <= grp_fu_8581_p_dout0;
        mul_i119_33_reg_4148 <= grp_fu_8585_p_dout0;
        mul_i119_34_reg_4153 <= grp_fu_8589_p_dout0;
        mul_i119_35_reg_4158 <= grp_fu_8593_p_dout0;
        mul_i119_36_reg_4163 <= grp_fu_8597_p_dout0;
        mul_i119_37_reg_4168 <= grp_fu_8601_p_dout0;
        mul_i119_38_reg_4173 <= grp_fu_8605_p_dout0;
        mul_i119_39_reg_4178 <= grp_fu_8609_p_dout0;
        mul_i119_40_reg_4183 <= grp_fu_8613_p_dout0;
        mul_i119_41_reg_4188 <= grp_fu_8617_p_dout0;
        mul_i119_42_reg_4193 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_i119_43_reg_4253 <= grp_fu_8581_p_dout0;
        mul_i119_44_reg_4258 <= grp_fu_8585_p_dout0;
        mul_i119_45_reg_4263 <= grp_fu_8589_p_dout0;
        mul_i119_46_reg_4268 <= grp_fu_8593_p_dout0;
        mul_i119_47_reg_4273 <= grp_fu_8597_p_dout0;
        mul_i119_48_reg_4278 <= grp_fu_8601_p_dout0;
        mul_i119_49_reg_4283 <= grp_fu_8605_p_dout0;
        mul_i119_50_reg_4288 <= grp_fu_8609_p_dout0;
        mul_i119_51_reg_4293 <= grp_fu_8613_p_dout0;
        mul_i119_52_reg_4298 <= grp_fu_8617_p_dout0;
        mul_i119_53_reg_4303 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub30_i3_reg_4804 <= grp_fu_8525_p_dout0;
        sub_i120_54_reg_4759 <= grp_fu_8485_p_dout0;
        sub_i120_55_reg_4764 <= grp_fu_8493_p_dout0;
        sub_i120_56_reg_4769 <= grp_fu_8497_p_dout0;
        sub_i120_57_reg_4774 <= grp_fu_8501_p_dout0;
        sub_i120_58_reg_4779 <= grp_fu_8505_p_dout0;
        sub_i120_59_reg_4784 <= grp_fu_8509_p_dout0;
        sub_i120_60_reg_4789 <= grp_fu_8513_p_dout0;
        sub_i120_61_reg_4794 <= grp_fu_8517_p_dout0;
        sub_i120_62_reg_4799 <= grp_fu_8521_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_i120_10_reg_4484 <= grp_fu_8485_p_dout0;
        sub_i120_11_reg_4489 <= grp_fu_8493_p_dout0;
        sub_i120_12_reg_4494 <= grp_fu_8497_p_dout0;
        sub_i120_13_reg_4499 <= grp_fu_8501_p_dout0;
        sub_i120_14_reg_4504 <= grp_fu_8505_p_dout0;
        sub_i120_15_reg_4509 <= grp_fu_8509_p_dout0;
        sub_i120_16_reg_4514 <= grp_fu_8513_p_dout0;
        sub_i120_17_reg_4519 <= grp_fu_8517_p_dout0;
        sub_i120_18_reg_4524 <= grp_fu_8521_p_dout0;
        sub_i120_19_reg_4529 <= grp_fu_8525_p_dout0;
        sub_i120_20_reg_4534 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_i120_21_reg_4594 <= grp_fu_8485_p_dout0;
        sub_i120_22_reg_4599 <= grp_fu_8493_p_dout0;
        sub_i120_23_reg_4604 <= grp_fu_8497_p_dout0;
        sub_i120_24_reg_4609 <= grp_fu_8501_p_dout0;
        sub_i120_25_reg_4614 <= grp_fu_8505_p_dout0;
        sub_i120_26_reg_4619 <= grp_fu_8509_p_dout0;
        sub_i120_27_reg_4624 <= grp_fu_8513_p_dout0;
        sub_i120_28_reg_4629 <= grp_fu_8517_p_dout0;
        sub_i120_29_reg_4634 <= grp_fu_8521_p_dout0;
        sub_i120_30_reg_4639 <= grp_fu_8525_p_dout0;
        sub_i120_31_reg_4644 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_i120_32_reg_4649 <= grp_fu_8485_p_dout0;
        sub_i120_33_reg_4654 <= grp_fu_8493_p_dout0;
        sub_i120_34_reg_4659 <= grp_fu_8497_p_dout0;
        sub_i120_35_reg_4664 <= grp_fu_8501_p_dout0;
        sub_i120_36_reg_4669 <= grp_fu_8505_p_dout0;
        sub_i120_37_reg_4674 <= grp_fu_8509_p_dout0;
        sub_i120_38_reg_4679 <= grp_fu_8513_p_dout0;
        sub_i120_39_reg_4684 <= grp_fu_8517_p_dout0;
        sub_i120_40_reg_4689 <= grp_fu_8521_p_dout0;
        sub_i120_41_reg_4694 <= grp_fu_8525_p_dout0;
        sub_i120_42_reg_4699 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sub_i120_43_reg_4704 <= grp_fu_8485_p_dout0;
        sub_i120_44_reg_4709 <= grp_fu_8493_p_dout0;
        sub_i120_45_reg_4714 <= grp_fu_8497_p_dout0;
        sub_i120_46_reg_4719 <= grp_fu_8501_p_dout0;
        sub_i120_47_reg_4724 <= grp_fu_8505_p_dout0;
        sub_i120_48_reg_4729 <= grp_fu_8509_p_dout0;
        sub_i120_49_reg_4734 <= grp_fu_8513_p_dout0;
        sub_i120_50_reg_4739 <= grp_fu_8517_p_dout0;
        sub_i120_51_reg_4744 <= grp_fu_8521_p_dout0;
        sub_i120_52_reg_4749 <= grp_fu_8525_p_dout0;
        sub_i120_53_reg_4754 <= grp_fu_8529_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln323_reg_2829 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 7'd0;
    end else begin
        ap_sig_allocacmp_i = i_54_fu_436;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_sig_allocacmp_p_load = or_ln327_fu_2799_p2;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_440;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_l0_0_ce0_local = 1'b1;
    end else begin
        d_l0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1315_p0 = bitcast_ln325_111_fu_2407_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1315_p0 = bitcast_ln325_89_fu_2342_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1315_p0 = bitcast_ln325_67_fu_2295_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1315_p0 = bitcast_ln325_45_fu_2251_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1315_p0 = bitcast_ln325_23_fu_2207_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1315_p0 = bitcast_ln325_fu_2163_p1;
    end else begin
        grp_fu_1315_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1315_p1 = mul_i119_54_reg_4423;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1315_p1 = mul_i119_43_reg_4253;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1315_p1 = mul_i119_32_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1315_p1 = mul_i119_21_reg_4033;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1315_p1 = mul_i119_10_reg_3923;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1315_p1 = mul_i5_reg_3813;
    end else begin
        grp_fu_1315_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1319_p0 = bitcast_ln325_113_fu_2411_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1319_p0 = bitcast_ln325_91_fu_2346_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1319_p0 = bitcast_ln325_69_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1319_p0 = bitcast_ln325_47_fu_2255_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1319_p0 = bitcast_ln325_25_fu_2211_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1319_p0 = bitcast_ln325_3_fu_2167_p1;
    end else begin
        grp_fu_1319_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1319_p1 = mul_i119_55_reg_4428;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1319_p1 = mul_i119_44_reg_4258;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1319_p1 = mul_i119_33_reg_4148;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1319_p1 = mul_i119_22_reg_4038;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1319_p1 = mul_i119_11_reg_3928;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1319_p1 = mul_i119_1_reg_3818;
    end else begin
        grp_fu_1319_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1323_p0 = bitcast_ln325_115_fu_2415_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1323_p0 = bitcast_ln325_93_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1323_p0 = bitcast_ln325_71_fu_2303_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1323_p0 = bitcast_ln325_49_fu_2259_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1323_p0 = bitcast_ln325_27_fu_2215_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1323_p0 = bitcast_ln325_5_fu_2171_p1;
    end else begin
        grp_fu_1323_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1323_p1 = mul_i119_56_reg_4433;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1323_p1 = mul_i119_45_reg_4263;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1323_p1 = mul_i119_34_reg_4153;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1323_p1 = mul_i119_23_reg_4043;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1323_p1 = mul_i119_12_reg_3933;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1323_p1 = mul_i119_2_reg_3823;
    end else begin
        grp_fu_1323_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1327_p0 = bitcast_ln325_117_fu_2419_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1327_p0 = bitcast_ln325_95_fu_2354_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1327_p0 = bitcast_ln325_73_fu_2307_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1327_p0 = bitcast_ln325_51_fu_2263_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1327_p0 = bitcast_ln325_29_fu_2219_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1327_p0 = bitcast_ln325_7_fu_2175_p1;
    end else begin
        grp_fu_1327_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1327_p1 = mul_i119_57_reg_4438;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1327_p1 = mul_i119_46_reg_4268;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1327_p1 = mul_i119_35_reg_4158;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1327_p1 = mul_i119_24_reg_4048;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1327_p1 = mul_i119_13_reg_3938;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1327_p1 = mul_i119_3_reg_3828;
    end else begin
        grp_fu_1327_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1331_p0 = bitcast_ln325_119_fu_2423_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1331_p0 = bitcast_ln325_97_fu_2358_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1331_p0 = bitcast_ln325_75_fu_2311_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1331_p0 = bitcast_ln325_53_fu_2267_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1331_p0 = bitcast_ln325_31_fu_2223_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1331_p0 = bitcast_ln325_9_fu_2179_p1;
    end else begin
        grp_fu_1331_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1331_p1 = mul_i119_58_reg_4443;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1331_p1 = mul_i119_47_reg_4273;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1331_p1 = mul_i119_36_reg_4163;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1331_p1 = mul_i119_25_reg_4053;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1331_p1 = mul_i119_14_reg_3943;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1331_p1 = mul_i119_4_reg_3833;
    end else begin
        grp_fu_1331_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1335_p0 = bitcast_ln325_121_fu_2427_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1335_p0 = bitcast_ln325_99_fu_2362_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1335_p0 = bitcast_ln325_77_fu_2315_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1335_p0 = bitcast_ln325_55_fu_2271_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1335_p0 = bitcast_ln325_33_fu_2227_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1335_p0 = bitcast_ln325_11_fu_2183_p1;
    end else begin
        grp_fu_1335_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1335_p1 = mul_i119_59_reg_4448;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1335_p1 = mul_i119_48_reg_4278;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1335_p1 = mul_i119_37_reg_4168;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1335_p1 = mul_i119_26_reg_4058;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1335_p1 = mul_i119_15_reg_3948;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1335_p1 = mul_i119_5_reg_3838;
    end else begin
        grp_fu_1335_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1339_p0 = bitcast_ln325_123_fu_2431_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1339_p0 = bitcast_ln325_101_fu_2366_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1339_p0 = bitcast_ln325_79_fu_2319_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1339_p0 = bitcast_ln325_57_fu_2275_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1339_p0 = bitcast_ln325_35_fu_2231_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1339_p0 = bitcast_ln325_13_fu_2187_p1;
    end else begin
        grp_fu_1339_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1339_p1 = mul_i119_60_reg_4453;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1339_p1 = mul_i119_49_reg_4283;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1339_p1 = mul_i119_38_reg_4173;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1339_p1 = mul_i119_27_reg_4063;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1339_p1 = mul_i119_16_reg_3953;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1339_p1 = mul_i119_6_reg_3843;
    end else begin
        grp_fu_1339_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1343_p0 = bitcast_ln325_125_fu_2435_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1343_p0 = bitcast_ln325_103_fu_2370_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1343_p0 = bitcast_ln325_81_fu_2323_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1343_p0 = bitcast_ln325_59_fu_2279_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1343_p0 = bitcast_ln325_37_fu_2235_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1343_p0 = bitcast_ln325_15_fu_2191_p1;
    end else begin
        grp_fu_1343_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1343_p1 = mul_i119_61_reg_4458;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1343_p1 = mul_i119_50_reg_4288;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1343_p1 = mul_i119_39_reg_4178;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1343_p1 = mul_i119_28_reg_4068;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1343_p1 = mul_i119_17_reg_3958;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1343_p1 = mul_i119_7_reg_3848;
    end else begin
        grp_fu_1343_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1347_p0 = bitcast_ln325_127_fu_2439_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1347_p0 = bitcast_ln325_105_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1347_p0 = bitcast_ln325_83_fu_2327_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1347_p0 = bitcast_ln325_61_fu_2283_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1347_p0 = bitcast_ln325_39_fu_2239_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1347_p0 = bitcast_ln325_17_fu_2195_p1;
    end else begin
        grp_fu_1347_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1347_p1 = mul_i119_62_reg_4463;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1347_p1 = mul_i119_51_reg_4293;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1347_p1 = mul_i119_40_reg_4183;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1347_p1 = mul_i119_29_reg_4073;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1347_p1 = mul_i119_18_reg_3963;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1347_p1 = mul_i119_8_reg_3853;
    end else begin
        grp_fu_1347_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1351_p0 = bitcast_ln327_fu_2443_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1351_p0 = bitcast_ln325_107_fu_2378_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1351_p0 = bitcast_ln325_85_fu_2331_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1351_p0 = bitcast_ln325_63_fu_2287_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1351_p0 = bitcast_ln325_41_fu_2243_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1351_p0 = bitcast_ln325_19_fu_2199_p1;
    end else begin
        grp_fu_1351_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1351_p1 = mul29_i3_reg_4479;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1351_p1 = mul_i119_52_reg_4298;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1351_p1 = mul_i119_41_reg_4188;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1351_p1 = mul_i119_30_reg_4078;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1351_p1 = mul_i119_19_reg_3968;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1351_p1 = mul_i119_9_reg_3858;
    end else begin
        grp_fu_1351_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1355_p0 = bitcast_ln325_109_fu_2382_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1355_p0 = bitcast_ln325_87_fu_2335_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1355_p0 = bitcast_ln325_65_fu_2291_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1355_p0 = bitcast_ln325_43_fu_2247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1355_p0 = bitcast_ln325_21_fu_2203_p1;
        end else begin
            grp_fu_1355_p0 = 'bx;
        end
    end else begin
        grp_fu_1355_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1355_p1 = mul_i119_53_reg_4303;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1355_p1 = mul_i119_42_reg_4193;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1355_p1 = mul_i119_31_reg_4083;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1355_p1 = mul_i119_20_reg_3973;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1355_p1 = mul_i119_s_reg_3863;
        end else begin
            grp_fu_1355_p1 = 'bx;
        end
    end else begin
        grp_fu_1355_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1359_p0 = update_temp_mat_55_load_reg_3723;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1359_p0 = update_temp_mat_44_load_reg_3613;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1359_p0 = update_temp_mat_33_load_reg_3503;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1359_p0 = update_temp_mat_22_load_reg_3393;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1359_p0 = update_temp_mat_11_load_reg_3283;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1359_p0 = update_temp_mat_q0;
    end else begin
        grp_fu_1359_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1365_p0 = update_temp_mat_56_load_reg_3733;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1365_p0 = update_temp_mat_45_load_reg_3623;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1365_p0 = update_temp_mat_34_load_reg_3513;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1365_p0 = update_temp_mat_23_load_reg_3403;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1365_p0 = update_temp_mat_12_load_reg_3293;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1365_p0 = update_temp_mat_1_q0;
    end else begin
        grp_fu_1365_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1371_p0 = update_temp_mat_57_load_reg_3743;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1371_p0 = update_temp_mat_46_load_reg_3633;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1371_p0 = update_temp_mat_35_load_reg_3523;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1371_p0 = update_temp_mat_24_load_reg_3413;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1371_p0 = update_temp_mat_13_load_reg_3303;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1371_p0 = update_temp_mat_2_q0;
    end else begin
        grp_fu_1371_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1377_p0 = update_temp_mat_58_load_reg_3753;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1377_p0 = update_temp_mat_47_load_reg_3643;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1377_p0 = update_temp_mat_36_load_reg_3533;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1377_p0 = update_temp_mat_25_load_reg_3423;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1377_p0 = update_temp_mat_14_load_reg_3313;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1377_p0 = update_temp_mat_3_q0;
    end else begin
        grp_fu_1377_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1383_p0 = update_temp_mat_59_load_reg_3763;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1383_p0 = update_temp_mat_48_load_reg_3653;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1383_p0 = update_temp_mat_37_load_reg_3543;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1383_p0 = update_temp_mat_26_load_reg_3433;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1383_p0 = update_temp_mat_15_load_reg_3323;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1383_p0 = update_temp_mat_4_q0;
    end else begin
        grp_fu_1383_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1389_p0 = update_temp_mat_60_load_reg_3773;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1389_p0 = update_temp_mat_49_load_reg_3663;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1389_p0 = update_temp_mat_38_load_reg_3553;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1389_p0 = update_temp_mat_27_load_reg_3443;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1389_p0 = update_temp_mat_16_load_reg_3333;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1389_p0 = update_temp_mat_5_q0;
    end else begin
        grp_fu_1389_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1395_p0 = update_temp_mat_61_load_reg_3783;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1395_p0 = update_temp_mat_50_load_reg_3673;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1395_p0 = update_temp_mat_39_load_reg_3563;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1395_p0 = update_temp_mat_28_load_reg_3453;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1395_p0 = update_temp_mat_17_load_reg_3343;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1395_p0 = update_temp_mat_6_q0;
    end else begin
        grp_fu_1395_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1401_p0 = update_temp_mat_62_load_reg_3793;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1401_p0 = update_temp_mat_51_load_reg_3683;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1401_p0 = update_temp_mat_40_load_reg_3573;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1401_p0 = update_temp_mat_29_load_reg_3463;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1401_p0 = update_temp_mat_18_load_reg_3353;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1401_p0 = update_temp_mat_7_q0;
    end else begin
        grp_fu_1401_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1407_p0 = update_temp_mat_63_load_reg_3803;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1407_p0 = update_temp_mat_52_load_reg_3693;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1407_p0 = update_temp_mat_41_load_reg_3583;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1407_p0 = update_temp_mat_30_load_reg_3473;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1407_p0 = update_temp_mat_19_load_reg_3363;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1407_p0 = update_temp_mat_8_q0;
    end else begin
        grp_fu_1407_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1413_p0 = d_l0_0_load_reg_3808;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1413_p0 = update_temp_mat_53_load_reg_3703;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1413_p0 = update_temp_mat_42_load_reg_3593;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1413_p0 = update_temp_mat_31_load_reg_3483;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1413_p0 = update_temp_mat_20_load_reg_3373;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1413_p0 = update_temp_mat_9_q0;
    end else begin
        grp_fu_1413_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1419_p0 = update_temp_mat_54_load_reg_3713;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1419_p0 = update_temp_mat_43_load_reg_3603;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1419_p0 = update_temp_mat_32_load_reg_3493;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1419_p0 = update_temp_mat_21_load_reg_3383;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1419_p0 = update_temp_mat_10_q0;
        end else begin
            grp_fu_1419_p0 = 'bx;
        end
    end else begin
        grp_fu_1419_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln323_reg_2829_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_10_ce0_local = 1'b1;
    end else begin
        update_temp_mat_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_11_ce0_local = 1'b1;
    end else begin
        update_temp_mat_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_12_ce0_local = 1'b1;
    end else begin
        update_temp_mat_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_13_ce0_local = 1'b1;
    end else begin
        update_temp_mat_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_14_ce0_local = 1'b1;
    end else begin
        update_temp_mat_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_15_ce0_local = 1'b1;
    end else begin
        update_temp_mat_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_16_ce0_local = 1'b1;
    end else begin
        update_temp_mat_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_17_ce0_local = 1'b1;
    end else begin
        update_temp_mat_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_18_ce0_local = 1'b1;
    end else begin
        update_temp_mat_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_19_ce0_local = 1'b1;
    end else begin
        update_temp_mat_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_1_ce0_local = 1'b1;
    end else begin
        update_temp_mat_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_20_ce0_local = 1'b1;
    end else begin
        update_temp_mat_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_21_ce0_local = 1'b1;
    end else begin
        update_temp_mat_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_22_ce0_local = 1'b1;
    end else begin
        update_temp_mat_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_23_ce0_local = 1'b1;
    end else begin
        update_temp_mat_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_24_ce0_local = 1'b1;
    end else begin
        update_temp_mat_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_25_ce0_local = 1'b1;
    end else begin
        update_temp_mat_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_26_ce0_local = 1'b1;
    end else begin
        update_temp_mat_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_27_ce0_local = 1'b1;
    end else begin
        update_temp_mat_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_28_ce0_local = 1'b1;
    end else begin
        update_temp_mat_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_29_ce0_local = 1'b1;
    end else begin
        update_temp_mat_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_2_ce0_local = 1'b1;
    end else begin
        update_temp_mat_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_30_ce0_local = 1'b1;
    end else begin
        update_temp_mat_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_31_ce0_local = 1'b1;
    end else begin
        update_temp_mat_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_32_ce0_local = 1'b1;
    end else begin
        update_temp_mat_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_33_ce0_local = 1'b1;
    end else begin
        update_temp_mat_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_34_ce0_local = 1'b1;
    end else begin
        update_temp_mat_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_35_ce0_local = 1'b1;
    end else begin
        update_temp_mat_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_36_ce0_local = 1'b1;
    end else begin
        update_temp_mat_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_37_ce0_local = 1'b1;
    end else begin
        update_temp_mat_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_38_ce0_local = 1'b1;
    end else begin
        update_temp_mat_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_39_ce0_local = 1'b1;
    end else begin
        update_temp_mat_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_3_ce0_local = 1'b1;
    end else begin
        update_temp_mat_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_40_ce0_local = 1'b1;
    end else begin
        update_temp_mat_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_41_ce0_local = 1'b1;
    end else begin
        update_temp_mat_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_42_ce0_local = 1'b1;
    end else begin
        update_temp_mat_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_43_ce0_local = 1'b1;
    end else begin
        update_temp_mat_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_44_ce0_local = 1'b1;
    end else begin
        update_temp_mat_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_45_ce0_local = 1'b1;
    end else begin
        update_temp_mat_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_46_ce0_local = 1'b1;
    end else begin
        update_temp_mat_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_47_ce0_local = 1'b1;
    end else begin
        update_temp_mat_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_48_ce0_local = 1'b1;
    end else begin
        update_temp_mat_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_49_ce0_local = 1'b1;
    end else begin
        update_temp_mat_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_4_ce0_local = 1'b1;
    end else begin
        update_temp_mat_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_50_ce0_local = 1'b1;
    end else begin
        update_temp_mat_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_51_ce0_local = 1'b1;
    end else begin
        update_temp_mat_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_52_ce0_local = 1'b1;
    end else begin
        update_temp_mat_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_53_ce0_local = 1'b1;
    end else begin
        update_temp_mat_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_54_ce0_local = 1'b1;
    end else begin
        update_temp_mat_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_55_ce0_local = 1'b1;
    end else begin
        update_temp_mat_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_56_ce0_local = 1'b1;
    end else begin
        update_temp_mat_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_57_ce0_local = 1'b1;
    end else begin
        update_temp_mat_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_58_ce0_local = 1'b1;
    end else begin
        update_temp_mat_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_59_ce0_local = 1'b1;
    end else begin
        update_temp_mat_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_5_ce0_local = 1'b1;
    end else begin
        update_temp_mat_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_60_ce0_local = 1'b1;
    end else begin
        update_temp_mat_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_61_ce0_local = 1'b1;
    end else begin
        update_temp_mat_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_62_ce0_local = 1'b1;
    end else begin
        update_temp_mat_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_63_ce0_local = 1'b1;
    end else begin
        update_temp_mat_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_6_ce0_local = 1'b1;
    end else begin
        update_temp_mat_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_7_ce0_local = 1'b1;
    end else begin
        update_temp_mat_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_8_ce0_local = 1'b1;
    end else begin
        update_temp_mat_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_9_ce0_local = 1'b1;
    end else begin
        update_temp_mat_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_ce0_local = 1'b1;
    end else begin
        update_temp_mat_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weights_l0_address0_local = weights_l0_addr_reg_2833_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_l0_address0_local = zext_ln323_fu_1450_p1;
    end else begin
        weights_l0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        weights_l0_ce0_local = 1'b1;
    end else begin
        weights_l0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weights_l0_we0_local = 1'b1;
    end else begin
        weights_l0_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln323_fu_1444_p2 = (ap_sig_allocacmp_i + 7'd1);

assign and_ln327_fu_2794_p2 = (xor_ln327_fu_2789_p2 & p_load_reg_4308);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_ready = ap_ready_sig;

assign bitcast_ln325_100_fu_2599_p1 = sub_i120_48_reg_4729;

assign bitcast_ln325_101_fu_2366_p1 = trunc_ln325_49_reg_3668_pp0_iter1_reg;

assign bitcast_ln325_102_fu_2602_p1 = sub_i120_49_reg_4734;

assign bitcast_ln325_103_fu_2370_p1 = trunc_ln325_50_reg_3678_pp0_iter1_reg;

assign bitcast_ln325_104_fu_2605_p1 = sub_i120_50_reg_4739;

assign bitcast_ln325_105_fu_2374_p1 = trunc_ln325_51_reg_3688_pp0_iter1_reg;

assign bitcast_ln325_106_fu_2608_p1 = sub_i120_51_reg_4744;

assign bitcast_ln325_107_fu_2378_p1 = trunc_ln325_52_reg_3698_pp0_iter1_reg;

assign bitcast_ln325_108_fu_2611_p1 = sub_i120_52_reg_4749;

assign bitcast_ln325_109_fu_2382_p1 = trunc_ln325_53_reg_3708_pp0_iter1_reg;

assign bitcast_ln325_10_fu_2464_p1 = sub_i120_4_reg_4333;

assign bitcast_ln325_110_fu_2614_p1 = sub_i120_53_reg_4754;

assign bitcast_ln325_111_fu_2407_p1 = trunc_ln325_54_reg_3718_pp0_iter1_reg;

assign bitcast_ln325_112_fu_2617_p1 = sub_i120_54_reg_4759;

assign bitcast_ln325_113_fu_2411_p1 = trunc_ln325_55_reg_3728_pp0_iter1_reg;

assign bitcast_ln325_114_fu_2620_p1 = sub_i120_55_reg_4764;

assign bitcast_ln325_115_fu_2415_p1 = trunc_ln325_56_reg_3738_pp0_iter1_reg;

assign bitcast_ln325_116_fu_2623_p1 = sub_i120_56_reg_4769;

assign bitcast_ln325_117_fu_2419_p1 = trunc_ln325_57_reg_3748_pp0_iter1_reg;

assign bitcast_ln325_118_fu_2626_p1 = sub_i120_57_reg_4774;

assign bitcast_ln325_119_fu_2423_p1 = trunc_ln325_58_reg_3758_pp0_iter1_reg;

assign bitcast_ln325_11_fu_2183_p1 = trunc_ln325_4_reg_3218;

assign bitcast_ln325_120_fu_2629_p1 = sub_i120_58_reg_4779;

assign bitcast_ln325_121_fu_2427_p1 = trunc_ln325_59_reg_3768_pp0_iter1_reg;

assign bitcast_ln325_122_fu_2632_p1 = sub_i120_59_reg_4784;

assign bitcast_ln325_123_fu_2431_p1 = trunc_ln325_60_reg_3778_pp0_iter1_reg;

assign bitcast_ln325_124_fu_2635_p1 = sub_i120_60_reg_4789;

assign bitcast_ln325_125_fu_2435_p1 = trunc_ln325_61_reg_3788_pp0_iter1_reg;

assign bitcast_ln325_126_fu_2638_p1 = sub_i120_61_reg_4794;

assign bitcast_ln325_127_fu_2439_p1 = trunc_ln325_62_reg_3798_pp0_iter1_reg;

assign bitcast_ln325_128_fu_2641_p1 = sub_i120_62_reg_4799;

assign bitcast_ln325_12_fu_2467_p1 = sub_i120_5_reg_4338;

assign bitcast_ln325_13_fu_2187_p1 = trunc_ln325_5_reg_3228;

assign bitcast_ln325_14_fu_2470_p1 = sub_i120_6_reg_4343;

assign bitcast_ln325_15_fu_2191_p1 = trunc_ln325_6_reg_3238;

assign bitcast_ln325_16_fu_2473_p1 = sub_i120_7_reg_4348;

assign bitcast_ln325_17_fu_2195_p1 = trunc_ln325_7_reg_3248;

assign bitcast_ln325_18_fu_2476_p1 = sub_i120_8_reg_4353;

assign bitcast_ln325_19_fu_2199_p1 = trunc_ln325_8_reg_3258;

assign bitcast_ln325_20_fu_2479_p1 = sub_i120_9_reg_4358;

assign bitcast_ln325_21_fu_2203_p1 = trunc_ln325_9_reg_3268;

assign bitcast_ln325_22_fu_2482_p1 = sub_i120_s_reg_4363;

assign bitcast_ln325_23_fu_2207_p1 = trunc_ln325_10_reg_3278_pp0_iter1_reg;

assign bitcast_ln325_24_fu_2485_p1 = sub_i120_10_reg_4484;

assign bitcast_ln325_25_fu_2211_p1 = trunc_ln325_11_reg_3288_pp0_iter1_reg;

assign bitcast_ln325_26_fu_2488_p1 = sub_i120_11_reg_4489;

assign bitcast_ln325_27_fu_2215_p1 = trunc_ln325_12_reg_3298_pp0_iter1_reg;

assign bitcast_ln325_28_fu_2491_p1 = sub_i120_12_reg_4494;

assign bitcast_ln325_29_fu_2219_p1 = trunc_ln325_13_reg_3308_pp0_iter1_reg;

assign bitcast_ln325_2_fu_2452_p1 = sub_i3_reg_4313;

assign bitcast_ln325_30_fu_2494_p1 = sub_i120_13_reg_4499;

assign bitcast_ln325_31_fu_2223_p1 = trunc_ln325_14_reg_3318_pp0_iter1_reg;

assign bitcast_ln325_32_fu_2497_p1 = sub_i120_14_reg_4504;

assign bitcast_ln325_33_fu_2227_p1 = trunc_ln325_15_reg_3328_pp0_iter1_reg;

assign bitcast_ln325_34_fu_2500_p1 = sub_i120_15_reg_4509;

assign bitcast_ln325_35_fu_2231_p1 = trunc_ln325_16_reg_3338_pp0_iter1_reg;

assign bitcast_ln325_36_fu_2503_p1 = sub_i120_16_reg_4514;

assign bitcast_ln325_37_fu_2235_p1 = trunc_ln325_17_reg_3348_pp0_iter1_reg;

assign bitcast_ln325_38_fu_2506_p1 = sub_i120_17_reg_4519;

assign bitcast_ln325_39_fu_2239_p1 = trunc_ln325_18_reg_3358_pp0_iter1_reg;

assign bitcast_ln325_3_fu_2167_p1 = trunc_ln325_s_reg_3178;

assign bitcast_ln325_40_fu_2509_p1 = sub_i120_18_reg_4524;

assign bitcast_ln325_41_fu_2243_p1 = trunc_ln325_19_reg_3368_pp0_iter1_reg;

assign bitcast_ln325_42_fu_2512_p1 = sub_i120_19_reg_4529;

assign bitcast_ln325_43_fu_2247_p1 = trunc_ln325_20_reg_3378_pp0_iter1_reg;

assign bitcast_ln325_44_fu_2515_p1 = sub_i120_20_reg_4534;

assign bitcast_ln325_45_fu_2251_p1 = trunc_ln325_21_reg_3388_pp0_iter1_reg;

assign bitcast_ln325_46_fu_2518_p1 = sub_i120_21_reg_4594;

assign bitcast_ln325_47_fu_2255_p1 = trunc_ln325_22_reg_3398_pp0_iter1_reg;

assign bitcast_ln325_48_fu_2521_p1 = sub_i120_22_reg_4599;

assign bitcast_ln325_49_fu_2259_p1 = trunc_ln325_23_reg_3408_pp0_iter1_reg;

assign bitcast_ln325_4_fu_2455_p1 = sub_i120_1_reg_4318;

assign bitcast_ln325_50_fu_2524_p1 = sub_i120_23_reg_4604;

assign bitcast_ln325_51_fu_2263_p1 = trunc_ln325_24_reg_3418_pp0_iter1_reg;

assign bitcast_ln325_52_fu_2527_p1 = sub_i120_24_reg_4609;

assign bitcast_ln325_53_fu_2267_p1 = trunc_ln325_25_reg_3428_pp0_iter1_reg;

assign bitcast_ln325_54_fu_2530_p1 = sub_i120_25_reg_4614;

assign bitcast_ln325_55_fu_2271_p1 = trunc_ln325_26_reg_3438_pp0_iter1_reg;

assign bitcast_ln325_56_fu_2533_p1 = sub_i120_26_reg_4619;

assign bitcast_ln325_57_fu_2275_p1 = trunc_ln325_27_reg_3448_pp0_iter1_reg;

assign bitcast_ln325_58_fu_2536_p1 = sub_i120_27_reg_4624;

assign bitcast_ln325_59_fu_2279_p1 = trunc_ln325_28_reg_3458_pp0_iter1_reg;

assign bitcast_ln325_5_fu_2171_p1 = trunc_ln325_1_reg_3188;

assign bitcast_ln325_60_fu_2539_p1 = sub_i120_28_reg_4629;

assign bitcast_ln325_61_fu_2283_p1 = trunc_ln325_29_reg_3468_pp0_iter1_reg;

assign bitcast_ln325_62_fu_2542_p1 = sub_i120_29_reg_4634;

assign bitcast_ln325_63_fu_2287_p1 = trunc_ln325_30_reg_3478_pp0_iter1_reg;

assign bitcast_ln325_64_fu_2545_p1 = sub_i120_30_reg_4639;

assign bitcast_ln325_65_fu_2291_p1 = trunc_ln325_31_reg_3488_pp0_iter1_reg;

assign bitcast_ln325_66_fu_2548_p1 = sub_i120_31_reg_4644;

assign bitcast_ln325_67_fu_2295_p1 = trunc_ln325_32_reg_3498_pp0_iter1_reg;

assign bitcast_ln325_68_fu_2551_p1 = sub_i120_32_reg_4649;

assign bitcast_ln325_69_fu_2299_p1 = trunc_ln325_33_reg_3508_pp0_iter1_reg;

assign bitcast_ln325_6_fu_2458_p1 = sub_i120_2_reg_4323;

assign bitcast_ln325_70_fu_2554_p1 = sub_i120_33_reg_4654;

assign bitcast_ln325_71_fu_2303_p1 = trunc_ln325_34_reg_3518_pp0_iter1_reg;

assign bitcast_ln325_72_fu_2557_p1 = sub_i120_34_reg_4659;

assign bitcast_ln325_73_fu_2307_p1 = trunc_ln325_35_reg_3528_pp0_iter1_reg;

assign bitcast_ln325_74_fu_2560_p1 = sub_i120_35_reg_4664;

assign bitcast_ln325_75_fu_2311_p1 = trunc_ln325_36_reg_3538_pp0_iter1_reg;

assign bitcast_ln325_76_fu_2563_p1 = sub_i120_36_reg_4669;

assign bitcast_ln325_77_fu_2315_p1 = trunc_ln325_37_reg_3548_pp0_iter1_reg;

assign bitcast_ln325_78_fu_2566_p1 = sub_i120_37_reg_4674;

assign bitcast_ln325_79_fu_2319_p1 = trunc_ln325_38_reg_3558_pp0_iter1_reg;

assign bitcast_ln325_7_fu_2175_p1 = trunc_ln325_2_reg_3198;

assign bitcast_ln325_80_fu_2569_p1 = sub_i120_38_reg_4679;

assign bitcast_ln325_81_fu_2323_p1 = trunc_ln325_39_reg_3568_pp0_iter1_reg;

assign bitcast_ln325_82_fu_2572_p1 = sub_i120_39_reg_4684;

assign bitcast_ln325_83_fu_2327_p1 = trunc_ln325_40_reg_3578_pp0_iter1_reg;

assign bitcast_ln325_84_fu_2575_p1 = sub_i120_40_reg_4689;

assign bitcast_ln325_85_fu_2331_p1 = trunc_ln325_41_reg_3588_pp0_iter1_reg;

assign bitcast_ln325_86_fu_2578_p1 = sub_i120_41_reg_4694;

assign bitcast_ln325_87_fu_2335_p1 = trunc_ln325_42_reg_3598_pp0_iter1_reg;

assign bitcast_ln325_88_fu_2581_p1 = sub_i120_42_reg_4699;

assign bitcast_ln325_89_fu_2342_p1 = trunc_ln325_43_reg_3608_pp0_iter1_reg;

assign bitcast_ln325_8_fu_2461_p1 = sub_i120_3_reg_4328;

assign bitcast_ln325_90_fu_2584_p1 = sub_i120_43_reg_4704;

assign bitcast_ln325_91_fu_2346_p1 = trunc_ln325_44_reg_3618_pp0_iter1_reg;

assign bitcast_ln325_92_fu_2587_p1 = sub_i120_44_reg_4709;

assign bitcast_ln325_93_fu_2350_p1 = trunc_ln325_45_reg_3628_pp0_iter1_reg;

assign bitcast_ln325_94_fu_2590_p1 = sub_i120_45_reg_4714;

assign bitcast_ln325_95_fu_2354_p1 = trunc_ln325_46_reg_3638_pp0_iter1_reg;

assign bitcast_ln325_96_fu_2593_p1 = sub_i120_46_reg_4719;

assign bitcast_ln325_97_fu_2358_p1 = trunc_ln325_47_reg_3648_pp0_iter1_reg;

assign bitcast_ln325_98_fu_2596_p1 = sub_i120_47_reg_4724;

assign bitcast_ln325_99_fu_2362_p1 = trunc_ln325_48_reg_3658_pp0_iter1_reg;

assign bitcast_ln325_9_fu_2179_p1 = trunc_ln325_3_reg_3208;

assign bitcast_ln325_fu_2163_p1 = trunc_ln325_reg_3168;

assign bitcast_ln327_2_fu_2777_p1 = sub30_i3_reg_4804;

assign bitcast_ln327_fu_2443_p1 = trunc_ln327_reg_4474;

assign d_l0_0_address0 = zext_ln323_fu_1450_p1;

assign d_l0_0_ce0 = d_l0_0_ce0_local;

assign grp_fu_8485_p_ce = 1'b1;

assign grp_fu_8485_p_din0 = grp_fu_1315_p0;

assign grp_fu_8485_p_din1 = grp_fu_1315_p1;

assign grp_fu_8485_p_opcode = 2'd1;

assign grp_fu_8493_p_ce = 1'b1;

assign grp_fu_8493_p_din0 = grp_fu_1319_p0;

assign grp_fu_8493_p_din1 = grp_fu_1319_p1;

assign grp_fu_8493_p_opcode = 2'd1;

assign grp_fu_8497_p_ce = 1'b1;

assign grp_fu_8497_p_din0 = grp_fu_1323_p0;

assign grp_fu_8497_p_din1 = grp_fu_1323_p1;

assign grp_fu_8497_p_opcode = 2'd1;

assign grp_fu_8501_p_ce = 1'b1;

assign grp_fu_8501_p_din0 = grp_fu_1327_p0;

assign grp_fu_8501_p_din1 = grp_fu_1327_p1;

assign grp_fu_8501_p_opcode = 2'd1;

assign grp_fu_8505_p_ce = 1'b1;

assign grp_fu_8505_p_din0 = grp_fu_1331_p0;

assign grp_fu_8505_p_din1 = grp_fu_1331_p1;

assign grp_fu_8505_p_opcode = 2'd1;

assign grp_fu_8509_p_ce = 1'b1;

assign grp_fu_8509_p_din0 = grp_fu_1335_p0;

assign grp_fu_8509_p_din1 = grp_fu_1335_p1;

assign grp_fu_8509_p_opcode = 2'd1;

assign grp_fu_8513_p_ce = 1'b1;

assign grp_fu_8513_p_din0 = grp_fu_1339_p0;

assign grp_fu_8513_p_din1 = grp_fu_1339_p1;

assign grp_fu_8513_p_opcode = 2'd1;

assign grp_fu_8517_p_ce = 1'b1;

assign grp_fu_8517_p_din0 = grp_fu_1343_p0;

assign grp_fu_8517_p_din1 = grp_fu_1343_p1;

assign grp_fu_8517_p_opcode = 2'd1;

assign grp_fu_8521_p_ce = 1'b1;

assign grp_fu_8521_p_din0 = grp_fu_1347_p0;

assign grp_fu_8521_p_din1 = grp_fu_1347_p1;

assign grp_fu_8521_p_opcode = 2'd1;

assign grp_fu_8525_p_ce = 1'b1;

assign grp_fu_8525_p_din0 = grp_fu_1351_p0;

assign grp_fu_8525_p_din1 = grp_fu_1351_p1;

assign grp_fu_8525_p_opcode = 2'd1;

assign grp_fu_8529_p_ce = 1'b1;

assign grp_fu_8529_p_din0 = grp_fu_1355_p0;

assign grp_fu_8529_p_din1 = grp_fu_1355_p1;

assign grp_fu_8529_p_opcode = 2'd1;

assign grp_fu_8581_p_ce = 1'b1;

assign grp_fu_8581_p_din0 = grp_fu_1359_p0;

assign grp_fu_8581_p_din1 = 64'd4562254508917369340;

assign grp_fu_8585_p_ce = 1'b1;

assign grp_fu_8585_p_din0 = grp_fu_1365_p0;

assign grp_fu_8585_p_din1 = 64'd4562254508917369340;

assign grp_fu_8589_p_ce = 1'b1;

assign grp_fu_8589_p_din0 = grp_fu_1371_p0;

assign grp_fu_8589_p_din1 = 64'd4562254508917369340;

assign grp_fu_8593_p_ce = 1'b1;

assign grp_fu_8593_p_din0 = grp_fu_1377_p0;

assign grp_fu_8593_p_din1 = 64'd4562254508917369340;

assign grp_fu_8597_p_ce = 1'b1;

assign grp_fu_8597_p_din0 = grp_fu_1383_p0;

assign grp_fu_8597_p_din1 = 64'd4562254508917369340;

assign grp_fu_8601_p_ce = 1'b1;

assign grp_fu_8601_p_din0 = grp_fu_1389_p0;

assign grp_fu_8601_p_din1 = 64'd4562254508917369340;

assign grp_fu_8605_p_ce = 1'b1;

assign grp_fu_8605_p_din0 = grp_fu_1395_p0;

assign grp_fu_8605_p_din1 = 64'd4562254508917369340;

assign grp_fu_8609_p_ce = 1'b1;

assign grp_fu_8609_p_din0 = grp_fu_1401_p0;

assign grp_fu_8609_p_din1 = 64'd4562254508917369340;

assign grp_fu_8613_p_ce = 1'b1;

assign grp_fu_8613_p_din0 = grp_fu_1407_p0;

assign grp_fu_8613_p_din1 = 64'd4562254508917369340;

assign grp_fu_8617_p_ce = 1'b1;

assign grp_fu_8617_p_din0 = grp_fu_1413_p0;

assign grp_fu_8617_p_din1 = 64'd4562254508917369340;

assign grp_fu_8621_p_ce = 1'b1;

assign grp_fu_8621_p_din0 = grp_fu_1419_p0;

assign grp_fu_8621_p_din1 = 64'd4562254508917369340;

assign icmp_ln323_fu_1438_p2 = ((ap_sig_allocacmp_i == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln327_fu_2397_p2 = ap_sig_allocacmp_p_load >> zext_ln327_fu_2393_p1;

assign or_ln325_1_fu_2644_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{bitcast_ln325_128_fu_2641_p1}, {bitcast_ln325_126_fu_2638_p1}}, {bitcast_ln325_124_fu_2635_p1}}, {bitcast_ln325_122_fu_2632_p1}}, {bitcast_ln325_120_fu_2629_p1}}, {bitcast_ln325_118_fu_2626_p1}}, {bitcast_ln325_116_fu_2623_p1}}, {bitcast_ln325_114_fu_2620_p1}}, {bitcast_ln325_112_fu_2617_p1}}, {bitcast_ln325_110_fu_2614_p1}}, {bitcast_ln325_108_fu_2611_p1}}, {bitcast_ln325_106_fu_2608_p1}}, {bitcast_ln325_104_fu_2605_p1}}, {bitcast_ln325_102_fu_2602_p1}}, {bitcast_ln325_100_fu_2599_p1}}, {bitcast_ln325_98_fu_2596_p1}}, {bitcast_ln325_96_fu_2593_p1}}, {bitcast_ln325_94_fu_2590_p1}}, {bitcast_ln325_92_fu_2587_p1}}, {bitcast_ln325_90_fu_2584_p1}}, {bitcast_ln325_88_fu_2581_p1}}, {bitcast_ln325_86_fu_2578_p1}}, {bitcast_ln325_84_fu_2575_p1}}, {bitcast_ln325_82_fu_2572_p1}}, {bitcast_ln325_80_fu_2569_p1}}, {bitcast_ln325_78_fu_2566_p1}}, {bitcast_ln325_76_fu_2563_p1}}, {bitcast_ln325_74_fu_2560_p1}}, {bitcast_ln325_72_fu_2557_p1}}, {bitcast_ln325_70_fu_2554_p1}}, 
    {bitcast_ln325_68_fu_2551_p1}}, {bitcast_ln325_66_fu_2548_p1}}, {bitcast_ln325_64_fu_2545_p1}}, {bitcast_ln325_62_fu_2542_p1}}, {bitcast_ln325_60_fu_2539_p1}}, {bitcast_ln325_58_fu_2536_p1}}, {bitcast_ln325_56_fu_2533_p1}}, {bitcast_ln325_54_fu_2530_p1}}, {bitcast_ln325_52_fu_2527_p1}}, {bitcast_ln325_50_fu_2524_p1}}, {bitcast_ln325_48_fu_2521_p1}}, {bitcast_ln325_46_fu_2518_p1}}, {bitcast_ln325_44_fu_2515_p1}}, {bitcast_ln325_42_fu_2512_p1}}, {bitcast_ln325_40_fu_2509_p1}}, {bitcast_ln325_38_fu_2506_p1}}, {bitcast_ln325_36_fu_2503_p1}}, {bitcast_ln325_34_fu_2500_p1}}, {bitcast_ln325_32_fu_2497_p1}}, {bitcast_ln325_30_fu_2494_p1}}, {bitcast_ln325_28_fu_2491_p1}}, {bitcast_ln325_26_fu_2488_p1}}, {bitcast_ln325_24_fu_2485_p1}}, {bitcast_ln325_22_fu_2482_p1}}, {bitcast_ln325_20_fu_2479_p1}}, {bitcast_ln325_18_fu_2476_p1}}, {bitcast_ln325_16_fu_2473_p1}}, {bitcast_ln325_14_fu_2470_p1}}, {bitcast_ln325_12_fu_2467_p1}}, {bitcast_ln325_10_fu_2464_p1}}, {bitcast_ln325_8_fu_2461_p1}}, {bitcast_ln325_6_fu_2458_p1}}, {bitcast_ln325_4_fu_2455_p1}}, 
    {bitcast_ln325_2_fu_2452_p1}};

assign or_ln327_fu_2799_p2 = (shl_ln327_2_fu_2784_p2 | and_ln327_fu_2794_p2);

assign p_out = empty_fu_440;

assign shl_ln327_2_fu_2784_p2 = zext_ln327_2_fu_2780_p1 << zext_ln327_reg_4468;

assign shl_ln327_fu_2447_p2 = 4096'd18446744073709551615 << zext_ln327_reg_4468;

assign shl_ln56_4_fu_2386_p3 = {{trunc_ln56_reg_3158_pp0_iter1_reg}, {6'd0}};

assign trunc_ln325_fu_1529_p1 = weights_l0_q0[63:0];

assign trunc_ln327_fu_2403_p1 = lshr_ln327_fu_2397_p2[63:0];

assign trunc_ln56_fu_1520_p1 = ap_sig_allocacmp_i[5:0];

assign update_temp_mat_10_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_10_ce0 = update_temp_mat_10_ce0_local;

assign update_temp_mat_11_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_11_ce0 = update_temp_mat_11_ce0_local;

assign update_temp_mat_12_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_12_ce0 = update_temp_mat_12_ce0_local;

assign update_temp_mat_13_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_13_ce0 = update_temp_mat_13_ce0_local;

assign update_temp_mat_14_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_14_ce0 = update_temp_mat_14_ce0_local;

assign update_temp_mat_15_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_15_ce0 = update_temp_mat_15_ce0_local;

assign update_temp_mat_16_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_16_ce0 = update_temp_mat_16_ce0_local;

assign update_temp_mat_17_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_17_ce0 = update_temp_mat_17_ce0_local;

assign update_temp_mat_18_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_18_ce0 = update_temp_mat_18_ce0_local;

assign update_temp_mat_19_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_19_ce0 = update_temp_mat_19_ce0_local;

assign update_temp_mat_1_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_1_ce0 = update_temp_mat_1_ce0_local;

assign update_temp_mat_20_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_20_ce0 = update_temp_mat_20_ce0_local;

assign update_temp_mat_21_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_21_ce0 = update_temp_mat_21_ce0_local;

assign update_temp_mat_22_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_22_ce0 = update_temp_mat_22_ce0_local;

assign update_temp_mat_23_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_23_ce0 = update_temp_mat_23_ce0_local;

assign update_temp_mat_24_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_24_ce0 = update_temp_mat_24_ce0_local;

assign update_temp_mat_25_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_25_ce0 = update_temp_mat_25_ce0_local;

assign update_temp_mat_26_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_26_ce0 = update_temp_mat_26_ce0_local;

assign update_temp_mat_27_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_27_ce0 = update_temp_mat_27_ce0_local;

assign update_temp_mat_28_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_28_ce0 = update_temp_mat_28_ce0_local;

assign update_temp_mat_29_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_29_ce0 = update_temp_mat_29_ce0_local;

assign update_temp_mat_2_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_2_ce0 = update_temp_mat_2_ce0_local;

assign update_temp_mat_30_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_30_ce0 = update_temp_mat_30_ce0_local;

assign update_temp_mat_31_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_31_ce0 = update_temp_mat_31_ce0_local;

assign update_temp_mat_32_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_32_ce0 = update_temp_mat_32_ce0_local;

assign update_temp_mat_33_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_33_ce0 = update_temp_mat_33_ce0_local;

assign update_temp_mat_34_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_34_ce0 = update_temp_mat_34_ce0_local;

assign update_temp_mat_35_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_35_ce0 = update_temp_mat_35_ce0_local;

assign update_temp_mat_36_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_36_ce0 = update_temp_mat_36_ce0_local;

assign update_temp_mat_37_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_37_ce0 = update_temp_mat_37_ce0_local;

assign update_temp_mat_38_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_38_ce0 = update_temp_mat_38_ce0_local;

assign update_temp_mat_39_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_39_ce0 = update_temp_mat_39_ce0_local;

assign update_temp_mat_3_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_3_ce0 = update_temp_mat_3_ce0_local;

assign update_temp_mat_40_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_40_ce0 = update_temp_mat_40_ce0_local;

assign update_temp_mat_41_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_41_ce0 = update_temp_mat_41_ce0_local;

assign update_temp_mat_42_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_42_ce0 = update_temp_mat_42_ce0_local;

assign update_temp_mat_43_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_43_ce0 = update_temp_mat_43_ce0_local;

assign update_temp_mat_44_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_44_ce0 = update_temp_mat_44_ce0_local;

assign update_temp_mat_45_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_45_ce0 = update_temp_mat_45_ce0_local;

assign update_temp_mat_46_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_46_ce0 = update_temp_mat_46_ce0_local;

assign update_temp_mat_47_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_47_ce0 = update_temp_mat_47_ce0_local;

assign update_temp_mat_48_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_48_ce0 = update_temp_mat_48_ce0_local;

assign update_temp_mat_49_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_49_ce0 = update_temp_mat_49_ce0_local;

assign update_temp_mat_4_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_4_ce0 = update_temp_mat_4_ce0_local;

assign update_temp_mat_50_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_50_ce0 = update_temp_mat_50_ce0_local;

assign update_temp_mat_51_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_51_ce0 = update_temp_mat_51_ce0_local;

assign update_temp_mat_52_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_52_ce0 = update_temp_mat_52_ce0_local;

assign update_temp_mat_53_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_53_ce0 = update_temp_mat_53_ce0_local;

assign update_temp_mat_54_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_54_ce0 = update_temp_mat_54_ce0_local;

assign update_temp_mat_55_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_55_ce0 = update_temp_mat_55_ce0_local;

assign update_temp_mat_56_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_56_ce0 = update_temp_mat_56_ce0_local;

assign update_temp_mat_57_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_57_ce0 = update_temp_mat_57_ce0_local;

assign update_temp_mat_58_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_58_ce0 = update_temp_mat_58_ce0_local;

assign update_temp_mat_59_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_59_ce0 = update_temp_mat_59_ce0_local;

assign update_temp_mat_5_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_5_ce0 = update_temp_mat_5_ce0_local;

assign update_temp_mat_60_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_60_ce0 = update_temp_mat_60_ce0_local;

assign update_temp_mat_61_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_61_ce0 = update_temp_mat_61_ce0_local;

assign update_temp_mat_62_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_62_ce0 = update_temp_mat_62_ce0_local;

assign update_temp_mat_63_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_63_ce0 = update_temp_mat_63_ce0_local;

assign update_temp_mat_6_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_6_ce0 = update_temp_mat_6_ce0_local;

assign update_temp_mat_7_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_7_ce0 = update_temp_mat_7_ce0_local;

assign update_temp_mat_8_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_8_ce0 = update_temp_mat_8_ce0_local;

assign update_temp_mat_9_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_9_ce0 = update_temp_mat_9_ce0_local;

assign update_temp_mat_address0 = zext_ln323_fu_1450_p1;

assign update_temp_mat_ce0 = update_temp_mat_ce0_local;

assign weights_l0_address0 = weights_l0_address0_local;

assign weights_l0_ce0 = weights_l0_ce0_local;

assign weights_l0_d0 = or_ln325_1_fu_2644_p65;

assign weights_l0_we0 = weights_l0_we0_local;

assign xor_ln327_fu_2789_p2 = (shl_ln327_reg_4589 ^ 4096'd1044388881413152506691752710716624382579964249047383780384233483283953907971557456848826811934997558340890106714439262837987573438185793607263236087851365277945956976543709998340361590134383718314428070011855946226376318839397712745672334684344586617496807908705803704071284048740118609114467977783598029006686938976881787785946905630190260940599579453432823469303026696443059025015972399867714215541693835559885291486318237914434496734087811872639496475100189041349008417061675093668333850551032972088269550769983616369411933015213796825837188091833656751221318492846368125550225998300412344784862595674492194617023806505913245610825731835380087608622102834270197698202313169017678006675195485079921636419370285375124784014907159135459982790513399611551794271106831134090584272884279791554849782954323534517065223269061394905987693002122963395687782878948440616007412945674919823050571642377154816321380631045902916136926708342856440730447899971901781465763473223850267253059899795996090799469201774624817718449867455659250178329070473119433165550807568221846571746373296884912819520317457002440926616910874148385078411929804522981857338977648103126085903001302413467189726673216491511131602920781738033436090243804708340403154190335);

assign zext_ln323_fu_1450_p1 = ap_sig_allocacmp_i;

assign zext_ln327_2_fu_2780_p1 = bitcast_ln327_2_fu_2777_p1;

assign zext_ln327_fu_2393_p1 = shl_ln56_4_fu_2386_p3;

always @ (posedge ap_clk) begin
    zext_ln327_reg_4468[5:0] <= 6'b000000;
    zext_ln327_reg_4468[4095:12] <= 4084'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //accelerator_accelerator_Pipeline_VITIS_LOOP_323_18
