#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 25 13:05:29 2017
# Process ID: 9668
# Current directory: /home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.runs/block_diagram_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log block_diagram_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_diagram_rst_ps7_0_100M_0.tcl
# Log file: /home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.runs/block_diagram_rst_ps7_0_100M_0_synth_1/block_diagram_rst_ps7_0_100M_0.vds
# Journal file: /home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.runs/block_diagram_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source block_diagram_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.004 ; gain = 168.082 ; free physical = 142 ; free virtual = 3995
INFO: [Synth 8-638] synthesizing module 'block_diagram_rst_ps7_0_100M_0' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/synth/block_diagram_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'block_diagram_rst_ps7_0_100M_0' (7#1) [/home/inf2013/nxiromeritis/embedded/ce435_4/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_rst_ps7_0_100M_0/synth/block_diagram_rst_ps7_0_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.480 ; gain = 209.559 ; free physical = 122 ; free virtual = 3902
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.480 ; gain = 209.559 ; free physical = 108 ; free virtual = 3888
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1479.363 ; gain = 0.004 ; free physical = 149 ; free virtual = 3239
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 124 ; free virtual = 3148
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 124 ; free virtual = 3148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 123 ; free virtual = 3148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 121 ; free virtual = 3148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 111 ; free virtual = 3145
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 134 ; free virtual = 3053
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 134 ; free virtual = 3053
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 124 ; free virtual = 3043
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 121 ; free virtual = 3044
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 121 ; free virtual = 3044
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 120 ; free virtual = 3044
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 120 ; free virtual = 3044
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 120 ; free virtual = 3043
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 119 ; free virtual = 3043

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1479.363 ; gain = 552.441 ; free physical = 119 ; free virtual = 3042
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1479.367 ; gain = 463.941 ; free physical = 115 ; free virtual = 2997
