Timing Analyzer report for RTF
Fri Feb 21 17:26:49 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; RTF                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; CLK                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { CLK }                                             ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; sc5|altpll_component|auto_generated|pll1|inclk[0] ; { sc5|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 109.96 MHz ; 109.96 MHz      ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.906 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.696 ; 0.000         ;
; CLK                                             ; 9.891 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.906 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.405      ;
; 0.958 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.353      ;
; 0.960 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.377      ;
; 0.962 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.349      ;
; 1.012 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.325      ;
; 1.016 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.321      ;
; 1.040 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.271      ;
; 1.092 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.219      ;
; 1.096 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.215      ;
; 1.143 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.168      ;
; 1.146 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.165      ;
; 1.172 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.139      ;
; 1.197 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.140      ;
; 1.200 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.137      ;
; 1.224 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.087      ;
; 1.228 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.083      ;
; 1.237 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.074      ;
; 1.261 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.050      ;
; 1.277 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.034      ;
; 1.280 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.031      ;
; 1.283 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.054      ;
; 1.289 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.022      ;
; 1.293 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.018      ;
; 1.306 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 9.006      ;
; 1.315 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.022      ;
; 1.335 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 9.002      ;
; 1.339 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.998      ;
; 1.360 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.977      ;
; 1.360 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 8.978      ;
; 1.368 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.943      ;
; 1.395 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.916      ;
; 1.409 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.902      ;
; 1.412 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.899      ;
; 1.412 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.925      ;
; 1.416 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.921      ;
; 1.420 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.891      ;
; 1.424 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.887      ;
; 1.437 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.874      ;
; 1.440 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.872      ;
; 1.450 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.894      ;
; 1.474 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.837      ;
; 1.477 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.834      ;
; 1.481 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.831      ;
; 1.489 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.822      ;
; 1.493 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.818      ;
; 1.499 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.845      ;
; 1.502 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.842      ;
; 1.506 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.838      ;
; 1.520 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.817      ;
; 1.523 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.814      ;
; 1.527 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.784      ;
; 1.535 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 8.803      ;
; 1.551 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.793      ;
; 1.555 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.789      ;
; 1.572 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.740      ;
; 1.582 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.762      ;
; 1.592 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.719      ;
; 1.597 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.740      ;
; 1.600 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.737      ;
; 1.605 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.706      ;
; 1.608 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.703      ;
; 1.615 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.697      ;
; 1.619 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.693      ;
; 1.626 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 8.680      ;
; 1.626 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 8.687      ;
; 1.631 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.713      ;
; 1.634 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.710      ;
; 1.637 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.675      ;
; 1.638 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.699      ;
; 1.638 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.706      ;
; 1.650 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 8.656      ;
; 1.659 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 8.654      ;
; 1.673 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 8.665      ;
; 1.674 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.637      ;
; 1.677 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.634      ;
; 1.680 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 8.652      ;
; 1.680 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.341      ; 8.659      ;
; 1.681 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.629      ;
; 1.683 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 8.655      ;
; 1.683 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.661      ;
; 1.687 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.657      ;
; 1.687 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.657      ;
; 1.690 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.654      ;
; 1.704 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 8.628      ;
; 1.707 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.603      ;
; 1.712 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.598      ;
; 1.713 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.341      ; 8.626      ;
; 1.714 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.630      ;
; 1.715 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 8.622      ;
; 1.723 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.588      ;
; 1.735 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 8.601      ;
; 1.736 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.608      ;
; 1.739 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.605      ;
; 1.747 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.565      ;
; 1.753 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 8.559      ;
; 1.760 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 8.546      ;
; 1.760 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 8.553      ;
; 1.760 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 8.578      ;
; 1.761 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 8.575      ;
; 1.763 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 8.581      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.429 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; AD9201:sc1|registro_paralelo:c0|qp[5]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.432 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; AD9201:sc1|registro_paralelo:c0|qp[1]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; AD9201:sc1|registro_paralelo:c0|qp[2]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.451 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.493 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.503 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.770      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.587 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.904      ;
; 0.588 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.905      ;
; 0.588 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[12]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.905      ;
; 0.593 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.910      ;
; 0.600 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.606 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; AD9201:sc1|registro_paralelo:c0|qp[0]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.611 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.622 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.637 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.911      ;
; 0.660 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.663 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.671 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.936      ;
; 0.674 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.939      ;
; 0.679 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.946      ;
; 0.681 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.946      ;
; 0.700 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.728 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.744 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.061      ;
; 0.746 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.011      ;
; 0.760 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.769 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.060      ;
; 0.775 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.066      ;
; 0.787 ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.790 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[11]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.081      ;
; 0.793 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.110      ;
; 0.799 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.814 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.105      ;
; 0.902 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.219      ;
; 0.903 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.220      ;
; 0.904 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.221      ;
; 0.913 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.180      ;
; 0.950 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.214      ;
; 0.951 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.976 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.243      ;
; 0.978 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.243      ;
; 0.980 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.245      ;
; 0.982 ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 120.85 MHz ; 120.85 MHz      ; sc5|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 1.725 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.689 ; 0.000         ;
; CLK                                             ; 9.887 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.725 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.558      ;
; 1.805 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.506      ;
; 1.809 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.474      ;
; 1.813 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.470      ;
; 1.842 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.441      ;
; 1.889 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.422      ;
; 1.893 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.418      ;
; 1.926 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.357      ;
; 1.930 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.353      ;
; 1.947 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.336      ;
; 1.959 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.324      ;
; 1.968 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.315      ;
; 2.027 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.284      ;
; 2.029 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.282      ;
; 2.043 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.240      ;
; 2.047 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.236      ;
; 2.048 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.263      ;
; 2.063 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.220      ;
; 2.064 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.219      ;
; 2.077 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.206      ;
; 2.085 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.198      ;
; 2.113 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.198      ;
; 2.117 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.194      ;
; 2.124 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.285      ; 8.160      ;
; 2.147 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.136      ;
; 2.151 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.132      ;
; 2.157 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.154      ;
; 2.157 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.154      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.160 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.725      ;
; 2.178 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.105      ;
; 2.181 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.102      ;
; 2.191 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.092      ;
; 2.194 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.089      ;
; 2.202 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.081      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[6]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[7]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[8]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[10]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[11]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[12]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[13]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[14]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[15]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.203 ; FSM_RTF:sc4|qp[2]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.682      ;
; 2.204 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 8.108      ;
; 2.212 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 8.104      ;
; 2.241 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.285      ; 8.043      ;
; 2.241 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.070      ;
; 2.245 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.066      ;
; 2.251 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.060      ;
; 2.262 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.021      ;
; 2.266 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.017      ;
; 2.272 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 8.039      ;
; 2.275 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.008      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.277 ; FSM_RTF:sc4|qp[1]                                     ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]          ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.115     ; 2.607      ;
; 2.279 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 8.004      ;
; 2.280 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.285      ; 8.004      ;
; 2.285 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 7.998      ;
; 2.296 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 8.020      ;
; 2.300 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 8.016      ;
; 2.306 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 7.977      ;
; 2.311 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 7.972      ;
; 2.314 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 8.002      ;
; 2.328 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[1] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.988      ;
; 2.358 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.285      ; 7.926      ;
; 2.360 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 7.952      ;
; 2.379 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 7.932      ;
; 2.381 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 7.930      ;
; 2.397 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.285      ; 7.887      ;
; 2.398 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[3] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.918      ;
; 2.400 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[0] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 7.883      ;
; 2.400 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 7.911      ;
; 2.402 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[2] ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]  ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.914      ;
; 2.405 ; FSM_RTF:sc4|qp[0]                                     ; DAC7564:sc2|spi_master:sc0|txBuffer[9]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.114     ; 2.480      ;
+-------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; AD9201:sc1|registro_paralelo:c0|qp[5]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; AD9201:sc1|registro_paralelo:c0|qp[1]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; AD9201:sc1|registro_paralelo:c0|qp[2]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.416 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.445 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.463 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.706      ;
; 0.508 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.532 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.825      ;
; 0.533 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.826      ;
; 0.535 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[12]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.828      ;
; 0.539 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.832      ;
; 0.549 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.553 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.554 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; AD9201:sc1|registro_paralelo:c0|qp[0]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.801      ;
; 0.557 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.559 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.802      ;
; 0.568 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.583 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.604 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.850      ;
; 0.613 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.622 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.864      ;
; 0.624 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.639 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.668 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.670 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.687 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.980      ;
; 0.706 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.714 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.979      ;
; 0.720 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.985      ;
; 0.722 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[11]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.987      ;
; 0.730 ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.733 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.026      ;
; 0.744 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.757 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.022      ;
; 0.817 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.110      ;
; 0.818 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.111      ;
; 0.819 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.062      ;
; 0.820 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.113      ;
; 0.851 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.092      ;
; 0.867 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.110      ;
; 0.890 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.896 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.138      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 3.534 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; 4.775 ; 0.000         ;
; CLK                                             ; 9.574 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+---------------------------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.534 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.427      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.560 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.401      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.631 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.328      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.637 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.322      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[15]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.645 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 1.316      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.680 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.278      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.690 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.268      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.709 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 1.250      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.791 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.167      ;
; 3.822 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|INT_sclk       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.136      ;
; 3.831 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.127      ;
; 3.833 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|INT_sclk       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.125      ;
; 3.845 ; DAC7564:sc2|spi_master:sc0|busy                   ; FSM_RTF:sc4|qp[0]                         ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 1.086      ;
; 3.848 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.110      ;
; 3.877 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14] ; DAC7564:sc2|spi_master:sc0|txBuffer[9]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.245     ; 0.865      ;
; 3.882 ; FSM_RTF:sc4|qp[1]                                 ; DAC7564:sc2|spi_master:sc0|last_bit[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.076      ;
; 3.892 ; FSM_RTF:sc4|qp[2]                                 ; DAC7564:sc2|spi_master:sc0|last_bit[0]    ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.066      ;
; 3.920 ; FSM_RTF:sc4|qp[0]                                 ; DAC7564:sc2|spi_master:sc0|busy           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.029     ; 1.038      ;
; 3.927 ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18] ; DAC7564:sc2|spi_master:sc0|txBuffer[13]   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.245     ; 0.815      ;
+-------+---------------------------------------------------+-------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.179 ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; DAC7564:sc2|spi_master:sc0|INT_sclk                   ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|mosi                       ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; DAC7564:sc2|spi_master:sc0|receive_transmit           ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; DAC7564:sc2|spi_master:sc0|last_bit[0]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|state                      ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; AD9201:sc1|registro_paralelo:c0|qp[3]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; AD9201:sc1|registro_paralelo:c0|qp[5]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; AD9201:sc1|registro_paralelo:c0|qp[9]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; DAC7564:sc2|spi_master:sc0|mosi                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; AD9201:sc1|registro_paralelo:c0|qp[7]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; FIR_filter:sc0|registro_paralelo:sc3|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; AD9201:sc1|registro_paralelo:c0|qp[4]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc3|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; AD9201:sc1|registro_paralelo:c0|qp[1]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; AD9201:sc1|registro_paralelo:c0|qp[2]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc3|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; AD9201:sc1|registro_paralelo:c0|qp[8]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; FIR_filter:sc0|registro_paralelo:sc3|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.200 ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.228 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.353      ;
; 0.230 ; FSM_RTF:sc4|qp[0]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.355      ;
; 0.244 ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.373      ;
; 0.245 ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[16]               ; DAC7564:sc2|spi_master:sc0|txBuffer[17]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; DAC7564:sc2|spi_master:sc0|txBuffer[2]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; DAC7564:sc2|spi_master:sc0|txBuffer[0]                ; DAC7564:sc2|spi_master:sc0|txBuffer[1]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; DAC7564:sc2|spi_master:sc0|txBuffer[23]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.375      ;
; 0.247 ; DAC7564:sc2|spi_master:sc0|txBuffer[3]                ; DAC7564:sc2|spi_master:sc0|txBuffer[4]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.376      ;
; 0.262 ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.265 ; FIR_filter:sc0|registro_paralelo:sc5|qp[0]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; FIR_filter:sc0|registro_paralelo:sc4|qp[8]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[8]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[16]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.416      ;
; 0.267 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[12]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.416      ;
; 0.267 ; AD9201:sc1|registro_paralelo:c0|qp[0]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[0]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; FIR_filter:sc0|registro_paralelo:sc4|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; AD9201:sc1|registro_paralelo:c0|qp[6]                 ; FIR_filter:sc0|registro_paralelo:sc3|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; FIR_filter:sc0|registro_paralelo:sc4|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[18]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.417      ;
; 0.268 ; FIR_filter:sc0|registro_paralelo:sc3|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; FIR_filter:sc0|registro_paralelo:sc4|qp[6]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[6]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; FIR_filter:sc0|registro_paralelo:sc4|qp[3]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[3]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; FIR_filter:sc0|registro_paralelo:sc4|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[20]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[20]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.419      ;
; 0.270 ; FIR_filter:sc0|registro_paralelo:sc3|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; FIR_filter:sc0|registro_paralelo:sc4|qp[5]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[5]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.285 ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; DAC7564:sc2|spi_master:sc0|txBuffer[5]                ; DAC7564:sc2|spi_master:sc0|txBuffer[6]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; DAC7564:sc2|spi_master:sc0|txBuffer[7]                ; DAC7564:sc2|spi_master:sc0|txBuffer[8]                ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.415      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.416      ;
; 0.287 ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.416      ;
; 0.288 ; DAC7564:sc2|spi_master:sc0|txBuffer[9]                ; DAC7564:sc2|spi_master:sc0|txBuffer[10]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.417      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; DAC7564:sc2|spi_master:sc0|txBuffer[22]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.417      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[18]               ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.417      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[14]               ; DAC7564:sc2|spi_master:sc0|txBuffer[15]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; DAC7564:sc2|spi_master:sc0|txBuffer[13]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; DAC7564:sc2|spi_master:sc0|txBuffer[11]               ; DAC7564:sc2|spi_master:sc0|txBuffer[12]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.418      ;
; 0.290 ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; DAC7564:sc2|spi_master:sc0|txBuffer[21]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; DAC7564:sc2|spi_master:sc0|txBuffer[19]               ; DAC7564:sc2|spi_master:sc0|txBuffer[20]               ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.419      ;
; 0.300 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.304 ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[5]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.432      ;
; 0.307 ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.435      ;
; 0.308 ; FIR_filter:sc0|MAC:sc2|FSM_MAC:Bloque_6|qp[1]         ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[0]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.324 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[2]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.449      ;
; 0.329 ; FIR_filter:sc0|registro_paralelo:sc5|qp[7]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[7]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.455      ;
; 0.333 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[17]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.482      ;
; 0.336 ; DAC7564:sc2|spi_master:sc0|state                      ; DAC7564:sc2|spi_master:sc0|busy                       ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.464      ;
; 0.338 ; FSM_RTF:sc4|qp[2]                                     ; FSM_RTF:sc4|qp[1]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.463      ;
; 0.340 ; FIR_filter:sc0|registro_paralelo:sc5|qp[4]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[4]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.466      ;
; 0.343 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[13]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.481      ;
; 0.344 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[19]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.482      ;
; 0.344 ; FIR_filter:sc0|registro_paralelo:sc4|qp[2]            ; FIR_filter:sc0|registro_paralelo:sc5|qp[2]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.470      ;
; 0.349 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[11]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[11]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.487      ;
; 0.351 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[15]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[15]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.500      ;
; 0.358 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[14]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[14]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.496      ;
; 0.415 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[16]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[17]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.564      ;
; 0.415 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[12]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[13]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.564      ;
; 0.416 ; FIR_filter:sc0|MAC:sc2|registro_ac:Bloque_3|qp[18]    ; FIR_filter:sc0|MAC:sc2|registro_r:Bloque_4|qp[19]     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.565      ;
; 0.417 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[5] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.543      ;
; 0.425 ; FIR_filter:sc0|registro_paralelo:sc5|qp[1]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[1]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.551      ;
; 0.426 ; FIR_filter:sc0|registro_paralelo:sc5|qp[9]            ; FIR_filter:sc0|registro_paralelo:sc6|qp[9]            ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.552      ;
; 0.445 ; FSM_RTF:sc4|qp[1]                                     ; FSM_RTF:sc4|qp[0]                                     ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.570      ;
; 0.449 ; DAC7564:sc2|spi_master:sc0|clk_toggles[1]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[2]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; DAC7564:sc2|spi_master:sc0|clk_toggles[3]             ; DAC7564:sc2|spi_master:sc0|clk_toggles[4]             ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.578      ;
; 0.453 ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; FIR_filter:sc0|MAC:sc2|contador_cdhb_n:Bloque_5|qp[4] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 0.906 ; 0.179 ; N/A      ; N/A     ; 4.689               ;
;  CLK                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.906 ; 0.179 ; N/A      ; N/A     ; 4.689               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sc5|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 14285    ; 4        ; 115      ; 410      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; 14285    ; 4        ; 115      ; 410      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 129   ; 129  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLK                                             ; CLK                                             ; Base      ; Constrained ;
; sc5|altpll_component|auto_generated|pll1|clk[0] ; sc5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STF        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Feb 21 17:26:47 2025
Info: Command: quartus_sta RTF -c RTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {sc5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sc5|altpll_component|auto_generated|pll1|clk[0]} {sc5|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.696               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.725               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.689               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.534               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.775               0.000 sc5|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Fri Feb 21 17:26:49 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


