{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615447783447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615447783462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 23:29:43 2021 " "Processing started: Wed Mar 10 23:29:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615447783462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447783462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447783462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615447784181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615447784181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(126) " "Verilog HDL warning at alu.sv(126): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(131) " "Verilog HDL warning at alu.sv(131): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(136) " "Verilog HDL warning at alu.sv(136): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(141) " "Verilog HDL warning at alu.sv(141): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(146) " "Verilog HDL warning at alu.sv(146): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(151) " "Verilog HDL warning at alu.sv(151): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(179) " "Verilog HDL warning at alu.sv(179): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Found entity 1: branch_adder" {  } { { "branch_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/branch_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(51) " "Verilog HDL warning at control_signal.sv(51): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(52) " "Verilog HDL warning at control_signal.sv(52): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(70) " "Verilog HDL warning at control_signal.sv(70): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(71) " "Verilog HDL warning at control_signal.sv(71): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(72) " "Verilog HDL warning at control_signal.sv(72): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(84) " "Verilog HDL warning at control_signal.sv(84): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(85) " "Verilog HDL warning at control_signal.sv(85): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(86) " "Verilog HDL warning at control_signal.sv(86): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(94) " "Verilog HDL warning at control_signal.sv(94): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(95) " "Verilog HDL warning at control_signal.sv(95): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(96) " "Verilog HDL warning at control_signal.sv(96): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(97) " "Verilog HDL warning at control_signal.sv(97): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(98) " "Verilog HDL warning at control_signal.sv(98): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(111) " "Verilog HDL warning at control_signal.sv(111): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(112) " "Verilog HDL warning at control_signal.sv(112): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(113) " "Verilog HDL warning at control_signal.sv(113): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(124) " "Verilog HDL warning at control_signal.sv(124): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(125) " "Verilog HDL warning at control_signal.sv(125): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(126) " "Verilog HDL warning at control_signal.sv(126): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(127) " "Verilog HDL warning at control_signal.sv(127): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(128) " "Verilog HDL warning at control_signal.sv(128): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(131) " "Verilog HDL warning at control_signal.sv(131): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(132) " "Verilog HDL warning at control_signal.sv(132): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(133) " "Verilog HDL warning at control_signal.sv(133): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(134) " "Verilog HDL warning at control_signal.sv(134): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(135) " "Verilog HDL warning at control_signal.sv(135): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(136) " "Verilog HDL warning at control_signal.sv(136): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(137) " "Verilog HDL warning at control_signal.sv(137): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(138) " "Verilog HDL warning at control_signal.sv(138): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(154) " "Verilog HDL warning at control_signal.sv(154): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(166) " "Verilog HDL warning at control_signal.sv(166): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(172) " "Verilog HDL warning at control_signal.sv(172): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(185) " "Verilog HDL warning at control_signal.sv(185): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(191) " "Verilog HDL warning at control_signal.sv(191): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(199) " "Verilog HDL warning at control_signal.sv(199): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(227) " "Verilog HDL warning at control_signal.sv(227): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(242) " "Verilog HDL warning at control_signal.sv(242): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(247) " "Verilog HDL warning at control_signal.sv(247): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(252) " "Verilog HDL warning at control_signal.sv(252): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(257) " "Verilog HDL warning at control_signal.sv(257): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(262) " "Verilog HDL warning at control_signal.sv(262): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(266) " "Verilog HDL warning at control_signal.sv(266): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 266 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(267) " "Verilog HDL warning at control_signal.sv(267): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal " "Found entity 1: control_signal" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(91) " "Verilog HDL warning at data_memory.sv(91): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(112) " "Verilog HDL warning at data_memory.sv(112): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(137) " "Verilog HDL warning at data_memory.sv(137): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(138) " "Verilog HDL warning at data_memory.sv(138): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(139) " "Verilog HDL warning at data_memory.sv(139): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(140) " "Verilog HDL warning at data_memory.sv(140): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(143) " "Verilog HDL warning at data_memory.sv(143): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(144) " "Verilog HDL warning at data_memory.sv(144): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(145) " "Verilog HDL warning at data_memory.sv(145): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(146) " "Verilog HDL warning at data_memory.sv(146): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(149) " "Verilog HDL warning at data_memory.sv(149): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(150) " "Verilog HDL warning at data_memory.sv(150): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(151) " "Verilog HDL warning at data_memory.sv(151): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(152) " "Verilog HDL warning at data_memory.sv(152): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(155) " "Verilog HDL warning at data_memory.sv(155): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(156) " "Verilog HDL warning at data_memory.sv(156): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(157) " "Verilog HDL warning at data_memory.sv(157): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(158) " "Verilog HDL warning at data_memory.sv(158): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(160) " "Verilog HDL warning at data_memory.sv(160): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(161) " "Verilog HDL warning at data_memory.sv(161): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(162) " "Verilog HDL warning at data_memory.sv(162): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(163) " "Verilog HDL warning at data_memory.sv(163): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(170) " "Verilog HDL warning at data_memory.sv(170): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(171) " "Verilog HDL warning at data_memory.sv(171): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(172) " "Verilog HDL warning at data_memory.sv(172): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(173) " "Verilog HDL warning at data_memory.sv(173): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(177) " "Verilog HDL warning at data_memory.sv(177): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(178) " "Verilog HDL warning at data_memory.sv(178): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(179) " "Verilog HDL warning at data_memory.sv(179): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(180) " "Verilog HDL warning at data_memory.sv(180): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(184) " "Verilog HDL warning at data_memory.sv(184): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(185) " "Verilog HDL warning at data_memory.sv(185): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(186) " "Verilog HDL warning at data_memory.sv(186): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(187) " "Verilog HDL warning at data_memory.sv(187): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(189) " "Verilog HDL warning at data_memory.sv(189): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(190) " "Verilog HDL warning at data_memory.sv(190): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(191) " "Verilog HDL warning at data_memory.sv(191): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(192) " "Verilog HDL warning at data_memory.sv(192): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(200) " "Verilog HDL warning at data_memory.sv(200): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(201) " "Verilog HDL warning at data_memory.sv(201): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(202) " "Verilog HDL warning at data_memory.sv(202): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(203) " "Verilog HDL warning at data_memory.sv(203): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(205) " "Verilog HDL warning at data_memory.sv(205): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 205 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(206) " "Verilog HDL warning at data_memory.sv(206): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(207) " "Verilog HDL warning at data_memory.sv(207): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(208) " "Verilog HDL warning at data_memory.sv(208): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(225) " "Verilog HDL warning at data_memory.sv(225): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(232) " "Verilog HDL warning at data_memory.sv(232): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(242) " "Verilog HDL warning at data_memory.sv(242): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(253) " "Verilog HDL warning at data_memory.sv(253): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(262) " "Verilog HDL warning at data_memory.sv(262): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/mollyle/EE469/Lab2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_memory.sv(27) " "Verilog HDL warning at instruction_memory.sv(27): extended using \"x\" or \"z\"" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_type.sv(36) " "Verilog HDL warning at instruction_type.sv(36): extended using \"x\" or \"z\"" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_type.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_type " "Found entity 1: instruction_type" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_type.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jalr_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file jalr_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jalr_adder " "Found entity 1: jalr_adder" {  } { { "jalr_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/jalr_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_in_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_in_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_in_out " "Found entity 1: pc_in_out" {  } { { "pc_in_out.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_in_out.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_top_level " "Found entity 1: pc_top_level" {  } { { "pc_top_level.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_top_level_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_top_level_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_top_level_tb " "Found entity 1: pc_top_level_tb" {  } { { "pc_top_level_tb.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INPUT_FILE instruction_memory.sv 9 register_file.sv(4) " "Verilog HDL macro warning at register_file.sv(4): overriding existing definition for macro \"INPUT_FILE\", which was defined in \"instruction_memory.sv\", line 9" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/register_file.sv" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/register_file.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter " "Found entity 1: serial_transmitter" {  } { { "serial_transmitter.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/serial_transmitter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \".\", or \"(\" top.sv(36) " "Verilog HDL syntax error at top.sv(36) near text: \";\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.sv(5) " "Ignored design unit \"top\" at top.sv(5) due to previous errors" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615447799759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 0 0 " "Found 0 design units, including 0 entities, in source file top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 display.sv(58) " "Verilog HDL Expression warning at display.sv(58): truncated literal to match 7 bits" {  } { { "display.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/display.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/clock_divider.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/forwarding.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_tb " "Found entity 2: forwarding_tb" {  } { { "forwarding.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/forwarding.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/if_id.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "wb.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615447799790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447799852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615447800118 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 10 23:30:00 2021 " "Processing ended: Wed Mar 10 23:30:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615447800118 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615447800118 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615447800118 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615447800118 ""}
