Implementation;Generate Bitstream;RootName:dec2x4
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:dec2x4
Implementation;Synthesis||null||@N: Running in 64-bit mode||dec2x4.srr(11);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||dec2x4.srr(15);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module dec2x4 in library work.||dec2x4.srr(27);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/27||dec2x4.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\hdl\dec2x4.v'/linenumber/21
Implementation;Synthesis||null||@N: Running in 64-bit mode||dec2x4.srr(39);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/39||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: dec2x4 view verilog as top level||dec2x4.srr(40);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/40||dec2x4.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\hdl\dec2x4.v'/linenumber/21
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: dec2x4 view verilog as top level||dec2x4.srr(41);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/41||dec2x4.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\hdl\dec2x4.v'/linenumber/21
Implementation;Synthesis||null||@N: Running in 64-bit mode||dec2x4.srr(62);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/62||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: dec2x4 view verilog as top level||dec2x4.srr(64);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/64||dec2x4.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\hdl\dec2x4.v'/linenumber/21
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: dec2x4 view verilog as top level||dec2x4.srr(65);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/65||dec2x4.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\hdl\dec2x4.v'/linenumber/21
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||dec2x4.srr(88);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/88||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||dec2x4.srr(89);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/89||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.sap.||dec2x4.srr(110);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/110||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||dec2x4.srr(137);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/137||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||dec2x4.srr(138);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/138||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||dec2x4.srr(243);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||dec2x4.srr(245);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr'/linenumber/245||null;null
Implementation;Compile;RootName:dec2x4
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||dec2x4_compile_log.rpt;liberoaction://open_report/file/dec2x4_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:dec2x4
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||dec2x4_placeroute_log.rpt;liberoaction://open_report/file/dec2x4_placeroute_log.rpt||(null);(null)
