Cache-Simulation
================

A cache simulator that demonstrates hit/miss behavior of a cache after reading a valgrind output

*** Please read the design description and how to test the project in tshlab.pdf ***

*** NOTE  that the optimization part (Part2) of the project is not implemented ***
