Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Dec  5 10:43:57 2025
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     15.892        0.000                      0                  353        0.058        0.000                      0                  353        3.000        0.000                       0                   233


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       15.892        0.000                      0                  353        0.058        0.000                      0                  353        9.500        0.000                       0                   229
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.892ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.120ns (28.829%)  route 2.765ns (71.171%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.879    -2.241    inst_uart/clk_out1
    SLICE_X108Y48        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -1.723 f  inst_uart/O_WRITE_ADDR_reg[6]/Q
                         net (fo=24, routed)          1.666    -0.057    inst_uart/O_WRITE_ADDR_reg_n_0_[6]
    SLICE_X109Y51        LUT5 (Prop_lut5_I0_O)        0.152     0.095 r  inst_uart/reg_read[1]_i_6/O
                         net (fo=1, routed)           0.436     0.531    inst_uart/reg_read[1]_i_6_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I5_O)        0.326     0.857 r  inst_uart/reg_read[1]_i_2/O
                         net (fo=1, routed)           0.663     1.520    inst_uart/reg_read[1]_i_2_n_0
    SLICE_X108Y51        LUT5 (Prop_lut5_I0_O)        0.124     1.644 r  inst_uart/reg_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.644    inst_regfile/D[1]
    SLICE_X108Y51        FDCE                                         r  inst_regfile/reg_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.687    18.095    inst_regfile/CLK
    SLICE_X108Y51        FDCE                                         r  inst_regfile/reg_read_reg[1]/C
                         clock pessimism             -0.528    17.567
                         clock uncertainty           -0.108    17.459
    SLICE_X108Y51        FDCE (Setup_fdce_C_D)        0.077    17.536    inst_regfile/reg_read_reg[1]
  -------------------------------------------------------------------
                         required time                         17.536
                         arrival time                          -1.644
  -------------------------------------------------------------------
                         slack                                 15.892

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.828ns (20.683%)  route 3.175ns (79.317%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.867    -2.253    inst_uart/clk_out1
    SLICE_X106Y50        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.213    -0.584    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.460 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           1.326     0.866    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X109Y52        LUT6 (Prop_lut6_I2_O)        0.124     0.990 r  inst_uart/inst_uart_tx/reg_tx_data[1]_i_2/O
                         net (fo=1, routed)           0.637     1.627    inst_uart/inst_uart_tx/reg_tx_data[1]_i_2_n_0
    SLICE_X109Y53        LUT6 (Prop_lut6_I3_O)        0.124     1.751 r  inst_uart/inst_uart_tx/reg_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    inst_uart/inst_uart_tx/reg_tx_data0_in[1]
    SLICE_X109Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.686    18.094    inst_uart/inst_uart_tx/clk_out1
    SLICE_X109Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[1]/C
                         clock pessimism             -0.373    17.721
                         clock uncertainty           -0.108    17.614
    SLICE_X109Y53        FDPE (Setup_fdpe_C_D)        0.032    17.646    inst_uart/inst_uart_tx/reg_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         17.646
                         arrival time                          -1.751
  -------------------------------------------------------------------
                         slack                                 15.895

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.703%)  route 2.987ns (78.297%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 18.097 - 20.000 )
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.867    -2.253    inst_uart/clk_out1
    SLICE_X106Y50        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.213    -0.584    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.460 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.935     0.475    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.124     0.599 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_2/O
                         net (fo=6, routed)           0.839     1.439    inst_uart/inst_uart_tx/reg_tx_data[7]_i_2_n_0
    SLICE_X110Y53        LUT6 (Prop_lut6_I1_O)        0.124     1.563 r  inst_uart/inst_uart_tx/reg_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.563    inst_uart/inst_uart_tx/reg_tx_data0_in[4]
    SLICE_X110Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.689    18.097    inst_uart/inst_uart_tx/clk_out1
    SLICE_X110Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[4]/C
                         clock pessimism             -0.414    17.683
                         clock uncertainty           -0.108    17.576
    SLICE_X110Y53        FDPE (Setup_fdpe_C_D)        0.029    17.605    inst_uart/inst_uart_tx/reg_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.605
                         arrival time                          -1.563
  -------------------------------------------------------------------
                         slack                                 16.042

Slack (MET) :             16.108ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.546%)  route 2.736ns (75.454%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 18.098 - 20.000 )
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.879    -2.241    inst_uart/clk_out1
    SLICE_X108Y48        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -1.723 r  inst_uart/O_WRITE_ADDR_reg[6]/Q
                         net (fo=24, routed)          1.666    -0.057    inst_uart/O_WRITE_ADDR_reg_n_0_[6]
    SLICE_X109Y51        LUT5 (Prop_lut5_I0_O)        0.124     0.067 r  inst_uart/reg_read[0]_i_2/O
                         net (fo=2, routed)           0.448     0.515    inst_uart/reg_read[0]_i_2_n_0
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.124     0.639 r  inst_uart/reg_read[7]_i_2/O
                         net (fo=1, routed)           0.622     1.261    inst_uart/reg_read[7]_i_2_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     1.385 r  inst_uart/reg_read[7]_i_1/O
                         net (fo=1, routed)           0.000     1.385    inst_regfile/D[7]
    SLICE_X110Y50        FDCE                                         r  inst_regfile/reg_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.690    18.098    inst_regfile/CLK
    SLICE_X110Y50        FDCE                                         r  inst_regfile/reg_read_reg[7]/C
                         clock pessimism             -0.528    17.570
                         clock uncertainty           -0.108    17.462
    SLICE_X110Y50        FDCE (Setup_fdce_C_D)        0.031    17.493    inst_regfile/reg_read_reg[7]
  -------------------------------------------------------------------
                         required time                         17.493
                         arrival time                          -1.385
  -------------------------------------------------------------------
                         slack                                 16.108

Slack (MET) :             16.196ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.994ns (26.522%)  route 2.754ns (73.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 )
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.879    -2.241    inst_uart/clk_out1
    SLICE_X108Y48        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -1.723 r  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=36, routed)          1.789     0.066    inst_uart/O_WRITE_ADDR_reg_n_0_[5]
    SLICE_X108Y50        LUT5 (Prop_lut5_I2_O)        0.148     0.214 r  inst_uart/reg_read[12]_i_3/O
                         net (fo=1, routed)           0.965     1.179    inst_uart/reg_read[12]_i_3_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.328     1.507 r  inst_uart/reg_read[12]_i_1/O
                         net (fo=1, routed)           0.000     1.507    inst_regfile/D[12]
    SLICE_X108Y49        FDPE                                         r  inst_regfile/reg_read_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.698    18.107    inst_regfile/CLK
    SLICE_X108Y49        FDPE                                         r  inst_regfile/reg_read_reg[12]/C
                         clock pessimism             -0.372    17.734
                         clock uncertainty           -0.108    17.627
    SLICE_X108Y49        FDPE (Setup_fdpe_C_D)        0.077    17.704    inst_regfile/reg_read_reg[12]
  -------------------------------------------------------------------
                         required time                         17.704
                         arrival time                          -1.507
  -------------------------------------------------------------------
                         slack                                 16.196

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.070%)  route 2.761ns (76.930%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 18.097 - 20.000 )
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.867    -2.253    inst_uart/clk_out1
    SLICE_X106Y50        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.213    -0.584    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.460 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.935     0.475    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.124     0.599 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_2/O
                         net (fo=6, routed)           0.613     1.212    inst_uart/inst_uart_tx/reg_tx_data[7]_i_2_n_0
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.124     1.336 r  inst_uart/inst_uart_tx/reg_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.336    inst_uart/inst_uart_tx/reg_tx_data0_in[5]
    SLICE_X110Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.689    18.097    inst_uart/inst_uart_tx/clk_out1
    SLICE_X110Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[5]/C
                         clock pessimism             -0.414    17.683
                         clock uncertainty           -0.108    17.576
    SLICE_X110Y53        FDPE (Setup_fdpe_C_D)        0.031    17.607    inst_uart/inst_uart_tx/reg_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         17.607
                         arrival time                          -1.336
  -------------------------------------------------------------------
                         slack                                 16.270

Slack (MET) :             16.273ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.932ns (25.721%)  route 2.692ns (74.279%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 )
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.879    -2.241    inst_uart/clk_out1
    SLICE_X107Y48        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDCE (Prop_fdce_C_Q)         0.456    -1.785 f  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=17, routed)          1.508    -0.276    inst_uart/current_state[2]
    SLICE_X106Y50        LUT2 (Prop_lut2_I0_O)        0.150    -0.126 f  inst_uart/FSM_sequential_current_state[1]_i_3/O
                         net (fo=2, routed)           1.183     1.057    inst_uart/inst_uart_rx/FSM_sequential_current_state_reg[1]_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I1_O)        0.326     1.383 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.383    inst_uart/inst_uart_rx_n_3
    SLICE_X106Y47        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.698    18.107    inst_uart/clk_out1
    SLICE_X106Y47        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.372    17.734
                         clock uncertainty           -0.108    17.627
    SLICE_X106Y47        FDCE (Setup_fdce_C_D)        0.029    17.656    inst_uart/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.656
                         arrival time                          -1.383
  -------------------------------------------------------------------
                         slack                                 16.273

Slack (MET) :             16.290ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.828ns (22.666%)  route 2.825ns (77.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.867    -2.253    inst_uart/clk_out1
    SLICE_X106Y50        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.797 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.213    -0.584    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.460 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.899     0.439    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X109Y52        LUT4 (Prop_lut4_I0_O)        0.124     0.563 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.713     1.276    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X108Y53        LUT6 (Prop_lut6_I3_O)        0.124     1.400 r  inst_uart/inst_uart_tx/reg_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.400    inst_uart/inst_uart_tx/reg_tx_data0_in[2]
    SLICE_X108Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.686    18.094    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/C
                         clock pessimism             -0.373    17.721
                         clock uncertainty           -0.108    17.614
    SLICE_X108Y53        FDPE (Setup_fdpe_C_D)        0.077    17.691    inst_uart/inst_uart_tx/reg_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.691
                         arrival time                          -1.400
  -------------------------------------------------------------------
                         slack                                 16.290

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.678%)  route 2.823ns (77.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.867    -2.253    inst_uart/clk_out1
    SLICE_X106Y50        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.797 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          1.213    -0.584    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.460 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.899     0.439    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X109Y52        LUT4 (Prop_lut4_I0_O)        0.124     0.563 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.711     1.274    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X108Y53        LUT6 (Prop_lut6_I1_O)        0.124     1.398 r  inst_uart/inst_uart_tx/reg_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.398    inst_uart/inst_uart_tx/reg_tx_data0_in[3]
    SLICE_X108Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.686    18.094    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y53        FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/C
                         clock pessimism             -0.373    17.721
                         clock uncertainty           -0.108    17.614
    SLICE_X108Y53        FDPE (Setup_fdpe_C_D)        0.081    17.695    inst_uart/inst_uart_tx/reg_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.695
                         arrival time                          -1.398
  -------------------------------------------------------------------
                         slack                                 16.296

Slack (MET) :             16.303ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.766ns (22.342%)  route 2.662ns (77.658%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 18.095 - 20.000 )
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.879    -2.241    inst_uart/clk_out1
    SLICE_X108Y48        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDCE (Prop_fdce_C_Q)         0.518    -1.723 r  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=36, routed)          1.531    -0.191    inst_uart/O_WRITE_ADDR_reg_n_0_[5]
    SLICE_X110Y49        LUT6 (Prop_lut6_I3_O)        0.124    -0.067 r  inst_uart/reg_read[5]_i_3/O
                         net (fo=1, routed)           1.131     1.064    inst_uart/reg_read[5]_i_3_n_0
    SLICE_X109Y50        LUT4 (Prop_lut4_I1_O)        0.124     1.188 r  inst_uart/reg_read[5]_i_1/O
                         net (fo=1, routed)           0.000     1.188    inst_regfile/D[5]
    SLICE_X109Y50        FDPE                                         r  inst_regfile/reg_read_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         1.687    18.095    inst_regfile/CLK
    SLICE_X109Y50        FDPE                                         r  inst_regfile/reg_read_reg[5]/C
                         clock pessimism             -0.528    17.567
                         clock uncertainty           -0.108    17.459
    SLICE_X109Y50        FDPE (Setup_fdpe_C_D)        0.031    17.490    inst_regfile/reg_read_reg[5]
  -------------------------------------------------------------------
                         required time                         17.490
                         arrival time                          -1.188
  -------------------------------------------------------------------
                         slack                                 16.303





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_regfile/reg_16_bits_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.271ns (64.624%)  route 0.148ns (35.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.641    -0.486    inst_regfile/CLK
    SLICE_X111Y49        FDCE                                         r  inst_regfile/reg_16_bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.128    -0.358 r  inst_regfile/reg_16_bits_reg[9]/Q
                         net (fo=1, routed)           0.097    -0.261    inst_uart/reg_read_reg[15][9]
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.098    -0.163 r  inst_uart/reg_read[9]_i_3/O
                         net (fo=1, routed)           0.051    -0.111    inst_uart/reg_read[9]_i_3_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I1_O)        0.045    -0.066 r  inst_uart/reg_read[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    inst_regfile/D[9]
    SLICE_X113Y50        FDPE                                         r  inst_regfile/reg_read_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.911    -0.253    inst_regfile/CLK
    SLICE_X113Y50        FDPE                                         r  inst_regfile/reg_read_reg[9]/C
                         clock pessimism              0.038    -0.215
    SLICE_X113Y50        FDPE (Hold_fdpe_C_D)         0.091    -0.124    inst_regfile/reg_read_reg[9]
  -------------------------------------------------------------------
                         required time                          0.124
                         arrival time                          -0.066
  -------------------------------------------------------------------
                         slack                                  0.058

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_spi_master/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_VALID_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.346%)  route 0.268ns (67.654%))
  Logic Levels:           0
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.640    -0.487    inst_spi_master/clk_out1
    SLICE_X113Y45        FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  inst_spi_master/FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.268    -0.091    inst_spi_master/next_o_valid
    SLICE_X107Y50        FDCE                                         r  inst_spi_master/O_RX_DATA_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.908    -0.256    inst_spi_master/clk_out1
    SLICE_X107Y50        FDCE                                         r  inst_spi_master/O_RX_DATA_VALID_reg/C
                         clock pessimism              0.038    -0.218
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.012    -0.206    inst_spi_master/O_RX_DATA_VALID_reg
  -------------------------------------------------------------------
                         required time                          0.206
                         arrival time                          -0.091
  -------------------------------------------------------------------
                         slack                                  0.115

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.224%)  route 0.301ns (61.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.640    -0.487    inst_uart/clk_out1
    SLICE_X109Y48        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  inst_uart/O_WRITE_ADDR_reg[1]/Q
                         net (fo=37, routed)          0.301    -0.045    inst_uart/O_WRITE_ADDR_reg_n_0_[1]
    SLICE_X110Y50        LUT5 (Prop_lut5_I1_O)        0.045    -0.000 r  inst_uart/reg_read[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    inst_regfile/D[7]
    SLICE_X110Y50        FDCE                                         r  inst_regfile/reg_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.911    -0.253    inst_regfile/CLK
    SLICE_X110Y50        FDCE                                         r  inst_regfile/reg_read_reg[7]/C
                         clock pessimism              0.038    -0.215
    SLICE_X110Y50        FDCE (Hold_fdce_C_D)         0.092    -0.123    inst_regfile/reg_read_reg[7]
  -------------------------------------------------------------------
                         required time                          0.123
                         arrival time                          -0.000
  -------------------------------------------------------------------
                         slack                                  0.123

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.641    -0.486    inst_uart/clk_out1
    SLICE_X110Y48        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  inst_uart/O_WRITE_DATA_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.230    inst_regfile/reg_16_bits_reg[15]_1[9]
    SLICE_X111Y49        FDCE                                         r  inst_regfile/reg_16_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.912    -0.252    inst_regfile/CLK
    SLICE_X111Y49        FDCE                                         r  inst_regfile/reg_16_bits_reg[9]/C
                         clock pessimism             -0.218    -0.470
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.078    -0.392    inst_regfile/reg_16_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392
                         arrival time                          -0.230
  -------------------------------------------------------------------
                         slack                                  0.162

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_o_rx_data_sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.639    -0.488    inst_spi_master/clk_out1
    SLICE_X111Y52        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_spi_master/reg_o_rx_data_sr_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.219    inst_spi_master/reg_o_rx_data_sr[1]
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.908    -0.256    inst_spi_master/clk_out1
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/C
                         clock pessimism             -0.197    -0.453
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.070    -0.383    inst_spi_master/O_RX_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383
                         arrival time                          -0.219
  -------------------------------------------------------------------
                         slack                                  0.164

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_regfile/reg_16_bits_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.254ns (47.929%)  route 0.276ns (52.071%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.638    -0.489    inst_regfile/CLK
    SLICE_X108Y50        FDCE                                         r  inst_regfile/reg_16_bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  inst_regfile/reg_16_bits_reg[15]/Q
                         net (fo=1, routed)           0.171    -0.154    inst_uart/reg_read_reg[15][15]
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.045    -0.109 r  inst_uart/reg_read[15]_i_4/O
                         net (fo=1, routed)           0.105    -0.004    inst_uart/reg_read[15]_i_4_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I2_O)        0.045     0.041 r  inst_uart/reg_read[15]_i_1/O
                         net (fo=1, routed)           0.000     0.041    inst_regfile/D[15]
    SLICE_X109Y49        FDCE                                         r  inst_regfile/reg_read_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.911    -0.253    inst_regfile/CLK
    SLICE_X109Y49        FDCE                                         r  inst_regfile/reg_read_reg[15]/C
                         clock pessimism              0.038    -0.215
    SLICE_X109Y49        FDCE (Hold_fdce_C_D)         0.092    -0.123    inst_regfile/reg_read_reg[15]
  -------------------------------------------------------------------
                         required time                          0.123
                         arrival time                           0.041
  -------------------------------------------------------------------
                         slack                                  0.165

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_spi_master/O_RX_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_rx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.638    -0.489    inst_spi_master/clk_out1
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  inst_spi_master/O_RX_DATA_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.238    inst_regfile/reg_spi_rx_reg[7]_2[1]
    SLICE_X109Y51        FDCE                                         r  inst_regfile/reg_spi_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.908    -0.256    inst_regfile/CLK
    SLICE_X109Y51        FDCE                                         r  inst_regfile/reg_spi_rx_reg[1]/C
                         clock pessimism             -0.217    -0.473
    SLICE_X109Y51        FDCE (Hold_fdce_C_D)         0.070    -0.403    inst_regfile/reg_spi_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403
                         arrival time                          -0.238
  -------------------------------------------------------------------
                         slack                                  0.165

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_spi_master/O_RX_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_rx_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.638    -0.489    inst_spi_master/clk_out1
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  inst_spi_master/O_RX_DATA_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.238    inst_regfile/reg_spi_rx_reg[7]_2[7]
    SLICE_X109Y51        FDCE                                         r  inst_regfile/reg_spi_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.908    -0.256    inst_regfile/CLK
    SLICE_X109Y51        FDCE                                         r  inst_regfile/reg_spi_rx_reg[7]/C
                         clock pessimism             -0.217    -0.473
    SLICE_X109Y51        FDCE (Hold_fdce_C_D)         0.070    -0.403    inst_regfile/reg_spi_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403
                         arrival time                          -0.238
  -------------------------------------------------------------------
                         slack                                  0.165

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_spi_master/reg_o_rx_data_sr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.639    -0.488    inst_spi_master/clk_out1
    SLICE_X111Y52        FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_spi_master/reg_o_rx_data_sr_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.220    inst_spi_master/reg_o_rx_data_sr[2]
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.908    -0.256    inst_spi_master/clk_out1
    SLICE_X109Y52        FDCE                                         r  inst_spi_master/O_RX_DATA_reg[2]/C
                         clock pessimism             -0.197    -0.453
    SLICE_X109Y52        FDCE (Hold_fdce_C_D)         0.066    -0.387    inst_spi_master/O_RX_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387
                         arrival time                          -0.220
  -------------------------------------------------------------------
                         slack                                  0.166

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_tx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.641    -0.486    inst_uart/clk_out1
    SLICE_X110Y47        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  inst_uart/O_WRITE_DATA_reg[0]/Q
                         net (fo=3, routed)           0.113    -0.232    inst_regfile/reg_16_bits_reg[15]_1[0]
    SLICE_X113Y48        FDCE                                         r  inst_regfile/reg_spi_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=227, routed)         0.912    -0.252    inst_regfile/CLK
    SLICE_X113Y48        FDCE                                         r  inst_regfile/reg_spi_tx_reg[0]/C
                         clock pessimism             -0.218    -0.470
    SLICE_X113Y48        FDCE (Hold_fdce_C_D)         0.070    -0.400    inst_regfile/reg_spi_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400
                         arrival time                          -0.232
  -------------------------------------------------------------------
                         slack                                  0.168





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X107Y50   inst_regfile/O_READ_DATA_VALID_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X111Y49   inst_regfile/reg_16_bits_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X111Y50   inst_regfile/reg_16_bits_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X108Y50   inst_regfile/reg_16_bits_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X108Y50   inst_regfile/reg_16_bits_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X111Y49   inst_regfile/reg_16_bits_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X111Y49   inst_regfile/reg_16_bits_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X108Y50   inst_regfile/reg_16_bits_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y50   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y50   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y49   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y49   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y50   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y50   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y50   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X107Y50   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y49   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y49   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y50   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y50   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X108Y50   inst_regfile/reg_16_bits_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     8.282 (r) | SLOW    |    -2.708 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_H    | FDCE    | -     |     7.741 (r) | SLOW    |    -1.259 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDCE    | -     |     5.411 (r) | SLOW    |    -1.249 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDCE    | -     |     5.883 (r) | SLOW    |    -1.490 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDCE    | -     |     5.418 (r) | SLOW    |    -1.222 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     8.589 (r) | SLOW    |    -2.776 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS      | FDPE   | -     |      8.132 (r) | SLOW    |      3.136 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0   | FDPE   | -     |      3.835 (r) | SLOW    |      1.021 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI    | FDCE   | -     |      8.202 (r) | SLOW    |      3.175 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK    | FDCE   | -     |      7.959 (r) | SLOW    |      3.139 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX | FDPE   | -     |      7.407 (r) | SLOW    |      2.749 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.108 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
