// Seed: 3244972471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge id_7 == 1) 1'b0)
  else;
endmodule
module module_1 (
    input supply1 id_0
);
  if (1) begin
    assign id_2 = 1;
  end else begin
    assign id_3 = 1'b0;
  end
  genvar id_4;
  reg id_5;
  initial begin
    id_5 <= 1;
  end
  assign #1 id_4 = id_4;
  id_6(
      .id_0(1), .id_1({id_0, 1} && 1 ? 1'b0 : 1), .id_2(1), .id_3(id_5), .id_4(1'b0)
  );
  wire id_7;
  assign id_7 = id_4;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_4
  );
endmodule
