

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 30 16:43:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  342171706|  342171706|  3.422 sec|  3.422 sec|  342171706|  342171706|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                             |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ                         |  342171705|  342171705|  22811447|          -|          -|    15|        no|
        | + TI                        |   22811445|   22811445|   1520763|          -|          -|    15|        no|
        |  ++ TN                      |    1514656|    1514656|    378664|          -|          -|     4|        no|
        |   +++ TN.1                  |       7056|       7056|         2|          -|          -|  3528|        no|
        |   +++ VITIS_LOOP_99_1       |      42688|      42688|      5336|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_100_2    |       5334|       5334|       254|          -|          -|    21|        no|
        |     +++++ VITIS_LOOP_101_3  |        252|        252|        12|          -|          -|    21|        no|
        |   +++ TY                    |     328916|     328916|     19348|          -|          -|    17|        no|
        |    ++++ TX                  |      19346|      19346|      1138|          -|          -|    17|        no|
        |     +++++ KY                |       1135|       1135|       227|          -|          -|     5|        no|
        |      ++++++ KX              |        225|        225|        45|          -|          -|     5|        no|
        |  ++ VITIS_LOOP_122_2        |       5814|       5814|       342|          -|          -|    17|        no|
        |   +++ VITIS_LOOP_123_3      |        340|        340|        20|          -|          -|    17|        no|
        |  ++ TI.3                    |        289|        289|         1|          -|          -|   289|        no|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 70 
5 --> 6 7 
6 --> 5 
7 --> 8 21 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 9 
21 --> 22 4 
22 --> 23 21 
23 --> 24 
24 --> 25 22 
25 --> 26 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 25 
70 --> 71 91 
71 --> 72 70 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 71 
91 --> 91 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 92 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_20, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 94 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 95 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 96 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 97 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 98 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 99 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 100 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 101 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 102 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TI.split, void %for.end81" [src/conv3.cpp:31]   --->   Operation 103 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:31]   --->   Operation 105 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 107 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 108 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [src/conv3.cpp:80]   --->   Operation 109 'ret' 'ret_ln80' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv3.cpp:32]   --->   Operation 110 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 111 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 112 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TN.split, void %for.inc79" [src/conv3.cpp:32]   --->   Operation 113 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv3.cpp:32]   --->   Operation 115 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv3.cpp:32]   --->   Operation 116 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%ti_cast29 = zext i4 %ti" [src/conv3.cpp:32]   --->   Operation 117 'zext' 'ti_cast29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 118 'br' 'br_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 119 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 120 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln39, void %for.inc73, i3 0, void %TN.split" [src/conv3.cpp:39]   --->   Operation 121 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%phi_mul203 = phi i12 %add_ln39_1, void %for.inc73, i12 0, void %TN.split" [src/conv3.cpp:39]   --->   Operation 122 'phi' 'phi_mul203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.80ns)   --->   "%add_ln39_1 = add i12 %phi_mul203, i12 800" [src/conv3.cpp:39]   --->   Operation 123 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.67ns)   --->   "%icmp_ln39 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:39]   --->   Operation 124 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %tn, i3 1" [src/conv3.cpp:39]   --->   Operation 125 'add' 'add_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %NOUT.split, void %VITIS_LOOP_123_3.i.preheader" [src/conv3.cpp:39]   --->   Operation 126 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:39]   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:39]   --->   Operation 128 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln97 = br void %memset.loop.i" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 129 'br' 'br_ln97' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_4 : Operation 130 [1/1] (0.42ns)   --->   "%br_ln125 = br void %VITIS_LOOP_123_3.i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 130 'br' 'br_ln125' <Predicate = (icmp_ln39)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%empty = phi i12 0, void %NOUT.split, i12 %empty_60, void %.exit"   --->   Operation 131 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%phi_mul = phi i25 0, void %NOUT.split, i25 %next_mul, void %.exit"   --->   Operation 132 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%phi_urem = phi i12 0, void %NOUT.split, i12 %idx_urem, void %.exit"   --->   Operation 133 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.80ns)   --->   "%exitcond8 = icmp_eq  i12 %empty, i12 3528"   --->   Operation 134 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.80ns)   --->   "%empty_60 = add i12 %empty, i12 1"   --->   Operation 135 'add' 'empty_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8, void %memset.loop.i.split, void %VITIS_LOOP_99_1.i"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.94ns)   --->   "%next_mul = add i25 %phi_mul, i25 4756"   --->   Operation 138 'add' 'next_mul' <Predicate = (!exitcond8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_cast = partselect i3 @_ssdm_op_PartSelect.i3.i25.i32.i32, i25 %phi_mul, i32 21, i32 23"   --->   Operation 139 'partselect' 'p_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_61 = trunc i12 %phi_urem"   --->   Operation 140 'trunc' 'empty_61' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast1_cast = zext i9 %empty_61"   --->   Operation 141 'zext' 'p_cast1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %p_cast1_cast"   --->   Operation 142 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_8' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %p_cast1_cast"   --->   Operation 143 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_9' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %p_cast1_cast"   --->   Operation 144 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_10' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %p_cast1_cast"   --->   Operation 145 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_11' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %p_cast1_cast"   --->   Operation 146 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_12' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %p_cast1_cast"   --->   Operation 147 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_13' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %p_cast1_cast"   --->   Operation 148 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_14' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %p_cast1_cast"   --->   Operation 149 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_15' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 150 'switch' 'switch_ln0' <Predicate = (!exitcond8)> <Delay = 0.73>
ST_5 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12"   --->   Operation 151 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 6)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11"   --->   Operation 153 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 5)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10"   --->   Operation 155 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 4)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9"   --->   Operation 157 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 3)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15"   --->   Operation 159 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 2)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14"   --->   Operation 161 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 1)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8"   --->   Operation 163 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 0)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13"   --->   Operation 165 'store' 'store_ln0' <Predicate = (!exitcond8 & p_cast == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!exitcond8 & p_cast == 7)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i3 %tn" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 167 'trunc' 'trunc_ln97' <Predicate = (exitcond8)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln97, i3 0" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 168 'bitconcatenate' 'shl_ln1' <Predicate = (exitcond8)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_2.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 169 'br' 'br_ln99' <Predicate = (exitcond8)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.99>
ST_6 : Operation 170 [1/1] (0.80ns)   --->   "%next_urem = add i12 %phi_urem, i12 1"   --->   Operation 170 'add' 'next_urem' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.80ns)   --->   "%empty_62 = icmp_ult  i12 %next_urem, i12 441"   --->   Operation 171 'icmp' 'empty_62' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.37ns)   --->   "%idx_urem = select i1 %empty_62, i12 %next_urem, i12 0"   --->   Operation 172 'select' 'idx_urem' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 173 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.36>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%nin = phi i4 %add_ln99, void %for.inc26.i, i4 0, void %VITIS_LOOP_99_1.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 174 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %nin" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 175 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.79ns)   --->   "%icmp_ln99 = icmp_eq  i4 %nin, i4 8" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 176 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.79ns)   --->   "%add_ln99 = add i4 %nin, i4 1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 177 'add' 'add_ln99' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_2.i.split, void %_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 178 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 180 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i4 %nin" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 181 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.78ns)   --->   "%empty_63 = add i5 %zext_ln99, i5 %shl_ln1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 182 'add' 'empty_63' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %empty_63" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 183 'zext' 'zext_ln108' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (2.49ns)   --->   "%mul_ln108 = mul i23 %zext_ln108, i23 260100" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 184 'mul' 'mul_ln108' <Predicate = (!icmp_ln99)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i23 %mul_ln108" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 185 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln100, i64 %input_ftmap_read" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 186 'add' 'add_ln108' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.42ns)   --->   "%br_ln100 = br void %VITIS_LOOP_101_3.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 187 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln97 = or i5 %shl_ln1, i5 7" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 188 'or' 'or_ln97' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln97_cast = zext i5 %or_ln97" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 189 'zext' 'or_ln97_cast' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (1.65ns)   --->   "%empty_65 = mul i12 %or_ln97_cast, i12 100" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 190 'mul' 'empty_65' <Predicate = (icmp_ln99)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%p_cast49 = zext i12 %empty_65" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 191 'zext' 'p_cast49' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %phi_mul203" [src/conv3.cpp:54]   --->   Operation 192 'zext' 'zext_ln54' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.08ns)   --->   "%tmp11 = add i64 %p_cast49, i64 %conv3_weights_read" [src/conv3.cpp:97->src/conv3.cpp:48]   --->   Operation 193 'add' 'tmp11' <Predicate = (icmp_ln99)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln54 = br void %TX" [src/conv3.cpp:54]   --->   Operation 194 'br' 'br_ln54' <Predicate = (icmp_ln99)> <Delay = 0.42>

State 8 <SV = 6> <Delay = 3.63>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln100, void %for.inc23.i, i5 0, void %VITIS_LOOP_100_2.i.split" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 195 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%phi_mul201 = phi i9 %add_ln100_1, void %for.inc23.i, i9 0, void %VITIS_LOOP_100_2.i.split" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 196 'phi' 'phi_mul201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.77ns)   --->   "%add_ln100_1 = add i9 %phi_mul201, i9 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 197 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i5 %by" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 198 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 199 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln100 = add i5 %by, i5 1" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 200 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %VITIS_LOOP_101_3.i.split, void %for.inc26.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 201 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 203 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln100_1, i6 62" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 204 'add' 'tmp1' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 205 'sext' 'tmp1_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.76ns)   --->   "%empty_64 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 206 'add' 'empty_64' <Predicate = (!icmp_ln100)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_64, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 207 'bitselect' 'tmp_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_64, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 208 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_64, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 209 'bitselect' 'tmp_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 210 'select' 'select_ln51' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_2, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 211 'or' 'or_ln51' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_64" [src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48]   --->   Operation 212 'select' 'yClamped' <Predicate = (!icmp_ln100)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 213 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 214 'bitconcatenate' 'shl_ln108_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i12 %shl_ln108_1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 215 'sext' 'sext_ln108' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.89ns)   --->   "%sub_ln108 = sub i20 %shl_ln2, i20 %sext_ln108" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 216 'sub' 'sub_ln108' <Predicate = (!icmp_ln100)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln101 = br void %for.inc.i" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 217 'br' 'br_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.42>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_2.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 218 'br' 'br_ln99' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.31>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln101, void %arrayidx2245.i.exit, i5 0, void %VITIS_LOOP_101_3.i.split" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 219 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 220 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.77ns)   --->   "%add_ln108_3 = add i9 %phi_mul201, i9 %zext_ln108_1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 221 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i9 %add_ln108_3" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 222 'zext' 'zext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 223 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_17 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 224 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 225 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_19 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 226 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 227 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_21 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 228 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 229 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_23 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 230 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %bx" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 231 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.78ns)   --->   "%icmp_ln101 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 232 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln101 = add i5 %bx, i5 1" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 233 'add' 'add_ln101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc.i.split, void %for.inc23.i" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 234 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 235 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %tmp4" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 236 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.78ns)   --->   "%add_ln104_1 = add i6 %zext_ln101, i6 62" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 237 'add' 'add_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i6 %add_ln104_1" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 238 'sext' 'sext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.76ns)   --->   "%add_ln104 = add i10 %sext_ln104, i10 %zext_ln104" [src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 239 'add' 'add_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln104, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 240 'bitselect' 'tmp_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln104, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 241 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln104, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 242 'bitselect' 'tmp_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%or_ln51_1 = or i1 %tmp_5, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 243 'or' 'or_ln51_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%select_ln51_2 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 244 'select' 'select_ln51_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln104" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 245 'select' 'select_ln51_3' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%shl_ln108_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 246 'bitconcatenate' 'shl_ln108_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln108_1)   --->   "%sext_ln108_2 = sext i12 %shl_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 247 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln108_1 = add i20 %sub_ln108, i20 %sext_ln108_2" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 248 'add' 'add_ln108_1' <Predicate = (!icmp_ln101)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i20 %add_ln108_1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 249 'sext' 'sext_ln108_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln108_2 = add i64 %sext_ln108_3, i64 %add_ln108" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 250 'add' 'add_ln108_2' <Predicate = (!icmp_ln101)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 251 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i62 %trunc_ln5" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 252 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln108_1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 253 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln100 = br void %VITIS_LOOP_101_3.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 254 'br' 'br_ln100' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 255 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 255 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 256 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 257 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 257 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 258 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 258 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 259 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 259 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 260 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 260 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 261 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 261 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 262 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 262 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 264 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 265 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %gmem_addr_4_read" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 266 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.73ns)   --->   "%switch_ln108 = switch i3 %trunc_ln99, void %arrayidx2245.i.case.7, i3 0, void %arrayidx2245.i.case.0, i3 1, void %arrayidx2245.i.case.1, i3 2, void %arrayidx2245.i.case.2, i3 3, void %arrayidx2245.i.case.3, i3 4, void %arrayidx2245.i.case.4, i3 5, void %arrayidx2245.i.case.5, i3 6, void %arrayidx2245.i.case.6" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 267 'switch' 'switch_ln108' <Predicate = true> <Delay = 0.73>

State 19 <SV = 17> <Delay = 1.23>
ST_19 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 268 'store' 'store_ln108' <Predicate = (trunc_ln99 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 269 'br' 'br_ln108' <Predicate = (trunc_ln99 == 6)> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 270 'store' 'store_ln108' <Predicate = (trunc_ln99 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 271 'br' 'br_ln108' <Predicate = (trunc_ln99 == 5)> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 272 'store' 'store_ln108' <Predicate = (trunc_ln99 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 273 'br' 'br_ln108' <Predicate = (trunc_ln99 == 4)> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 274 'store' 'store_ln108' <Predicate = (trunc_ln99 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 275 'br' 'br_ln108' <Predicate = (trunc_ln99 == 3)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 276 'store' 'store_ln108' <Predicate = (trunc_ln99 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 277 'br' 'br_ln108' <Predicate = (trunc_ln99 == 2)> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 278 'store' 'store_ln108' <Predicate = (trunc_ln99 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 279 'br' 'br_ln108' <Predicate = (trunc_ln99 == 1)> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 280 'store' 'store_ln108' <Predicate = (trunc_ln99 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 281 'br' 'br_ln108' <Predicate = (trunc_ln99 == 0)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 282 'store' 'store_ln108' <Predicate = (trunc_ln99 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv3.cpp:108->src/conv3.cpp:48]   --->   Operation 283 'br' 'br_ln108' <Predicate = (trunc_ln99 == 7)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc.i" [src/conv3.cpp:101->src/conv3.cpp:48]   --->   Operation 284 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 0.78>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln54, void %for.inc67, i5 0, void %_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit" [src/conv3.cpp:54]   --->   Operation 285 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%ty_1_cast = zext i5 %ty_1" [src/conv3.cpp:54]   --->   Operation 286 'zext' 'ty_1_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:54]   --->   Operation 287 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.77ns)   --->   "%empty_66 = add i9 %tmp_3, i9 %ty_1_cast" [src/conv3.cpp:54]   --->   Operation 288 'add' 'empty_66' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:54]   --->   Operation 289 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %ty_1, i5 1" [src/conv3.cpp:54]   --->   Operation 290 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %TX.split, void %for.inc73" [src/conv3.cpp:54]   --->   Operation 291 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:54]   --->   Operation 292 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:54]   --->   Operation 293 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 294 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 295 'br' 'br_ln39' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 2.01>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln55, void %for.inc64, i5 0, void %TX.split" [src/conv3.cpp:55]   --->   Operation 296 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%tx_1_cast = zext i5 %tx_1" [src/conv3.cpp:55]   --->   Operation 297 'zext' 'tx_1_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.77ns)   --->   "%empty_67 = add i9 %empty_66, i9 %tx_1_cast" [src/conv3.cpp:54]   --->   Operation 298 'add' 'empty_67' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%p_cast212 = zext i9 %empty_67" [src/conv3.cpp:54]   --->   Operation 299 'zext' 'p_cast212' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast212" [src/conv3.cpp:54]   --->   Operation 300 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:55]   --->   Operation 301 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln55 = add i5 %tx_1, i5 1" [src/conv3.cpp:55]   --->   Operation 302 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %KY.split, void %for.inc67" [src/conv3.cpp:55]   --->   Operation 303 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:68]   --->   Operation 304 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln54 = br void %TX" [src/conv3.cpp:54]   --->   Operation 305 'br' 'br_ln54' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 1.23>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:55]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:55]   --->   Operation 307 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:68]   --->   Operation 308 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_23 : Operation 309 [1/1] (0.42ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 309 'br' 'br_ln58' <Predicate = true> <Delay = 0.42>

State 24 <SV = 9> <Delay = 2.94>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln58, void %for.inc61, i3 0, void %KY.split" [src/conv3.cpp:58]   --->   Operation 310 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%add57_7_lcssa19 = phi i32 %add57_717, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split" [src/conv3.cpp:68]   --->   Operation 311 'phi' 'add57_7_lcssa19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %ky" [src/conv3.cpp:58]   --->   Operation 312 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:58]   --->   Operation 313 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %ky, i3 1" [src/conv3.cpp:58]   --->   Operation 314 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %KX.split, void %for.inc64" [src/conv3.cpp:58]   --->   Operation 315 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:58]   --->   Operation 316 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv3.cpp:58]   --->   Operation 317 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:58]   --->   Operation 318 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:58]   --->   Operation 319 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i5 %p_shl5" [src/conv3.cpp:58]   --->   Operation 320 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.77ns)   --->   "%empty_68 = add i7 %p_shl4, i7 %p_shl5_cast" [src/conv3.cpp:58]   --->   Operation 321 'add' 'empty_68' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast53 = zext i7 %empty_68" [src/conv3.cpp:58]   --->   Operation 322 'zext' 'p_cast53' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%p_cast42 = zext i7 %empty_68" [src/conv3.cpp:58]   --->   Operation 323 'zext' 'p_cast42' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%p_cast41 = zext i7 %empty_68" [src/conv3.cpp:58]   --->   Operation 324 'zext' 'p_cast41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%p_cast40 = zext i7 %empty_68" [src/conv3.cpp:58]   --->   Operation 325 'zext' 'p_cast40' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast39 = zext i7 %empty_68" [src/conv3.cpp:58]   --->   Operation 326 'zext' 'p_cast39' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (1.08ns)   --->   "%tmp10 = add i64 %p_cast53, i64 %conv3_weights_read" [src/conv3.cpp:58]   --->   Operation 327 'add' 'tmp10' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (1.08ns)   --->   "%empty_69 = add i64 %tmp10, i64 %p_cast49" [src/conv3.cpp:58]   --->   Operation 328 'add' 'empty_69' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.76ns)   --->   "%tmp12 = add i8 %p_cast39, i8 156" [src/conv3.cpp:58]   --->   Operation 329 'add' 'tmp12' <Predicate = (!icmp_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i8 %tmp12" [src/conv3.cpp:58]   --->   Operation 330 'sext' 'tmp12_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (1.08ns)   --->   "%empty_70 = add i64 %tmp12_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 331 'add' 'empty_70' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (0.77ns)   --->   "%tmp14 = add i9 %p_cast40, i9 312" [src/conv3.cpp:58]   --->   Operation 332 'add' 'tmp14' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i9 %tmp14" [src/conv3.cpp:58]   --->   Operation 333 'sext' 'tmp14_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (1.08ns)   --->   "%empty_71 = add i64 %tmp14_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 334 'add' 'empty_71' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.78ns)   --->   "%tmp16 = add i10 %p_cast41, i10 724" [src/conv3.cpp:58]   --->   Operation 335 'add' 'tmp16' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i10 %tmp16" [src/conv3.cpp:58]   --->   Operation 336 'sext' 'tmp16_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (1.08ns)   --->   "%empty_72 = add i64 %tmp16_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 337 'add' 'empty_72' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.78ns)   --->   "%tmp18 = add i10 %p_cast41, i10 624" [src/conv3.cpp:58]   --->   Operation 338 'add' 'tmp18' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i10 %tmp18" [src/conv3.cpp:58]   --->   Operation 339 'sext' 'tmp18_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (1.08ns)   --->   "%empty_73 = add i64 %tmp18_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 340 'add' 'empty_73' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.78ns)   --->   "%tmp20 = add i10 %p_cast41, i10 524" [src/conv3.cpp:58]   --->   Operation 341 'add' 'tmp20' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i10 %tmp20" [src/conv3.cpp:58]   --->   Operation 342 'sext' 'tmp20_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (1.08ns)   --->   "%empty_74 = add i64 %tmp20_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 343 'add' 'empty_74' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.79ns)   --->   "%tmp22 = add i11 %p_cast42, i11 1448" [src/conv3.cpp:58]   --->   Operation 344 'add' 'tmp22' <Predicate = (!icmp_ln58)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i11 %tmp22" [src/conv3.cpp:58]   --->   Operation 345 'sext' 'tmp22_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (1.08ns)   --->   "%empty_75 = add i64 %tmp22_cast, i64 %tmp11" [src/conv3.cpp:58]   --->   Operation 346 'add' 'empty_75' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (1.08ns)   --->   "%empty_76 = add i64 %tmp10, i64 %zext_ln54" [src/conv3.cpp:58]   --->   Operation 347 'add' 'empty_76' <Predicate = (!icmp_ln58)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (0.78ns)   --->   "%empty_77 = add i5 %zext_ln58, i5 %ty_1" [src/conv3.cpp:58]   --->   Operation 348 'add' 'empty_77' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %empty_77" [src/conv3.cpp:59]   --->   Operation 349 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (1.23ns)   --->   "%mul_ln59 = mul i9 %zext_ln59, i9 21" [src/conv3.cpp:59]   --->   Operation 350 'mul' 'mul_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 351 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln6" [src/conv3.cpp:59]   --->   Operation 352 'sext' 'sext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 353 'partselect' 'trunc_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i62 %trunc_ln59_1" [src/conv3.cpp:59]   --->   Operation 354 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 355 'partselect' 'trunc_ln59_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i62 %trunc_ln59_2" [src/conv3.cpp:59]   --->   Operation 356 'sext' 'sext_ln59_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln59_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 357 'partselect' 'trunc_ln59_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i62 %trunc_ln59_3" [src/conv3.cpp:59]   --->   Operation 358 'sext' 'sext_ln59_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln59_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 359 'partselect' 'trunc_ln59_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i62 %trunc_ln59_4" [src/conv3.cpp:59]   --->   Operation 360 'sext' 'sext_ln59_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln59_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 361 'partselect' 'trunc_ln59_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i62 %trunc_ln59_5" [src/conv3.cpp:59]   --->   Operation 362 'sext' 'sext_ln59_5' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln59_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 363 'partselect' 'trunc_ln59_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln59_6 = sext i62 %trunc_ln59_6" [src/conv3.cpp:59]   --->   Operation 364 'sext' 'sext_ln59_6' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln59_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63" [src/conv3.cpp:59]   --->   Operation 365 'partselect' 'trunc_ln59_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln59_7 = sext i62 %trunc_ln59_7" [src/conv3.cpp:59]   --->   Operation 366 'sext' 'sext_ln59_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.42ns)   --->   "%br_ln59 = br void %for.inc" [src/conv3.cpp:59]   --->   Operation 367 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_24 : Operation 368 [1/1] (1.23ns)   --->   "%store_ln68 = store i32 %add57_7_lcssa19, i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:68]   --->   Operation 368 'store' 'store_ln68' <Predicate = (icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 369 'br' 'br_ln55' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.56>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%kx = phi i3 0, void %KX.split, i3 %add_ln59, void %for.inc.split" [src/conv3.cpp:59]   --->   Operation 370 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%add57_717 = phi i32 %add57_7_lcssa19, void %KX.split, i32 %add57_7, void %for.inc.split" [src/conv3.cpp:68]   --->   Operation 371 'phi' 'add57_717' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i3 %kx" [src/conv3.cpp:59]   --->   Operation 372 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i3 %kx" [src/conv3.cpp:59]   --->   Operation 373 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (0.67ns)   --->   "%icmp_ln59 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:59]   --->   Operation 374 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %kx, i3 1" [src/conv3.cpp:59]   --->   Operation 375 'add' 'add_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %for.inc61" [src/conv3.cpp:59]   --->   Operation 376 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (0.78ns)   --->   "%add_ln63 = add i5 %zext_ln59_2, i5 %tx_1" [src/conv3.cpp:63]   --->   Operation 377 'add' 'add_ln63' <Predicate = (!icmp_ln59)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %add_ln63" [src/conv3.cpp:68]   --->   Operation 378 'zext' 'zext_ln68' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.77ns)   --->   "%add_ln68_8 = add i9 %mul_ln59, i9 %zext_ln68" [src/conv3.cpp:68]   --->   Operation 379 'add' 'add_ln68_8' <Predicate = (!icmp_ln59)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (1.08ns)   --->   "%add_ln68 = add i63 %zext_ln59_1, i63 %sext_ln59" [src/conv3.cpp:68]   --->   Operation 380 'add' 'add_ln68' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i63 %add_ln68" [src/conv3.cpp:68]   --->   Operation 381 'sext' 'sext_ln68' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln68" [src/conv3.cpp:68]   --->   Operation 382 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (1.08ns)   --->   "%add_ln68_1 = add i63 %zext_ln59_1, i63 %sext_ln59_1" [src/conv3.cpp:68]   --->   Operation 383 'add' 'add_ln68_1' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i63 %add_ln68_1" [src/conv3.cpp:68]   --->   Operation 384 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln68_1" [src/conv3.cpp:68]   --->   Operation 385 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (1.08ns)   --->   "%add_ln68_2 = add i63 %zext_ln59_1, i63 %sext_ln59_2" [src/conv3.cpp:68]   --->   Operation 386 'add' 'add_ln68_2' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i63 %add_ln68_2" [src/conv3.cpp:68]   --->   Operation 387 'sext' 'sext_ln68_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln68_2" [src/conv3.cpp:68]   --->   Operation 388 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (1.08ns)   --->   "%add_ln68_3 = add i63 %zext_ln59_1, i63 %sext_ln59_3" [src/conv3.cpp:68]   --->   Operation 389 'add' 'add_ln68_3' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i63 %add_ln68_3" [src/conv3.cpp:68]   --->   Operation 390 'sext' 'sext_ln68_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln68_3" [src/conv3.cpp:68]   --->   Operation 391 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 392 [1/1] (1.08ns)   --->   "%add_ln68_4 = add i63 %zext_ln59_1, i63 %sext_ln59_4" [src/conv3.cpp:68]   --->   Operation 392 'add' 'add_ln68_4' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i63 %add_ln68_4" [src/conv3.cpp:68]   --->   Operation 393 'sext' 'sext_ln68_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln68_4" [src/conv3.cpp:68]   --->   Operation 394 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 395 [1/1] (1.08ns)   --->   "%add_ln68_5 = add i63 %zext_ln59_1, i63 %sext_ln59_5" [src/conv3.cpp:68]   --->   Operation 395 'add' 'add_ln68_5' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i63 %add_ln68_5" [src/conv3.cpp:68]   --->   Operation 396 'sext' 'sext_ln68_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln68_5" [src/conv3.cpp:68]   --->   Operation 397 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (1.08ns)   --->   "%add_ln68_6 = add i63 %zext_ln59_1, i63 %sext_ln59_6" [src/conv3.cpp:68]   --->   Operation 398 'add' 'add_ln68_6' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i63 %add_ln68_6" [src/conv3.cpp:68]   --->   Operation 399 'sext' 'sext_ln68_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln68_6" [src/conv3.cpp:68]   --->   Operation 400 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (1.08ns)   --->   "%add_ln68_7 = add i63 %zext_ln59_1, i63 %sext_ln59_7" [src/conv3.cpp:68]   --->   Operation 401 'add' 'add_ln68_7' <Predicate = (!icmp_ln59)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i63 %add_ln68_7" [src/conv3.cpp:68]   --->   Operation 402 'sext' 'sext_ln68_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln68_7" [src/conv3.cpp:68]   --->   Operation 403 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 404 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 26 <SV = 11> <Delay = 7.30>
ST_26 : Operation 405 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 405 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 7.30>
ST_27 : Operation 406 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 406 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 407 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 407 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 7.30>
ST_28 : Operation 408 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 408 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 409 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 409 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 410 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 410 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 14> <Delay = 7.30>
ST_29 : Operation 411 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 411 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 412 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 412 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 413 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 413 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 414 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 414 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 7.30>
ST_30 : Operation 415 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 415 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 416 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 416 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 417 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 417 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 418 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 418 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 419 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 419 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 16> <Delay = 7.30>
ST_31 : Operation 420 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 420 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 421 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 421 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 422 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 422 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 423 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 423 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 424 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 424 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 425 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 425 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 426 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 426 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 427 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 427 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 428 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 428 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 429 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 429 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 430 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 430 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 431 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 431 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 432 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 432 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 7.30>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i9 %add_ln68_8" [src/conv3.cpp:68]   --->   Operation 433 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 434 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:68]   --->   Operation 435 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 436 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24" [src/conv3.cpp:68]   --->   Operation 436 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_33 : Operation 437 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 437 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 438 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 438 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 439 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 439 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 440 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 440 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 441 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 441 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 442 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 442 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 443 [8/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 443 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 19> <Delay = 7.30>
ST_34 : Operation 444 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:68]   --->   Operation 444 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 445 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24" [src/conv3.cpp:68]   --->   Operation 445 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_34 : Operation 446 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv3.cpp:68]   --->   Operation 446 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 447 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 447 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 448 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 448 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 449 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 449 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 450 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 450 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 451 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 451 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 452 [7/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 452 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 20> <Delay = 7.30>
ST_35 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %gmem_addr_5_read" [src/conv3.cpp:68]   --->   Operation 453 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (0.76ns)   --->   Input mux for Operation 454 '%mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32'
ST_35 : Operation 454 [3/3] (6.25ns)   --->   "%mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32" [src/conv3.cpp:68]   --->   Operation 454 'fmul' 'mul' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 455 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv3.cpp:68]   --->   Operation 455 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 456 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/conv3.cpp:68]   --->   Operation 456 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 457 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 457 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 458 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 458 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 459 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 459 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 460 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 460 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 461 [6/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 461 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 21> <Delay = 7.30>
ST_36 : Operation 462 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32" [src/conv3.cpp:68]   --->   Operation 462 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 463 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [src/conv3.cpp:68]   --->   Operation 463 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 464 [1/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/conv3.cpp:68]   --->   Operation 464 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 465 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 465 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 466 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 466 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 467 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 467 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 468 [5/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 468 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 22> <Delay = 7.30>
ST_37 : Operation 469 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 469 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 470 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32" [src/conv3.cpp:68]   --->   Operation 470 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 471 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30" [src/conv3.cpp:68]   --->   Operation 471 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_37 : Operation 472 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [src/conv3.cpp:68]   --->   Operation 472 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 473 [1/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv3.cpp:68]   --->   Operation 473 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 474 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 474 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 475 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 475 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 476 [4/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 476 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 23> <Delay = 7.30>
ST_38 : [1/1] (0.79ns)   --->   Input mux for Operation 477 '%add = fadd i32 %add57_717, i32 %mul'
ST_38 : Operation 477 [4/4] (5.64ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:68]   --->   Operation 477 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 478 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30" [src/conv3.cpp:68]   --->   Operation 478 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_38 : Operation 479 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv3.cpp:68]   --->   Operation 479 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 480 [1/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv3.cpp:68]   --->   Operation 480 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 481 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 481 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 482 [3/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 482 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 24> <Delay = 7.30>
ST_39 : Operation 483 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 483 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 484 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_27 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 485 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 486 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 486 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_29 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 487 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 488 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_31 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln68_1" [src/conv3.cpp:68]   --->   Operation 488 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 489 [3/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:68]   --->   Operation 489 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %gmem_addr_6_read" [src/conv3.cpp:68]   --->   Operation 490 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 491 '%mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33'
ST_39 : Operation 491 [3/3] (6.25ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33" [src/conv3.cpp:68]   --->   Operation 491 'fmul' 'mul50_1' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 492 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31" [src/conv3.cpp:68]   --->   Operation 492 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_39 : Operation 493 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25" [src/conv3.cpp:68]   --->   Operation 493 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_39 : Operation 494 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26" [src/conv3.cpp:68]   --->   Operation 494 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_39 : Operation 495 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [src/conv3.cpp:68]   --->   Operation 495 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 496 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27" [src/conv3.cpp:68]   --->   Operation 496 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_39 : Operation 497 [1/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv3.cpp:68]   --->   Operation 497 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 498 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28" [src/conv3.cpp:68]   --->   Operation 498 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_39 : Operation 499 [2/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 499 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 500 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29" [src/conv3.cpp:68]   --->   Operation 500 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 40 <SV = 25> <Delay = 7.30>
ST_40 : Operation 501 [2/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:68]   --->   Operation 501 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 502 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33" [src/conv3.cpp:68]   --->   Operation 502 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 503 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31" [src/conv3.cpp:68]   --->   Operation 503 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_40 : Operation 504 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25" [src/conv3.cpp:68]   --->   Operation 504 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_40 : Operation 505 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26" [src/conv3.cpp:68]   --->   Operation 505 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_40 : Operation 506 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27" [src/conv3.cpp:68]   --->   Operation 506 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_40 : Operation 507 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv3.cpp:68]   --->   Operation 507 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 508 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28" [src/conv3.cpp:68]   --->   Operation 508 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_40 : Operation 509 [1/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv3.cpp:68]   --->   Operation 509 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 510 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29" [src/conv3.cpp:68]   --->   Operation 510 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 41 <SV = 26> <Delay = 7.30>
ST_41 : Operation 511 [1/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:68]   --->   Operation 511 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 512 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33" [src/conv3.cpp:68]   --->   Operation 512 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln68_2 = bitcast i32 %gmem_addr_7_read" [src/conv3.cpp:68]   --->   Operation 513 'bitcast' 'bitcast_ln68_2' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 514 '%mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34'
ST_41 : Operation 514 [3/3] (6.25ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34" [src/conv3.cpp:68]   --->   Operation 514 'fmul' 'mul50_2' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln68_3 = bitcast i32 %gmem_addr_8_read" [src/conv3.cpp:68]   --->   Operation 515 'bitcast' 'bitcast_ln68_3' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 516 '%mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35'
ST_41 : Operation 516 [3/3] (6.25ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35" [src/conv3.cpp:68]   --->   Operation 516 'fmul' 'mul50_3' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln68_4 = bitcast i32 %gmem_addr_9_read" [src/conv3.cpp:68]   --->   Operation 517 'bitcast' 'bitcast_ln68_4' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 518 '%mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36'
ST_41 : Operation 518 [3/3] (6.25ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36" [src/conv3.cpp:68]   --->   Operation 518 'fmul' 'mul50_4' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln68_5 = bitcast i32 %gmem_addr_10_read" [src/conv3.cpp:68]   --->   Operation 519 'bitcast' 'bitcast_ln68_5' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 520 '%mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37'
ST_41 : Operation 520 [3/3] (6.25ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37" [src/conv3.cpp:68]   --->   Operation 520 'fmul' 'mul50_5' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln68_6 = bitcast i32 %gmem_addr_11_read" [src/conv3.cpp:68]   --->   Operation 521 'bitcast' 'bitcast_ln68_6' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 522 '%mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38'
ST_41 : Operation 522 [3/3] (6.25ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38" [src/conv3.cpp:68]   --->   Operation 522 'fmul' 'mul50_6' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 523 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv3.cpp:68]   --->   Operation 523 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 27> <Delay = 7.01>
ST_42 : [1/1] (0.79ns)   --->   Input mux for Operation 524 '%add57_1 = fadd i32 %add, i32 %mul50_1'
ST_42 : Operation 524 [4/4] (5.64ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:68]   --->   Operation 524 'fadd' 'add57_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 525 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34" [src/conv3.cpp:68]   --->   Operation 525 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 526 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35" [src/conv3.cpp:68]   --->   Operation 526 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 527 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36" [src/conv3.cpp:68]   --->   Operation 527 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 528 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37" [src/conv3.cpp:68]   --->   Operation 528 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 529 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38" [src/conv3.cpp:68]   --->   Operation 529 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln68_7 = bitcast i32 %gmem_addr_12_read" [src/conv3.cpp:68]   --->   Operation 530 'bitcast' 'bitcast_ln68_7' <Predicate = true> <Delay = 0.00>
ST_42 : [1/1] (0.76ns)   --->   Input mux for Operation 531 '%mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39'
ST_42 : Operation 531 [3/3] (6.25ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39" [src/conv3.cpp:68]   --->   Operation 531 'fmul' 'mul50_7' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 7.01>
ST_43 : Operation 532 [3/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:68]   --->   Operation 532 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 533 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34" [src/conv3.cpp:68]   --->   Operation 533 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 534 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35" [src/conv3.cpp:68]   --->   Operation 534 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 535 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36" [src/conv3.cpp:68]   --->   Operation 535 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 536 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37" [src/conv3.cpp:68]   --->   Operation 536 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 537 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38" [src/conv3.cpp:68]   --->   Operation 537 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 538 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39" [src/conv3.cpp:68]   --->   Operation 538 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 7.01>
ST_44 : Operation 539 [2/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:68]   --->   Operation 539 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 540 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39" [src/conv3.cpp:68]   --->   Operation 540 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 6.43>
ST_45 : Operation 541 [1/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:68]   --->   Operation 541 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 31> <Delay = 6.43>
ST_46 : [1/1] (0.79ns)   --->   Input mux for Operation 542 '%add57_2 = fadd i32 %add57_1, i32 %mul50_2'
ST_46 : Operation 542 [4/4] (5.64ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:68]   --->   Operation 542 'fadd' 'add57_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 32> <Delay = 6.43>
ST_47 : Operation 543 [3/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:68]   --->   Operation 543 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 6.43>
ST_48 : Operation 544 [2/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:68]   --->   Operation 544 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 6.43>
ST_49 : Operation 545 [1/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:68]   --->   Operation 545 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 6.43>
ST_50 : [1/1] (0.79ns)   --->   Input mux for Operation 546 '%add57_3 = fadd i32 %add57_2, i32 %mul50_3'
ST_50 : Operation 546 [4/4] (5.64ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:68]   --->   Operation 546 'fadd' 'add57_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 36> <Delay = 6.43>
ST_51 : Operation 547 [3/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:68]   --->   Operation 547 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 37> <Delay = 6.43>
ST_52 : Operation 548 [2/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:68]   --->   Operation 548 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 38> <Delay = 6.43>
ST_53 : Operation 549 [1/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:68]   --->   Operation 549 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 39> <Delay = 6.43>
ST_54 : [1/1] (0.79ns)   --->   Input mux for Operation 550 '%add57_4 = fadd i32 %add57_3, i32 %mul50_4'
ST_54 : Operation 550 [4/4] (5.64ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:68]   --->   Operation 550 'fadd' 'add57_4' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 40> <Delay = 6.43>
ST_55 : Operation 551 [3/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:68]   --->   Operation 551 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 41> <Delay = 6.43>
ST_56 : Operation 552 [2/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:68]   --->   Operation 552 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 42> <Delay = 6.43>
ST_57 : Operation 553 [1/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:68]   --->   Operation 553 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 43> <Delay = 6.43>
ST_58 : [1/1] (0.79ns)   --->   Input mux for Operation 554 '%add57_5 = fadd i32 %add57_4, i32 %mul50_5'
ST_58 : Operation 554 [4/4] (5.64ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:68]   --->   Operation 554 'fadd' 'add57_5' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 44> <Delay = 6.43>
ST_59 : Operation 555 [3/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:68]   --->   Operation 555 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 45> <Delay = 6.43>
ST_60 : Operation 556 [2/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:68]   --->   Operation 556 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 46> <Delay = 6.43>
ST_61 : Operation 557 [1/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:68]   --->   Operation 557 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 47> <Delay = 6.43>
ST_62 : [1/1] (0.79ns)   --->   Input mux for Operation 558 '%add57_6 = fadd i32 %add57_5, i32 %mul50_6'
ST_62 : Operation 558 [4/4] (5.64ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:68]   --->   Operation 558 'fadd' 'add57_6' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 48> <Delay = 6.43>
ST_63 : Operation 559 [3/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:68]   --->   Operation 559 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 49> <Delay = 6.43>
ST_64 : Operation 560 [2/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:68]   --->   Operation 560 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 50> <Delay = 6.43>
ST_65 : Operation 561 [1/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:68]   --->   Operation 561 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 51> <Delay = 6.43>
ST_66 : [1/1] (0.79ns)   --->   Input mux for Operation 562 '%add57_7 = fadd i32 %add57_6, i32 %mul50_7'
ST_66 : Operation 562 [4/4] (5.64ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:68]   --->   Operation 562 'fadd' 'add57_7' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 52> <Delay = 6.43>
ST_67 : Operation 563 [3/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:68]   --->   Operation 563 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 53> <Delay = 6.43>
ST_68 : Operation 564 [2/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:68]   --->   Operation 564 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 54> <Delay = 6.43>
ST_69 : Operation 565 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:59]   --->   Operation 565 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 566 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/conv3.cpp:59]   --->   Operation 566 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 567 [1/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:68]   --->   Operation 567 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [src/conv3.cpp:59]   --->   Operation 568 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 70 <SV = 4> <Delay = 1.63>
ST_70 : Operation 569 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln122, void %for.inc24.i, i5 0, void %VITIS_LOOP_123_3.i.preheader" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 569 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %ty" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 570 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 571 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 572 [1/1] (0.77ns)   --->   "%add_ln125_4 = add i9 %tmp_1, i9 %zext_ln125" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 572 'add' 'add_ln125_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %ty" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 573 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 574 [1/1] (0.78ns)   --->   "%icmp_ln122 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 574 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 575 [1/1] (0.78ns)   --->   "%add_ln122 = add i5 %ty, i5 1" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 575 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %VITIS_LOOP_123_3.i.split, void %memset.loop.i26.preheader" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 576 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 577 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 577 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 578 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 578 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 579 [1/1] (0.76ns)   --->   "%empty_78 = add i8 %zext_ln122, i8 %tmp" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 579 'add' 'empty_78' <Predicate = (!icmp_ln122)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_78, i10 0" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 580 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i18 %shl_ln" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 581 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln125_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_78, i2 0" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 582 'bitconcatenate' 'shl_ln125_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i10 %shl_ln125_1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 583 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 584 [1/1] (0.87ns)   --->   "%sub_ln125 = sub i19 %zext_ln125_1, i19 %zext_ln125_2" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 584 'sub' 'sub_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i19 %sub_ln125" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 585 'sext' 'sext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_70 : Operation 586 [1/1] (0.42ns)   --->   "%br_ln123 = br void %for.inc.i24" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 586 'br' 'br_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.42>
ST_70 : Operation 587 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 587 'br' 'br_ln0' <Predicate = (icmp_ln122)> <Delay = 0.42>

State 71 <SV = 5> <Delay = 2.37>
ST_71 : Operation 588 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln123, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_123_3.i.split" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 588 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i5 %tx" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 589 'zext' 'zext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 590 [1/1] (0.77ns)   --->   "%add_ln125_5 = add i9 %add_ln125_4, i9 %zext_ln125_5" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 590 'add' 'add_ln125_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i9 %add_ln125_5" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 591 'zext' 'zext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 592 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln125_6" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 592 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 593 [1/1] (0.78ns)   --->   "%icmp_ln123 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 593 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 594 [1/1] (0.78ns)   --->   "%add_ln123 = add i5 %tx, i5 1" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 594 'add' 'add_ln123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc.i24.split, void %for.inc24.i" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 595 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 596 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 596 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln123)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_71 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln125 = add i5 %ti_cast29, i5 %tx" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 597 'add' 'add_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i5 %add_ln125" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 598 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 599 [1/1] (0.76ns)   --->   "%add_ln125_1 = add i8 %zext_ln125_3, i8 %p_shl1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 599 'add' 'add_ln125_1' <Predicate = (!icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln125_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln125_1, i2 0" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 600 'bitconcatenate' 'shl_ln125_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i10 %shl_ln125_2" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 601 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_3 = add i64 %zext_ln125_4, i64 %output_ftmap_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 602 'add' 'add_ln125_3' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 603 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln125_2 = add i64 %add_ln125_3, i64 %sext_ln123" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 603 'add' 'add_ln125_2' <Predicate = (!icmp_ln123)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_2, i32 2, i32 63" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 604 'partselect' 'trunc_ln' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 605 'sext' 'sext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 606 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln125" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 606 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_71 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_123_3.i" [src/conv3.cpp:122->src/conv3.cpp:78]   --->   Operation 607 'br' 'br_ln122' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 72 <SV = 6> <Delay = 7.30>
ST_72 : Operation 608 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 608 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_72 : Operation 609 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 609 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 7> <Delay = 7.30>
ST_73 : [1/1] (0.79ns)   --->   Input mux for Operation 610 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_73 : Operation 610 [4/4] (5.64ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 610 'fadd' 'add_i' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 611 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 611 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 8> <Delay = 7.30>
ST_74 : Operation 612 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 612 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 613 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 613 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 9> <Delay = 7.30>
ST_75 : Operation 614 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 614 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 615 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 615 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 10> <Delay = 7.30>
ST_76 : Operation 616 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 616 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 617 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 617 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 11> <Delay = 7.30>
ST_77 : Operation 618 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 618 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 12> <Delay = 7.30>
ST_78 : Operation 619 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 619 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 13> <Delay = 7.30>
ST_79 : Operation 620 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 620 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 14> <Delay = 7.30>
ST_80 : Operation 621 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 621 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 15> <Delay = 7.30>
ST_81 : Operation 622 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 622 'bitcast' 'bitcast_ln125' <Predicate = true> <Delay = 0.00>
ST_81 : [1/1] (0.79ns)   --->   Input mux for Operation 623 '%add23_i = fadd i32 %bitcast_ln125, i32 %add_i'
ST_81 : Operation 623 [4/4] (5.64ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 623 'fadd' 'add23_i' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 624 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 624 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 16> <Delay = 6.43>
ST_82 : Operation 625 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 625 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 17> <Delay = 6.43>
ST_83 : Operation 626 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 626 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 18> <Delay = 6.43>
ST_84 : Operation 627 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 627 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 19> <Delay = 7.30>
ST_85 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln125_1 = bitcast i32 %add23_i" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 628 'bitcast' 'bitcast_ln125_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 629 [1/1] (7.30ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln125_1, i4 15" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 629 'write' 'write_ln125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 20> <Delay = 7.30>
ST_86 : Operation 630 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 630 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 21> <Delay = 7.30>
ST_87 : Operation 631 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 631 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 22> <Delay = 7.30>
ST_88 : Operation 632 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 632 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 23> <Delay = 7.30>
ST_89 : Operation 633 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 633 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 24> <Delay = 7.30>
ST_90 : Operation 634 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 634 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 635 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 635 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 636 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:125->src/conv3.cpp:78]   --->   Operation 636 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.inc.i24" [src/conv3.cpp:123->src/conv3.cpp:78]   --->   Operation 637 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 91 <SV = 5> <Delay = 2.01>
ST_91 : Operation 638 [1/1] (0.00ns)   --->   "%empty_79 = phi i9 %empty_80, void %memset.loop.i26.split, i9 0, void %memset.loop.i26.preheader"   --->   Operation 638 'phi' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 639 [1/1] (0.77ns)   --->   "%exitcond7019 = icmp_eq  i9 %empty_79, i9 289"   --->   Operation 639 'icmp' 'exitcond7019' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 640 [1/1] (0.77ns)   --->   "%empty_80 = add i9 %empty_79, i9 1"   --->   Operation 640 'add' 'empty_80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7019, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 641 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 642 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 642 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond7019)> <Delay = 0.00>
ST_91 : Operation 643 [1/1] (0.00ns)   --->   "%p_cast207 = zext i9 %empty_79"   --->   Operation 643 'zext' 'p_cast207' <Predicate = (!exitcond7019)> <Delay = 0.00>
ST_91 : Operation 644 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast207"   --->   Operation 644 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!exitcond7019)> <Delay = 0.00>
ST_91 : Operation 645 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr"   --->   Operation 645 'store' 'store_ln0' <Predicate = (!exitcond7019)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_91 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 646 'br' 'br_ln0' <Predicate = (!exitcond7019)> <Delay = 0.00>
ST_91 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 647 'br' 'br_ln32' <Predicate = (exitcond7019)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [15]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'tj' [21]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv3.cpp:31) on local variable 'tj' [24]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv3.cpp:31) [25]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv3.cpp:32) with incoming values : ('add_ln32', src/conv3.cpp:32) [35]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [36]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul203', src/conv3.cpp:39) with incoming values : ('add_ln39_1', src/conv3.cpp:39) [47]  (0.000 ns)
	'add' operation ('add_ln39_1', src/conv3.cpp:39) [48]  (0.809 ns)

 <State 5>: 2.046ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [59]  (0.000 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_11') [72]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_4' [82]  (1.237 ns)
	blocking operation 0.809 ns on control path)

 <State 6>: 1.993ns
The critical path consists of the following:
	'add' operation ('next_urem') [103]  (0.809 ns)
	'icmp' operation ('empty_62') [104]  (0.809 ns)
	'select' operation ('idx_urem') [105]  (0.375 ns)

 <State 7>: 4.364ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv3.cpp:99->src/conv3.cpp:48) with incoming values : ('add_ln99', src/conv3.cpp:99->src/conv3.cpp:48) [112]  (0.000 ns)
	'add' operation ('empty_63', src/conv3.cpp:99->src/conv3.cpp:48) [121]  (0.789 ns)
	'mul' operation ('mul_ln108', src/conv3.cpp:108->src/conv3.cpp:48) [123]  (2.490 ns)
	'add' operation ('add_ln108', src/conv3.cpp:108->src/conv3.cpp:48) [125]  (1.085 ns)

 <State 8>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv3.cpp:100->src/conv3.cpp:48) with incoming values : ('add_ln100', src/conv3.cpp:100->src/conv3.cpp:48) [128]  (0.000 ns)
	'add' operation ('tmp1', src/conv3.cpp:100->src/conv3.cpp:48) [138]  (0.789 ns)
	'add' operation ('empty_64', src/conv3.cpp:100->src/conv3.cpp:48) [140]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv3.cpp:105->src/conv3.cpp:48) [142]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48) [145]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv3.cpp:105->src/conv3.cpp:48) [146]  (0.403 ns)
	'sub' operation ('sub_ln108', src/conv3.cpp:108->src/conv3.cpp:48) [150]  (0.894 ns)

 <State 9>: 4.320ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv3.cpp:104->src/conv3.cpp:48) with incoming values : ('add_ln101', src/conv3.cpp:101->src/conv3.cpp:48) [153]  (0.000 ns)
	'add' operation ('add_ln104_1', src/conv3.cpp:104->src/conv3.cpp:48) [174]  (0.789 ns)
	'add' operation ('add_ln104', src/conv3.cpp:104->src/conv3.cpp:48) [176]  (0.765 ns)
	'icmp' operation ('icmp_ln52_1', src/srcnn.cpp:52->src/conv3.cpp:104->src/conv3.cpp:48) [178]  (0.787 ns)
	'or' operation ('or_ln51_1', src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48) [180]  (0.000 ns)
	'select' operation ('select_ln51_3', src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48) [182]  (0.000 ns)
	'add' operation ('add_ln108_1', src/conv3.cpp:108->src/conv3.cpp:48) [185]  (0.894 ns)
	'add' operation ('add_ln108_2', src/conv3.cpp:108->src/conv3.cpp:48) [187]  (1.085 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [191]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', src/conv3.cpp:108->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:108->src/conv3.cpp:48) [192]  (7.300 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln108', src/conv3.cpp:108->src/conv3.cpp:48) of variable 'bitcast_ln108', src/conv3.cpp:108->src/conv3.cpp:48 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_2' [217]  (1.237 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.789ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:54) with incoming values : ('add_ln54', src/conv3.cpp:54) [234]  (0.000 ns)
	'icmp' operation ('icmp_ln54', src/conv3.cpp:54) [238]  (0.789 ns)

 <State 22>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:55) with incoming values : ('add_ln55', src/conv3.cpp:55) [246]  (0.000 ns)
	'add' operation ('empty_67', src/conv3.cpp:54) [248]  (0.776 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_2', src/conv3.cpp:54) [250]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:68) on array 'output_fm_buffer_0' [257]  (1.237 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:68) on array 'output_fm_buffer_0' [257]  (1.237 ns)

 <State 24>: 2.943ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv3.cpp:58) with incoming values : ('add_ln58', src/conv3.cpp:58) [260]  (0.000 ns)
	'add' operation ('empty_68', src/conv3.cpp:58) [272]  (0.773 ns)
	'add' operation ('tmp10', src/conv3.cpp:58) [278]  (1.085 ns)
	'add' operation ('empty_69', src/conv3.cpp:58) [279]  (1.085 ns)

 <State 25>: 1.565ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:59) with incoming values : ('add_ln59', src/conv3.cpp:59) [320]  (0.000 ns)
	'add' operation ('add_ln63', src/conv3.cpp:63) [330]  (0.789 ns)
	'add' operation ('add_ln68_8', src/conv3.cpp:68) [332]  (0.776 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [345]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [346]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [355]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [364]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [373]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [382]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [391]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [400]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', src/conv3.cpp:68) on port 'gmem' (src/conv3.cpp:68) [409]  (7.300 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_2', src/conv3.cpp:68) [367]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_2', src/conv3.cpp:68) [367]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_7', src/conv3.cpp:68) [412]  (7.016 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv3.cpp:68) [359]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_2', src/conv3.cpp:68) [368]  (5.643 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:68) [368]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:68) [368]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:68) [368]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_3', src/conv3.cpp:68) [377]  (5.643 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:68) [377]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:68) [377]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:68) [377]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_4', src/conv3.cpp:68) [386]  (5.643 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:68) [386]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:68) [386]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:68) [386]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_5', src/conv3.cpp:68) [395]  (5.643 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:68) [395]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:68) [395]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:68) [395]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_6', src/conv3.cpp:68) [404]  (5.643 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:68) [404]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:68) [404]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:68) [404]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_7', src/conv3.cpp:68) [413]  (5.643 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:68) [413]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:68) [413]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:68) [413]  (6.437 ns)

 <State 70>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:122->src/conv3.cpp:78) with incoming values : ('add_ln122', src/conv3.cpp:122->src/conv3.cpp:78) [427]  (0.000 ns)
	'add' operation ('empty_78', src/conv3.cpp:122->src/conv3.cpp:78) [438]  (0.765 ns)
	'sub' operation ('sub_ln125', src/conv3.cpp:125->src/conv3.cpp:78) [443]  (0.873 ns)

 <State 71>: 2.373ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:125->src/conv3.cpp:78) with incoming values : ('add_ln123', src/conv3.cpp:123->src/conv3.cpp:78) [447]  (0.000 ns)
	'add' operation ('add_ln125', src/conv3.cpp:125->src/conv3.cpp:78) [460]  (0.789 ns)
	'add' operation ('add_ln125_1', src/conv3.cpp:125->src/conv3.cpp:78) [462]  (0.765 ns)
	'add' operation ('add_ln125_3', src/conv3.cpp:125->src/conv3.cpp:78) [465]  (0.000 ns)
	'add' operation ('add_ln125_2', src/conv3.cpp:125->src/conv3.cpp:78) [466]  (0.819 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [470]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [471]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [475]  (7.300 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:125->src/conv3.cpp:78) [473]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:125->src/conv3.cpp:78) [473]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:125->src/conv3.cpp:78) [473]  (6.437 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln125', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [476]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [477]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [477]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [477]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [477]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:125->src/conv3.cpp:78) on port 'gmem' (src/conv3.cpp:125->src/conv3.cpp:78) [477]  (7.300 ns)

 <State 91>: 2.013ns
The critical path consists of the following:
	'phi' operation ('empty_79') with incoming values : ('empty_80') [484]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr') [491]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_0' [492]  (1.237 ns)
	blocking operation 0.776 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
