
Selected circuits
===================
 - **Circuit**: 8x7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x7u_11N | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x7u_11N.v)]  [[C](mul8x7u_11N.c)] |
| mul8x7u_2Y0 | 0.00057 | 0.0031 | 18.75 | 0.028 | 0.19 |  [[Verilog](mul8x7u_2Y0.v)]  [[C](mul8x7u_2Y0.c)] |
| mul8x7u_3YT | 0.0015 | 0.0061 | 37.50 | 0.059 | 0.75 |  [[Verilog](mul8x7u_3YT.v)]  [[C](mul8x7u_3YT.c)] |
| mul8x7u_6Y7 | 0.0093 | 0.04 | 83.11 | 0.33 | 16 |  [[Verilog](mul8x7u_6Y7.v)]  [[C](mul8x7u_6Y7.c)] |
| mul8x7u_4ZX | 0.027 | 0.11 | 89.15 | 0.83 | 123 |  [[Verilog](mul8x7u_4ZX.v)]  [[C](mul8x7u_4ZX.c)] |
| mul8x7u_3RQ | 0.084 | 0.32 | 93.81 | 2.19 | 1200 |  [[Verilog](mul8x7u_3RQ.v)]  [[C](mul8x7u_3RQ.c)] |
| mul8x7u_5NB | 0.29 | 1.47 | 97.33 | 5.73 | 14382 |  [[Verilog](mul8x7u_5NB.v)]  [[C](mul8x7u_5NB.c)] |
| mul8x7u_1XJ | 0.86 | 3.75 | 98.45 | 14.27 | 124595 |  [[Verilog](mul8x7u_1XJ.v)]  [[C](mul8x7u_1XJ.c)] |
| mul8x7u_07T | 2.74 | 11.27 | 98.77 | 31.30 | 12776.178e2 |  [[Verilog](mul8x7u_07T.v)]  [[C](mul8x7u_07T.c)] |
| mul8x7u_1VL | 8.05 | 30.62 | 98.83 | 64.51 | 11896.765e3 |  [[Verilog](mul8x7u_1VL.v)]  [[C](mul8x7u_1VL.c)] |
| mul8x7u_589 | 24.71 | 98.83 | 98.83 | 100.00 | 11722.021e4 |  [[Verilog](mul8x7u_589.v)]  [[C](mul8x7u_589.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             