<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Boot Info Register - bootinfo</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___b_o_o_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Boot Info Register - bootinfo</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r.html">Component : ALT_SYSMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Provides access to boot configuration information.</p>
<p>This is a read only register and a write should return error.</p>
<p>This register gets reset only on a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> </td></tr>
<tr>
<td align="left">[3:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[6:4] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[10:8] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:12] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </td></tr>
<tr>
<td align="left">[31:15] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga_bsel_en </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe1ad257fde4b99ce640b7e080aacc324"></a><a class="anchor" id="ALT_SYSMGR_BOOT_FPGA_BSEL_EN"></a></p>
<p>Specifies the value of the f2s_bsel_en. f2s_bsel_en is a signal from FPGA.</p>
<p>If 1, boot select value is equal to FPGA boot select signal (f2s_bsel).</p>
<p>If 0, boot select value is equal to the sampled value of HPS BSEL pins.</p>
<p>Value of f2s_bsel_en is overidden to 0x0 if FPGA is not in user mode (fpga_config_complete = 0)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaddc9f9f348a0de3304e57a96422a4e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaddc9f9f348a0de3304e57a96422a4e3f">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaddc9f9f348a0de3304e57a96422a4e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46da1f6394cce1574b50b3bcef0d8196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga46da1f6394cce1574b50b3bcef0d8196">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga46da1f6394cce1574b50b3bcef0d8196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70cd264b64f29b2fc196f4bf7d9c408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gac70cd264b64f29b2fc196f4bf7d9c408">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac70cd264b64f29b2fc196f4bf7d9c408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44735bf0ab3ce15d952cfac386301bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf44735bf0ab3ce15d952cfac386301bd">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaf44735bf0ab3ce15d952cfac386301bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a7b02a978b913e0b150fb02230f8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga59a7b02a978b913e0b150fb02230f8b5">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga59a7b02a978b913e0b150fb02230f8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d93a2bb566926abbeae4bf5424459b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga70d93a2bb566926abbeae4bf5424459b">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga70d93a2bb566926abbeae4bf5424459b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373dd3facde0b15f5d4236544bfe433a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga373dd3facde0b15f5d4236544bfe433a">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga373dd3facde0b15f5d4236544bfe433a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37db1e71099d1dafaafc88cd90ef445f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga37db1e71099d1dafaafc88cd90ef445f">ALT_SYSMGR_BOOT_FPGA_BSEL_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga37db1e71099d1dafaafc88cd90ef445f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga_bsel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp61a3ee59e13797d15479db17db05821d"></a><a class="anchor" id="ALT_SYSMGR_BOOT_FPGA_BSEL"></a></p>
<p>The boot select field specifies the boot source. It is read by the Boot ROM code on a cold or warm reset to determine the boot source.</p>
<p>The boot select value is equal to the f2s_bsel signal from the FPGA if the f2s_bsel_en signal from the FPGA is 1 or equal to the sampled value of HPS BSEL pins if the f2s_bsel_en signal from the FPGA is 0 or the FPGA is not powered on or not in User Mode (fpga_config_complete = 0).</p>
<p>The HPS BSEL pins value are sampled upon deassertion of cold reset.</p>
<p><b>Field Enumeration Values:</b></p>
<p>Enum | Value | Description :--------------------------------------------------------------------------------------------------------------------------------&mdash;|:---&mdash;|:---------&mdash; <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga8beca581ad8c9a8526e5d095809c1fb1">ALT_SYSMGR_BOOT_FPGA_BSEL_E_RSVDX</a> | 0x0 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga50eb66cff9650ab3d79ec67fbabf61cf">ALT_SYSMGR_BOOT_FPGA_BSEL_E_FPGA</a> | 0x1 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga42ce07ef0581694487dcc320386b327c">ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_1_8V</a> | 0x2 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga89e98bab0e4609a78433d1cac8ae9eb9">ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_3_0V</a> | 0x3 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad178fe41ab926b851fd5ff0feb42b262">ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a> | 0x4 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad47c955ad061efe73daff29a8205d9dc">ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a> | 0x5 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga5e9ee387831c549ddf7636f551ed2819">ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_1_8V</a> | 0x6 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga490fa0a02d726aad44edac2947ae740d">ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_3_0V</a> | 0x7 |</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8beca581ad8c9a8526e5d095809c1fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga8beca581ad8c9a8526e5d095809c1fb1">ALT_SYSMGR_BOOT_FPGA_BSEL_E_RSVDX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8beca581ad8c9a8526e5d095809c1fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eb66cff9650ab3d79ec67fbabf61cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga50eb66cff9650ab3d79ec67fbabf61cf">ALT_SYSMGR_BOOT_FPGA_BSEL_E_FPGA</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga50eb66cff9650ab3d79ec67fbabf61cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ce07ef0581694487dcc320386b327c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga42ce07ef0581694487dcc320386b327c">ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_1_8V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga42ce07ef0581694487dcc320386b327c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e98bab0e4609a78433d1cac8ae9eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga89e98bab0e4609a78433d1cac8ae9eb9">ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_3_0V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga89e98bab0e4609a78433d1cac8ae9eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad178fe41ab926b851fd5ff0feb42b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad178fe41ab926b851fd5ff0feb42b262">ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gad178fe41ab926b851fd5ff0feb42b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47c955ad061efe73daff29a8205d9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad47c955ad061efe73daff29a8205d9dc">ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad47c955ad061efe73daff29a8205d9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9ee387831c549ddf7636f551ed2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga5e9ee387831c549ddf7636f551ed2819">ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_1_8V</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga5e9ee387831c549ddf7636f551ed2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490fa0a02d726aad44edac2947ae740d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga490fa0a02d726aad44edac2947ae740d">ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_3_0V</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga490fa0a02d726aad44edac2947ae740d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be987aa0e2014d462cd9875c4f2eab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga6be987aa0e2014d462cd9875c4f2eab0">ALT_SYSMGR_BOOT_FPGA_BSEL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6be987aa0e2014d462cd9875c4f2eab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80a9f41e3a7209cab7f99443948050f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gae80a9f41e3a7209cab7f99443948050f">ALT_SYSMGR_BOOT_FPGA_BSEL_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae80a9f41e3a7209cab7f99443948050f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366fcd5c2161b95e07e78b698976dbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga366fcd5c2161b95e07e78b698976dbc9">ALT_SYSMGR_BOOT_FPGA_BSEL_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga366fcd5c2161b95e07e78b698976dbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ab585e05a151759145f52e55c6ef82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga90ab585e05a151759145f52e55c6ef82">ALT_SYSMGR_BOOT_FPGA_BSEL_SET_MSK</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="separator:ga90ab585e05a151759145f52e55c6ef82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72abf42b11212f75015cd99758c0794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaa72abf42b11212f75015cd99758c0794">ALT_SYSMGR_BOOT_FPGA_BSEL_CLR_MSK</a>&#160;&#160;&#160;0xffffff8f</td></tr>
<tr class="separator:gaa72abf42b11212f75015cd99758c0794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa1a71e44c2a1c7497c4001d02f5218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga5aa1a71e44c2a1c7497c4001d02f5218">ALT_SYSMGR_BOOT_FPGA_BSEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5aa1a71e44c2a1c7497c4001d02f5218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1abd2f21e967619852281b9fbd2253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaac1abd2f21e967619852281b9fbd2253">ALT_SYSMGR_BOOT_FPGA_BSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000070) &gt;&gt; 4)</td></tr>
<tr class="separator:gaac1abd2f21e967619852281b9fbd2253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cd4779b9ed172e7c359747be228779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga24cd4779b9ed172e7c359747be228779">ALT_SYSMGR_BOOT_FPGA_BSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000070)</td></tr>
<tr class="separator:ga24cd4779b9ed172e7c359747be228779"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pin_bsel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpded9d099a12491d89ac5327460d5e36c"></a><a class="anchor" id="ALT_SYSMGR_BOOT_PIN_BSEL"></a></p>
<p>Specifies the sampled value of the HPS BSEL pins. The value of HPS BSEL pins are sampled upon deassertion of cold reset.</p>
<p><b>Field Enumeration Values:</b></p>
<p>Enum | Value | Description :------------------------------------------------------------------------------------------------------------------------------&mdash;|:---&mdash;|:---------&mdash; <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga3d9deca27c2ae04512ae76aaeab0c404">ALT_SYSMGR_BOOT_PIN_BSEL_E_RSVDX</a> | 0x0 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4faa13e581d2b56d3f40afbdb18ea5a2">ALT_SYSMGR_BOOT_PIN_BSEL_E_FPGA</a> | 0x1 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf1440fd77663b5babaff0e8aab4198f3">ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_1_8V</a> | 0x2 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga39cef242462db55883813172d5957bc7">ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_3_0V</a> | 0x3 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gab18e5aaae564b09b76f0662ecfb12bda">ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a> | 0x4 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga757332eda3107533a5c4de2704e395ca">ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a> | 0x5 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf10c2788edff253da26b11ed54a71d49">ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_1_8V</a> | 0x6 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga0011b5c8a9871b8ff49abc4d91c3d58b">ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_3_0V</a> | 0x7 |</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3d9deca27c2ae04512ae76aaeab0c404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga3d9deca27c2ae04512ae76aaeab0c404">ALT_SYSMGR_BOOT_PIN_BSEL_E_RSVDX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3d9deca27c2ae04512ae76aaeab0c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4faa13e581d2b56d3f40afbdb18ea5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4faa13e581d2b56d3f40afbdb18ea5a2">ALT_SYSMGR_BOOT_PIN_BSEL_E_FPGA</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4faa13e581d2b56d3f40afbdb18ea5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1440fd77663b5babaff0e8aab4198f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf1440fd77663b5babaff0e8aab4198f3">ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_1_8V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaf1440fd77663b5babaff0e8aab4198f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cef242462db55883813172d5957bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga39cef242462db55883813172d5957bc7">ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_3_0V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga39cef242462db55883813172d5957bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18e5aaae564b09b76f0662ecfb12bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gab18e5aaae564b09b76f0662ecfb12bda">ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gab18e5aaae564b09b76f0662ecfb12bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757332eda3107533a5c4de2704e395ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga757332eda3107533a5c4de2704e395ca">ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga757332eda3107533a5c4de2704e395ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10c2788edff253da26b11ed54a71d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf10c2788edff253da26b11ed54a71d49">ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_1_8V</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaf10c2788edff253da26b11ed54a71d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0011b5c8a9871b8ff49abc4d91c3d58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga0011b5c8a9871b8ff49abc4d91c3d58b">ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_3_0V</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga0011b5c8a9871b8ff49abc4d91c3d58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4313a8082d65bda9b9f143a4824b1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4313a8082d65bda9b9f143a4824b1110">ALT_SYSMGR_BOOT_PIN_BSEL_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4313a8082d65bda9b9f143a4824b1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cde7a3d1900990ed7a13be9739c7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga09cde7a3d1900990ed7a13be9739c7cf">ALT_SYSMGR_BOOT_PIN_BSEL_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga09cde7a3d1900990ed7a13be9739c7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b382246da768292af8163e43b3177c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga8b382246da768292af8163e43b3177c5">ALT_SYSMGR_BOOT_PIN_BSEL_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8b382246da768292af8163e43b3177c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c57724804cff1458b69258a427d114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gae0c57724804cff1458b69258a427d114">ALT_SYSMGR_BOOT_PIN_BSEL_SET_MSK</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:gae0c57724804cff1458b69258a427d114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39caa0855ba81af2e6b74b4307af0ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga39caa0855ba81af2e6b74b4307af0ea8">ALT_SYSMGR_BOOT_PIN_BSEL_CLR_MSK</a>&#160;&#160;&#160;0xfffff8ff</td></tr>
<tr class="separator:ga39caa0855ba81af2e6b74b4307af0ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e2bbbc69563eadbe6082dfe8ba762e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gab3e2bbbc69563eadbe6082dfe8ba762e">ALT_SYSMGR_BOOT_PIN_BSEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab3e2bbbc69563eadbe6082dfe8ba762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c2095857bb30e155938c13992478bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad3c2095857bb30e155938c13992478bf">ALT_SYSMGR_BOOT_PIN_BSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000700) &gt;&gt; 8)</td></tr>
<tr class="separator:gad3c2095857bb30e155938c13992478bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3041999d583260e396a4d4f89813b710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga3041999d583260e396a4d4f89813b710">ALT_SYSMGR_BOOT_PIN_BSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000700)</td></tr>
<tr class="separator:ga3041999d583260e396a4d4f89813b710"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : bsel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1b020bf16b5d0ffd07411061e59bc39b"></a><a class="anchor" id="ALT_SYSMGR_BOOT_BSEL"></a></p>
<p>Multiplexed Value of Boot Select from pins and fpga</p>
<p><b>Field Enumeration Values:</b></p>
<p>Enum | Value | Description :----------------------------------------------------------------------------------------------------------------------&mdash;|:---&mdash;|:---------&mdash; <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4311d58930d1b0a324f073f6698ffc9d">ALT_SYSMGR_BOOT_BSEL_E_RSVDX</a> | 0x0 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaa1ccf581038bbe136c42620616a632d4">ALT_SYSMGR_BOOT_BSEL_E_FPGA</a> | 0x1 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga578dafc893ab6ff6170e63e7e64de30e">ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_1_8V</a> | 0x2 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4c76344063d1ab4c6c3a293e060d7ae8">ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_3_0V</a> | 0x3 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga0722ec6645835d531337d937aee451de">ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a> | 0x4 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad44090ff06e22fa8bf9beac087d68ce6">ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a> | 0x5 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga3dfedde1e77283b70ed554a58e120126">ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_1_8V</a> | 0x6 | <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf834fef925c2c221c326e313b41ce895">ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_3_0V</a> | 0x7 |</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4311d58930d1b0a324f073f6698ffc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4311d58930d1b0a324f073f6698ffc9d">ALT_SYSMGR_BOOT_BSEL_E_RSVDX</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4311d58930d1b0a324f073f6698ffc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ccf581038bbe136c42620616a632d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaa1ccf581038bbe136c42620616a632d4">ALT_SYSMGR_BOOT_BSEL_E_FPGA</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa1ccf581038bbe136c42620616a632d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578dafc893ab6ff6170e63e7e64de30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga578dafc893ab6ff6170e63e7e64de30e">ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_1_8V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga578dafc893ab6ff6170e63e7e64de30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76344063d1ab4c6c3a293e060d7ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga4c76344063d1ab4c6c3a293e060d7ae8">ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_3_0V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga4c76344063d1ab4c6c3a293e060d7ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722ec6645835d531337d937aee451de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga0722ec6645835d531337d937aee451de">ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga0722ec6645835d531337d937aee451de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44090ff06e22fa8bf9beac087d68ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gad44090ff06e22fa8bf9beac087d68ce6">ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad44090ff06e22fa8bf9beac087d68ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfedde1e77283b70ed554a58e120126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga3dfedde1e77283b70ed554a58e120126">ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_1_8V</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga3dfedde1e77283b70ed554a58e120126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf834fef925c2c221c326e313b41ce895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gaf834fef925c2c221c326e313b41ce895">ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_3_0V</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gaf834fef925c2c221c326e313b41ce895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60fc091e7dd4f9cd60919b826b7881f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gac60fc091e7dd4f9cd60919b826b7881f">ALT_SYSMGR_BOOT_BSEL_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac60fc091e7dd4f9cd60919b826b7881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9af342d51c77f2b33ca42fab3899cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga0d9af342d51c77f2b33ca42fab3899cd">ALT_SYSMGR_BOOT_BSEL_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0d9af342d51c77f2b33ca42fab3899cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6061e4b7c14d03d98db510f87d6e535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gac6061e4b7c14d03d98db510f87d6e535">ALT_SYSMGR_BOOT_BSEL_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac6061e4b7c14d03d98db510f87d6e535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1132dbacdfa4210a5111fdd4e2e59ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga1132dbacdfa4210a5111fdd4e2e59ea3">ALT_SYSMGR_BOOT_BSEL_SET_MSK</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr class="separator:ga1132dbacdfa4210a5111fdd4e2e59ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bda5b88234e889244bbe27899f82d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga52bda5b88234e889244bbe27899f82d0">ALT_SYSMGR_BOOT_BSEL_CLR_MSK</a>&#160;&#160;&#160;0xffff8fff</td></tr>
<tr class="separator:ga52bda5b88234e889244bbe27899f82d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32230bde041707a4baf647b611417591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga32230bde041707a4baf647b611417591">ALT_SYSMGR_BOOT_BSEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga32230bde041707a4baf647b611417591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f51faecbb18b89bb8053c4f947f255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga10f51faecbb18b89bb8053c4f947f255">ALT_SYSMGR_BOOT_BSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga10f51faecbb18b89bb8053c4f947f255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875bb2bbce94721ff3a8cca31046942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga875bb2bbce94721ff3a8cca31046942d">ALT_SYSMGR_BOOT_BSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00007000)</td></tr>
<tr class="separator:ga875bb2bbce94721ff3a8cca31046942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s">ALT_SYSMGR_BOOT_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2a4d619bd297f210c28f7fc85127efbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga2a4d619bd297f210c28f7fc85127efbd">ALT_SYSMGR_BOOT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2a4d619bd297f210c28f7fc85127efbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efc2f6bc05c326d5e30ecc1cd55899f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ga6efc2f6bc05c326d5e30ecc1cd55899f">ALT_SYSMGR_BOOT_OFST</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:ga6efc2f6bc05c326d5e30ecc1cd55899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae27f01df42eb50d1974bdf04afac6f1b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s">ALT_SYSMGR_BOOT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gae27f01df42eb50d1974bdf04afac6f1b">ALT_SYSMGR_BOOT_t</a></td></tr>
<tr class="separator:gae27f01df42eb50d1974bdf04afac6f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s" id="struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_BOOT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html">ALT_SYSMGR_BOOT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aae7cdaa628e0992909bf1d5794f04bff"></a>const uint32_t</td>
<td class="fieldname">
fpga_bsel_en: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a907ed62a2f0d62c1836b13888837a238"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a542875e474efc4fa65778c101ad59e9e"></a>const uint32_t</td>
<td class="fieldname">
fpga_bsel: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a05416c81f7deb221c58d10aa71f655d2"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60f52e7048e4ff250fab1a6d7ebc7e87"></a>const uint32_t</td>
<td class="fieldname">
pin_bsel: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4d6e0109a2f8b2ed6ea4562b3822e6aa"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8001c92ee4935ba4375a4e2b8befba75"></a>const uint32_t</td>
<td class="fieldname">
bsel: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa192f716b747c1e539a8adfe331943d6"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 17</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaddc9f9f348a0de3304e57a96422a4e3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46da1f6394cce1574b50b3bcef0d8196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac70cd264b64f29b2fc196f4bf7d9c408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf44735bf0ab3ce15d952cfac386301bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga59a7b02a978b913e0b150fb02230f8b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga70d93a2bb566926abbeae4bf5424459b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga373dd3facde0b15f5d4236544bfe433a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga37db1e71099d1dafaafc88cd90ef445f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL_EN">ALT_SYSMGR_BOOT_FPGA_BSEL_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8beca581ad8c9a8526e5d095809c1fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_RSVDX&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga50eb66cff9650ab3d79ec67fbabf61cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_FPGA&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga42ce07ef0581694487dcc320386b327c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_1_8V&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga89e98bab0e4609a78433d1cac8ae9eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_NAND_FLSH_3_0V&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gad178fe41ab926b851fd5ff0feb42b262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gad47c955ad061efe73daff29a8205d9dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga5e9ee387831c549ddf7636f551ed2819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_1_8V&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga490fa0a02d726aad44edac2947ae740d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_E_QSPI_FLSH_3_0V&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga6be987aa0e2014d462cd9875c4f2eab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae80a9f41e3a7209cab7f99443948050f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga366fcd5c2161b95e07e78b698976dbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga90ab585e05a151759145f52e55c6ef82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_SET_MSK&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa72abf42b11212f75015cd99758c0794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_CLR_MSK&#160;&#160;&#160;0xffffff8f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5aa1a71e44c2a1c7497c4001d02f5218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaac1abd2f21e967619852281b9fbd2253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000070) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga24cd4779b9ed172e7c359747be228779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_FPGA_BSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_FPGA_BSEL">ALT_SYSMGR_BOOT_FPGA_BSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3d9deca27c2ae04512ae76aaeab0c404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_RSVDX&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga4faa13e581d2b56d3f40afbdb18ea5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_FPGA&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gaf1440fd77663b5babaff0e8aab4198f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_1_8V&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga39cef242462db55883813172d5957bc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_NAND_FLSH_3_0V&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gab18e5aaae564b09b76f0662ecfb12bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga757332eda3107533a5c4de2704e395ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gaf10c2788edff253da26b11ed54a71d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_1_8V&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga0011b5c8a9871b8ff49abc4d91c3d58b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_E_QSPI_FLSH_3_0V&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga4313a8082d65bda9b9f143a4824b1110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09cde7a3d1900990ed7a13be9739c7cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b382246da768292af8163e43b3177c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0c57724804cff1458b69258a427d114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_SET_MSK&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga39caa0855ba81af2e6b74b4307af0ea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_CLR_MSK&#160;&#160;&#160;0xfffff8ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab3e2bbbc69563eadbe6082dfe8ba762e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gad3c2095857bb30e155938c13992478bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000700) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3041999d583260e396a4d4f89813b710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_PIN_BSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_PIN_BSEL">ALT_SYSMGR_BOOT_PIN_BSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4311d58930d1b0a324f073f6698ffc9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_RSVDX&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gaa1ccf581038bbe136c42620616a632d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_FPGA&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga578dafc893ab6ff6170e63e7e64de30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_1_8V&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga4c76344063d1ab4c6c3a293e060d7ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_NAND_FLSH_3_0V&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga0722ec6645835d531337d937aee451de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_EXTERNAL_TRANSCEIVER_1_8V&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gad44090ff06e22fa8bf9beac087d68ce6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_SD_MMC_INTERNAL_TRANSCEIVER_3_0V&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="ga3dfedde1e77283b70ed554a58e120126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_1_8V&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gaf834fef925c2c221c326e313b41ce895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_E_QSPI_FLSH_3_0V&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> </p>

</div>
</div>
<a class="anchor" id="gac60fc091e7dd4f9cd60919b826b7881f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d9af342d51c77f2b33ca42fab3899cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6061e4b7c14d03d98db510f87d6e535"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1132dbacdfa4210a5111fdd4e2e59ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_SET_MSK&#160;&#160;&#160;0x00007000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga52bda5b88234e889244bbe27899f82d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_CLR_MSK&#160;&#160;&#160;0xffff8fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga32230bde041707a4baf647b611417591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga10f51faecbb18b89bb8053c4f947f255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga875bb2bbce94721ff3a8cca31046942d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_BSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#ALT_SYSMGR_BOOT_BSEL">ALT_SYSMGR_BOOT_BSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2a4d619bd297f210c28f7fc85127efbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html">ALT_SYSMGR_BOOT</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6efc2f6bc05c326d5e30ecc1cd55899f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_BOOT_OFST&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html">ALT_SYSMGR_BOOT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae27f01df42eb50d1974bdf04afac6f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#struct_a_l_t___s_y_s_m_g_r___b_o_o_t__s">ALT_SYSMGR_BOOT_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html#gae27f01df42eb50d1974bdf04afac6f1b">ALT_SYSMGR_BOOT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___b_o_o_t.html">ALT_SYSMGR_BOOT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:48 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
