set -tmpdir /home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/edk/system/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc7z010clg400-1
-top system
-ifmt MIXED
-ifn system_xst.prj
-ofn ../implementation/system.ngc
-hierarchy_separator /
-iobuf NO
-max_fanout 10000
-sd {../implementation}
-vlgincdir {"/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/edk/system/pcores/" "/home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/home/eva/programje/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
