V3 27
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Counter.vhd 2022/01/19.11:55:20 P.20131013
EN work/Counter 1642618472 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Counter.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/Counter/Behavioral 1642618473 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Counter.vhd \
      EN work/Counter 1642618472
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Demux17.vhd 2022/01/19.13:29:33 P.20131013
EN work/Demux17 1642618474 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Demux17.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/Demux17/Behavioral 1642618475 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Demux17.vhd \
      EN work/Demux17 1642618474
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/DFlipFlop.vhd 2022/01/19.11:45:32 P.20131013
EN work/DFlipFlop 1642618470 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/DFlipFlop.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/DFlipFlop/Behavioral 1642618471 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/DFlipFlop.vhd \
      EN work/DFlipFlop 1642618470
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder.vhd 2022/01/13.18:12:05 P.20131013
EN work/FullAdder 1642618468 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/FullAdder/Behavioral 1642618469 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder.vhd \
      EN work/FullAdder 1642618468
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder8bit.vhd 2022/01/13.18:37:24 P.20131013
EN work/FullAdder8bit 1642618478 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder8bit.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/FullAdder8bit/Behavioral 1642618479 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/FullAdder8bit.vhd \
      EN work/FullAdder8bit 1642618478 CP work/FullAdder
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/StoringBitsIn17FlipFlops.vhd 2022/01/19.11:26:59 P.20131013
EN work/StoringBitsIn17FlipFlops 1642618476 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/StoringBitsIn17FlipFlops.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/StoringBitsIn17FlipFlops/Behavioral 1642618477 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/StoringBitsIn17FlipFlops.vhd \
      EN work/StoringBitsIn17FlipFlops 1642618476 CP work/DFlipFlop
FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Top.vhd 2022/01/19.22:24:26 P.20131013
EN work/Top 1642618480 FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Top.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Top/Behavioral 1642618481 \
      FL D:/Logical-Circute/Final-Project-VHDL/secondTry/Top.vhd EN work/Top 1642618480 \
      CP work/Counter CP work/Demux17 CP work/StoringBitsIn17FlipFlops \
      CP work/FullAdder8bit
