                                          Heist to the Museum - Description of the internal state
MstT    Thief 1     Thief 2     Thief 3         Thief 4     Thief 5     Thief 6
Stat   Stat S MD   Stat S MD   Stat S MD        Stat S MD   Stat S MD   Stat S MD
                    Assault party 1                        Assault party 2                                Museum
             Elem 1     Elem 2     Elem 3             Elem 1     Elem 2     Elem 3             Room 1  Room 2 Room 3 Room 4 Room 5
    RId    Id Pos Cv  Id Pos Cv  Id Pos Cv    RId    Id Pos Cv  Id Pos Cv  Id Pos Cv           NP DT   NP DT  NP DT  NP DT  NP DT
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            -1 -1  -1 -1  -1 -1  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            -1 19  -1 -1  -1 -1  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  -1 -1  -1 -1  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  -1 29  -1 -1  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  -1 -1  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  -1 16  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  -1 -1  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  -1 19  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  -1 -1 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  -1 26 
PLAN   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
DEC   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W -1    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W -1    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W -1    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W -1    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     -1    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    0  0  0    1  0  0    2  0  0        -1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    CWL_IN P 2    
     0    0  0  0    1  0  0    2  0  0        1    0  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    CWL_IN P 2    
     0    0  0  0    1  0  0    2  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    C_ST W 2    CWL_IN P 2    
     0    0  0  0    1  0  0    2  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    C_ST W 2    CWL_IN P 2    
     0    3  0  0    0  0  0    1  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     0    3  0  0    0  0  0    1  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     0    3  0  0    0  0  0    1  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    0  0  0    1  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    0  0  0    1  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    0  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    0  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    0  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    0  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    0  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  0  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  0  0    4  0  0    0  0  0        1    5  2  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  0  0    0  0  0        1    5  2  0    1  0  0    2  0  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  0  0    0  0  0        1    5  2  0    1  0  0    2  4  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  0  0    0  2  0        1    5  2  0    1  0  0    2  4  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  0  0    0  2  0        1    5  2  0    1  3  0    2  4  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  1  0    0  2  0        1    5  2  0    1  3  0    2  4  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  1  0    0  2  0        1    5  2  0    1  3  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  1  0    0  2  0        1    5  2  0    1  3  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  1  0    0  2  0        1    5  2  0    1  5  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  1  0    0  4  0        1    5  2  0    1  5  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  1  0    0  4  0        1    5  4  0    1  5  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  3  0    0  4  0        1    5  4  0    1  5  0    2  6  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  5  0    4  3  0    0  4  0        1    5  4  0    1  5  0    2  8  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  3  0    0  4  0        1    5  4  0    1  5  0    2  8  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  3  0    0  4  0        1    5  4  0    1  7  0    2  8  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  3  0    0  6  0        1    5  4  0    1  7  0    2  8  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  3  0    0  6  0        1    5  6  0    1  7  0    2  8  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  3  0    0  6  0        1    5  6  0    1  7  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  5  0    0  6  0        1    5  6  0    1  7  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  5  0    0  6  0        1    5  6  0    1  9  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  5  0    0  6  0        1    5  6  0    1  9  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  5  0    0  6  0        1    5  8  0    1  9  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  5  0    0  8  0        1    5  8  0    1  9  0    2  10  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  5  0    0  8  0        1    5  8  0    1  9  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  7  0    0  8  0        1    5  8  0    1  9  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    4  7  0    0  8  0        1    5  8  0    1  11  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  7  0    0  8  0        1    5  8  0    1  11  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  7  0    0  8  0        1    5  10  0    1  11  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  7  0    0  10  0        1    5  10  0    1  11  0    2  12  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  7  0    0  10  0        1    5  10  0    1  11  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  9  0    0  10  0        1    5  10  0    1  11  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    4  9  0    0  10  0        1    5  10  0    1  13  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  9  0    0  10  0        1    5  10  0    1  13  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  9  0    0  10  0        1    5  12  0    1  13  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  9  0    0  12  0        1    5  12  0    1  13  0    2  14  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  9  0    0  12  0        1    5  12  0    1  13  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  11  0    0  12  0        1    5  12  0    1  13  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    4  11  0    0  12  0        1    5  12  0    1  15  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  11  0    0  12  0        1    5  12  0    1  15  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  11  0    0  12  0        1    5  14  0    1  15  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  11  0    0  14  0        1    5  14  0    1  15  0    2  16  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  11  0    0  14  0        1    5  14  0    1  15  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  13  0    0  14  0        1    5  14  0    1  15  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    4  13  0    0  14  0        1    5  14  0    1  17  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  13  0    0  14  0        1    5  14  0    1  17  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  13  0    0  14  0        1    5  16  0    1  17  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  13  0    0  16  0        1    5  16  0    1  17  0    2  18  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  13  0    0  16  0        1    5  16  0    1  17  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  15  0    0  16  0        1    5  16  0    1  17  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    4  15  0    0  16  0        1    5  16  0    1  19  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  15  0    0  16  0        1    5  16  0    1  19  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  15  0    0  16  0        1    5  18  0    1  19  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  15  0    0  18  0        1    5  18  0    1  19  0    2  20  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  15  0    0  18  0        1    5  18  0    1  19  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  17  0    0  18  0        1    5  18  0    1  19  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  17  0    0  18  0        1    5  18  0    1  21  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  17  0    0  19  0        1    5  18  0    1  21  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  17  0    0  19  0        1    5  20  0    1  21  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  22  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  21  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  20  0    1  23  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  20  0    1  23  0    2  24  0            15 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  20  0    1  23  0    2  24  0            14 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  22  0    1  23  0    2  24  0            14 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  22  0    1  23  0    2  24  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  0    0  19  1        1    5  22  0    1  23  0    2  24  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  22  0    1  23  0    2  24  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  22  0    1  23  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  22  0    1  23  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  22  0    1  25  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  22  0    1  25  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  24  0    1  25  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  24  0    1  25  0    2  26  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  24  0    1  25  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  3  1        1    5  24  0    1  25  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    0  3  1        1    5  24  0    1  27  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  2  1    0  3  1        1    5  24  0    1  27  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    4  2  1    0  3  1        1    5  26  0    1  27  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  2  1    0  3  1        1    5  26  0    1  27  0    2  28  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  2  1    0  3  1        1    5  26  0    1  27  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  2  1    0  6  1        1    5  26  0    1  27  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  2  1    0  6  1        1    5  26  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  2  1    0  6  1        1    5  28  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  4  1    0  6  1        1    5  28  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  5  1    4  4  1    0  6  1        1    5  29  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  5  1    4  4  1    0  6  1        1    5  29  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  0    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_IN P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  1    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  1    1  29  0    2  29  0            13 19  9 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  1    1  29  0    2  29  0            13 19  8 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  1    1  29  1    2  29  0            13 19  8 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  6  1        1    5  29  1    1  29  1    2  29  0            13 19  8 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  7  1        1    5  29  1    1  29  1    2  29  0            13 19  8 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  7  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  4  1    0  7  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  6  1    0  7  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  9  1    4  6  1    0  7  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  10  1    4  6  1    0  7  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    0  7  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    0  9  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  8  1    0  9  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  8  1    0  9  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    0  9  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    0  9  1        1    5  29  1    1  3  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    0  11  1        1    5  29  1    1  3  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    0  11  1        1    5  2  1    1  3  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  10  1    0  11  1        1    5  2  1    1  3  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  10  1    0  11  1        1    5  2  1    1  3  1    2  4  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  10  1    0  11  1        1    5  2  1    1  7  1    2  4  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    0  11  1        1    5  2  1    1  7  1    2  4  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    0  11  1        1    5  3  1    1  7  1    2  4  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    0  13  1        1    5  3  1    1  7  1    2  4  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    0  13  1        1    5  3  1    1  7  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  12  1    0  13  1        1    5  3  1    1  7  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  12  1    0  13  1        1    5  3  1    1  9  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    0  13  1        1    5  3  1    1  9  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    0  13  1        1    5  5  1    1  9  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    0  15  1        1    5  5  1    1  9  1    2  6  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    0  15  1        1    5  5  1    1  9  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  14  1    0  15  1        1    5  5  1    1  9  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  14  1    0  15  1        1    5  5  1    1  11  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    0  15  1        1    5  5  1    1  11  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    0  15  1        1    5  7  1    1  11  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    0  17  1        1    5  7  1    1  11  1    2  8  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    0  17  1        1    5  7  1    1  11  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  16  1    0  17  1        1    5  7  1    1  11  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  16  1    0  17  1        1    5  7  1    1  13  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    0  17  1        1    5  7  1    1  13  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    0  17  1        1    5  9  1    1  13  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    0  19  1        1    5  9  1    1  13  1    2  10  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    0  19  1        1    5  9  1    1  13  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  18  1    0  19  1        1    5  9  1    1  13  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  18  1    0  19  1        1    5  9  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  9  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  9  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  11  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  11  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  11  1    1  15  1    2  12  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  11  1    1  15  1    2  14  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  11  1    1  17  1    2  14  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  13  1    1  17  1    2  14  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  13  1    1  17  1    2  16  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  13  1    1  19  1    2  16  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  15  1    1  19  1    2  16  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  15  1    1  19  1    2  18  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  15  1    1  21  1    2  18  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  17  1    1  21  1    2  18  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  17  1    1  21  1    2  20  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  17  1    1  23  1    2  20  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  19  1    1  23  1    2  20  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  19  1    1  23  1    2  22  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  19  1    1  25  1    2  22  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  21  1    1  25  1    2  22  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  21  1    1  25  1    2  24  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  21  1    1  27  1    2  24  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  23  1    1  27  1    2  24  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  23  1    1  27  1    2  26  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  23  1    1  29  1    2  26  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  25  1    1  29  1    2  26  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  25  1    1  29  1    2  28  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  27  1    1  29  1    2  28  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  27  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  1            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  1        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    CC_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  1    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  1    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
DEC   C_ST W 3    CWL_IN W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    5  29  0    1  29  0    2  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    0  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    3  19  0    4  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    3  19  0    4  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    3  19  0    4  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    5  29  0    1  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    CWL_IN W 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN W 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  29  0    3  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  29  0    4  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    2  29  0    4  19  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    2  29  0    4  2  0        1    1  29  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    2  29  0    4  2  0        1    1  3  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    2  4  0    4  2  0        1    1  3  0    0  19  0    5  29  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    2  4  0    4  2  0        1    1  3  0    0  19  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  4  0    4  2  0        1    1  3  0    0  19  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  4  0    4  2  0        1    1  3  0    0  1  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  4  0    4  3  0        1    1  3  0    0  1  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  4  0    4  3  0        1    1  5  0    0  1  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  6  0    4  3  0        1    1  5  0    0  1  0    5  2  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    2  6  0    4  3  0        1    1  5  0    0  1  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  6  0    4  3  0        1    1  5  0    0  1  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  6  0    4  3  0        1    1  5  0    0  3  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  6  0    4  5  0        1    1  5  0    0  3  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  6  0    4  5  0        1    1  7  0    0  3  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  8  0    4  5  0        1    1  7  0    0  3  0    5  4  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  9  0    2  8  0    4  5  0        1    1  7  0    0  3  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  8  0    4  5  0        1    1  7  0    0  3  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  8  0    4  5  0        1    1  7  0    0  5  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  8  0    4  7  0        1    1  7  0    0  5  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  8  0    4  7  0        1    1  9  0    0  5  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  10  0    4  7  0        1    1  9  0    0  5  0    5  6  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  11  0    2  10  0    4  7  0        1    1  9  0    0  5  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  10  0    4  7  0        1    1  9  0    0  5  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  10  0    4  7  0        1    1  9  0    0  7  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  10  0    4  9  0        1    1  9  0    0  7  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  10  0    4  9  0        1    1  11  0    0  7  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  12  0    4  9  0        1    1  11  0    0  7  0    5  8  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  13  0    2  12  0    4  9  0        1    1  11  0    0  7  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  12  0    4  9  0        1    1  11  0    0  7  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  12  0    4  9  0        1    1  11  0    0  9  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  12  0    4  11  0        1    1  11  0    0  9  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  12  0    4  11  0        1    1  13  0    0  9  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  14  0    4  11  0        1    1  13  0    0  9  0    5  10  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  15  0    2  14  0    4  11  0        1    1  13  0    0  9  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  14  0    4  11  0        1    1  13  0    0  9  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  14  0    4  11  0        1    1  13  0    0  11  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  14  0    4  13  0        1    1  13  0    0  11  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  14  0    4  13  0        1    1  15  0    0  11  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  16  0    4  13  0        1    1  15  0    0  11  0    5  12  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  17  0    2  16  0    4  13  0        1    1  15  0    0  11  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  16  0    4  13  0        1    1  15  0    0  11  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  16  0    4  13  0        1    1  15  0    0  13  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  16  0    4  15  0        1    1  15  0    0  13  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  16  0    4  15  0        1    1  17  0    0  13  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  18  0    4  15  0        1    1  17  0    0  13  0    5  14  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  18  0    4  15  0        1    1  17  0    0  13  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  18  0    4  17  0        1    1  17  0    0  13  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  18  0    4  17  0        1    1  17  0    0  15  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  17  0        1    1  17  0    0  15  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  17  0        1    1  19  0    0  15  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  0        1    1  19  0    0  15  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  0        1    1  19  0    0  15  0    5  16  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  0        1    1  19  0    0  15  0    5  18  0            13 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  0        1    1  19  0    0  15  0    5  18  0            12 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  1        1    1  19  0    0  15  0    5  18  0            12 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  1        1    1  19  0    0  15  0    5  18  0            12 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  1        1    1  19  0    0  15  0    5  18  0            12 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    2  19  0    4  19  1        1    1  19  0    0  15  0    5  18  0            11 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  0    4  19  1        1    1  19  0    0  15  0    5  18  0            11 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  0    4  19  1        1    1  19  0    0  17  0    5  18  0            11 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  0    4  19  1        1    1  19  0    0  17  0    5  18  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  19  0    0  17  0    5  18  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  17  0    5  18  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  17  0    5  18  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  17  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  17  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  19  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  0    0  19  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  23  0    0  19  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  19  1    4  19  1        1    1  23  0    0  19  0    5  20  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  19  1    4  19  1        1    1  23  0    0  19  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  19  1    4  2  1        1    1  23  0    0  19  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  19  1    4  2  1        1    1  23  0    0  21  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  4  1    4  2  1        1    1  23  0    0  21  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  3  1    2  4  1    4  2  1        1    1  25  0    0  21  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  4  1    4  2  1        1    1  25  0    0  21  0    5  22  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  4  1    4  2  1        1    1  25  0    0  21  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  4  1    4  3  1        1    1  25  0    0  21  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  4  1    4  3  1        1    1  25  0    0  23  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  6  1    4  3  1        1    1  25  0    0  23  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  7  1    2  6  1    4  3  1        1    1  27  0    0  23  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  6  1    4  3  1        1    1  27  0    0  23  0    5  24  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  6  1    4  3  1        1    1  27  0    0  23  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  6  1    4  5  1        1    1  27  0    0  23  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  6  1    4  5  1        1    1  27  0    0  25  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  8  1    4  5  1        1    1  27  0    0  25  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  9  1    2  8  1    4  5  1        1    1  29  0    0  25  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  8  1    4  5  1        1    1  29  0    0  25  0    5  26  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  8  1    4  5  1        1    1  29  0    0  25  0    5  28  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  8  1    4  7  1        1    1  29  0    0  25  0    5  28  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  8  1    4  7  1        1    1  29  0    0  27  0    5  28  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  10  1    4  7  1        1    1  29  0    0  27  0    5  28  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  11  1    2  10  1    4  7  1        1    1  29  0    0  27  0    5  29  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  7  1        1    1  29  0    0  27  0    5  29  0            10 19  7 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  7  1        1    1  29  0    0  29  0    5  29  0            10 19  7 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  7  1        1    1  29  0    0  29  0    5  29  0            10 19  7 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  0    5  29  0            10 19  7 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  0    5  29  0            10 19  6 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  1    5  29  0            10 19  6 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_IN P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  1    5  29  0            10 19  6 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  1    5  29  0            10 19  6 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  0    0  29  1    5  29  0            10 19  5 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  10  1    4  9  1        1    1  29  1    0  29  1    5  29  0            10 19  5 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  12  1    4  9  1        1    1  29  1    0  29  1    5  29  0            10 19  5 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  12  1    4  9  1        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  13  1    2  12  1    4  9  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  15  1    2  12  1    4  9  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  15  1    2  12  1    4  9  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  15  1    2  12  1    4  11  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  15  1    2  12  1    4  11  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  15  1    2  14  1    4  11  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  15  1    2  14  1    4  11  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  14  1    4  11  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  14  1    4  11  1        1    1  3  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  14  1    4  13  1        1    1  3  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  14  1    4  13  1        1    1  3  1    0  29  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  16  1    4  13  1        1    1  3  1    0  29  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  17  1    2  16  1    4  13  1        1    1  3  1    0  1  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  16  1    4  13  1        1    1  3  1    0  1  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  16  1    4  13  1        1    1  5  1    0  1  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  16  1    4  15  1        1    1  5  1    0  1  1    5  2  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  16  1    4  15  1        1    1  5  1    0  1  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  18  1    4  15  1        1    1  5  1    0  1  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  18  1    4  15  1        1    1  5  1    0  3  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  18  1    4  17  1        1    1  5  1    0  3  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  18  1    4  17  1        1    1  7  1    0  3  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  17  1        1    1  7  1    0  3  1    5  4  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  17  1        1    1  7  1    0  3  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  7  1    0  3  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  7  1    0  3  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  7  1    0  5  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  7  1    0  5  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  7  1    0  5  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  9  1    0  5  1    5  6  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  9  1    0  5  1    5  8  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  9  1    0  7  1    5  8  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  11  1    0  7  1    5  8  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  11  1    0  7  1    5  10  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  11  1    0  9  1    5  10  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  13  1    0  9  1    5  10  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  13  1    0  9  1    5  12  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  13  1    0  11  1    5  12  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  15  1    0  11  1    5  12  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  15  1    0  11  1    5  14  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  15  1    0  13  1    5  14  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  17  1    0  13  1    5  14  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  17  1    0  13  1    5  16  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  17  1    0  15  1    5  16  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  19  1    0  15  1    5  16  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  19  1    0  15  1    5  18  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  19  1    0  17  1    5  18  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  1    0  17  1    5  18  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  1    0  17  1    5  20  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  21  1    0  19  1    5  20  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  23  1    0  19  1    5  20  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  23  1    0  19  1    5  22  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  23  1    0  21  1    5  22  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  25  1    0  21  1    5  22  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  25  1    0  21  1    5  24  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  25  1    0  23  1    5  24  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  27  1    0  23  1    5  24  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  27  1    0  23  1    5  26  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  27  1    0  25  1    5  26  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  25  1    5  26  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  25  1    5  28  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  27  1    5  28  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  27  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  1            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST W 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     0    3  19  1    2  19  1    4  19  1        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     0    3  19  1    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    C_ST W 2    
     0    3  19  1    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    3  19  1    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  1    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  1    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CC_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  1    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   C_ST W 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CWL_IN P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    1  29  0    0  29  0    5  29  0            10 19  4 29  16 16  13 19  15 26 
DEC   CWL_IN P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    2  19  0    4  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    3  19  0    2  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     0    2  19  0    3  19  0    2  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN W 2    CWL_IN W 2    
     0    2  19  0    3  19  0    2  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    3  19  0    2  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    1  29  0    0  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    1  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    1  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    1  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    1  29  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    3  19  0        1    0  29  0    5  29  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  29  0        1    0  29  0    5  29  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  29  0        1    0  3  0    5  29  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  19  0    1  29  0        1    0  3  0    5  29  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  19  0    1  29  0        1    0  3  0    5  29  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  19  0    1  4  0        1    0  3  0    5  29  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  19  0    1  4  0        1    0  3  0    5  2  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  2  0    1  4  0        1    0  3  0    5  2  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  3  0    4  2  0    1  4  0        1    0  6  0    5  2  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  2  0    1  4  0        1    0  6  0    5  2  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  2  0    1  4  0        1    0  6  0    5  4  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  2  0    1  4  0        1    0  8  0    5  4  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  2  0    1  5  0        1    0  8  0    5  4  0    3  5  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  2  0    1  5  0        1    0  8  0    5  4  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  4  0    1  5  0        1    0  8  0    5  4  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  7  0    4  4  0    1  5  0        1    0  8  0    5  6  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  8  0    4  4  0    1  5  0        1    0  8  0    5  6  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  8  0    4  4  0    1  5  0        1    0  10  0    5  6  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  8  0    4  4  0    1  7  0        1    0  10  0    5  6  0    3  7  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  8  0    4  4  0    1  7  0        1    0  10  0    5  6  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  8  0    4  6  0    1  7  0        1    0  10  0    5  6  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  6  0    1  7  0        1    0  10  0    5  6  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  6  0    1  7  0        1    0  10  0    5  8  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  6  0    1  9  0        1    0  10  0    5  8  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  6  0    1  9  0        1    0  12  0    5  8  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  8  0    1  9  0        1    0  12  0    5  8  0    3  9  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  10  0    4  8  0    1  9  0        1    0  12  0    5  8  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  8  0    1  9  0        1    0  12  0    5  8  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  8  0    1  9  0        1    0  12  0    5  10  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  8  0    1  11  0        1    0  12  0    5  10  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  8  0    1  11  0        1    0  14  0    5  10  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  10  0    1  11  0        1    0  14  0    5  10  0    3  11  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  12  0    4  10  0    1  11  0        1    0  14  0    5  10  0    3  13  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  10  0    1  11  0        1    0  14  0    5  10  0    3  13  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  10  0    1  11  0        1    0  14  0    5  12  0    3  13  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  10  0    1  11  0        1    0  16  0    5  12  0    3  13  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  10  0    1  13  0        1    0  16  0    5  12  0    3  13  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  10  0    1  13  0        1    0  16  0    5  12  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  12  0    1  13  0        1    0  16  0    5  12  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  14  0    4  12  0    1  13  0        1    0  16  0    5  14  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  12  0    1  13  0        1    0  16  0    5  14  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  12  0    1  13  0        1    0  18  0    5  14  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  12  0    1  15  0        1    0  18  0    5  14  0    3  15  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  12  0    1  15  0        1    0  18  0    5  14  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  14  0    1  15  0        1    0  18  0    5  14  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  16  0    4  14  0    1  15  0        1    0  18  0    5  16  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  14  0    1  15  0        1    0  18  0    5  16  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  14  0    1  15  0        1    0  20  0    5  16  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  14  0    1  17  0        1    0  20  0    5  16  0    3  17  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  14  0    1  17  0        1    0  20  0    5  16  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  16  0    1  17  0        1    0  20  0    5  16  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  18  0    4  16  0    1  17  0        1    0  20  0    5  18  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  16  0    1  17  0        1    0  20  0    5  18  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  16  0    1  17  0        1    0  22  0    5  18  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  16  0    1  19  0        1    0  22  0    5  18  0    3  19  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  16  0    1  19  0        1    0  22  0    5  18  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  18  0    1  19  0        1    0  22  0    5  18  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  18  0    1  19  0        1    0  22  0    5  20  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  22  0    5  20  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  22  0    5  20  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  24  0    5  20  0    3  21  0            10 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  24  0    5  20  0    3  21  0            9 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  24  0    5  20  0    3  21  0            9 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  24  0    5  20  0    3  21  0            9 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        1    0  24  0    5  20  0    3  21  0            8 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  1        1    0  24  0    5  20  0    3  21  0            8 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  1    1  19  1        1    0  24  0    5  20  0    3  21  0            8 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  1    1  19  1        1    0  24  0    5  20  0    3  23  0            8 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  1    1  19  1        1    0  24  0    5  20  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  0    4  19  1    1  19  1        1    0  24  0    5  22  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  24  0    5  22  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  24  0    5  22  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  26  0    5  22  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  26  0    5  22  0    3  23  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  26  0    5  22  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  26  0    5  22  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  19  1    4  2  1    1  19  1        1    0  26  0    5  22  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  19  1    4  2  1    1  19  1        1    0  26  0    5  24  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  4  1    4  2  1    1  19  1        1    0  26  0    5  24  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  4  1    4  2  1    1  19  1        1    0  28  0    5  24  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  4  1    4  2  1    1  3  1        1    0  28  0    5  24  0    3  25  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  4  1    4  2  1    1  3  1        1    0  28  0    5  24  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  2  1    1  3  1        1    0  28  0    5  24  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  2  1    1  3  1        1    0  28  0    5  26  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  2  1    1  5  1        1    0  28  0    5  26  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  2  1    1  5  1        1    0  29  0    5  26  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  4  1    1  5  1        1    0  29  0    5  26  0    3  27  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  6  1    4  4  1    1  5  1        1    0  29  0    5  26  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  8  1    4  4  1    1  5  1        1    0  29  0    5  26  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  8  1    4  4  1    1  5  1        1    0  29  0    5  28  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  8  1    4  4  1    1  7  1        1    0  29  0    5  28  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     0    2  8  1    4  4  1    1  7  1        1    0  29  0    5  29  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  4  1    1  7  1        1    0  29  0    5  29  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  0    3  29  0            7 19  4 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  0    3  29  0            7 19  3 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  0            7 19  3 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  0            7 19  3 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  0            7 19  3 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  0            7 19  2 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  8  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  1            7 19  2 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  1            7 19  2 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  6  1    1  7  1        1    0  29  0    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  6  1    1  7  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  6  1    1  7  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  6  1    1  9  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     0    2  10  1    4  8  1    1  9  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  10  1    4  8  1    1  9  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  8  1    1  9  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  8  1    1  9  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  8  1    1  9  1        1    0  29  1    5  29  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  8  1    1  11  1        1    0  29  1    5  29  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  8  1    1  11  1        1    0  29  1    5  2  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  10  1    1  11  1        1    0  29  1    5  2  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  12  1    4  10  1    1  11  1        1    0  1  1    5  2  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  10  1    1  11  1        1    0  1  1    5  2  1    3  3  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  10  1    1  11  1        1    0  1  1    5  2  1    3  5  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  10  1    1  11  1        1    0  1  1    5  4  1    3  5  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  10  1    1  13  1        1    0  1  1    5  4  1    3  5  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  10  1    1  13  1        1    0  3  1    5  4  1    3  5  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  12  1    1  13  1        1    0  3  1    5  4  1    3  5  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  14  1    4  12  1    1  13  1        1    0  3  1    5  4  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  12  1    1  13  1        1    0  3  1    5  4  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  12  1    1  13  1        1    0  3  1    5  6  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  12  1    1  15  1        1    0  3  1    5  6  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  12  1    1  15  1        1    0  5  1    5  6  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  14  1    1  15  1        1    0  5  1    5  6  1    3  7  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  16  1    4  14  1    1  15  1        1    0  5  1    5  6  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  14  1    1  15  1        1    0  5  1    5  6  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  14  1    1  15  1        1    0  5  1    5  8  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  14  1    1  17  1        1    0  5  1    5  8  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  14  1    1  17  1        1    0  7  1    5  8  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  16  1    1  17  1        1    0  7  1    5  8  1    3  9  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  18  1    4  16  1    1  17  1        1    0  7  1    5  8  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  16  1    1  17  1        1    0  7  1    5  8  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  16  1    1  17  1        1    0  7  1    5  10  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  16  1    1  19  1        1    0  7  1    5  10  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  16  1    1  19  1        1    0  9  1    5  10  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  18  1    1  19  1        1    0  9  1    5  10  1    3  11  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  18  1    1  19  1        1    0  9  1    5  10  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  9  1    5  10  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  9  1    5  10  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  9  1    5  12  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  9  1    5  12  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  9  1    5  12  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  11  1    5  12  1    3  13  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  11  1    5  12  1    3  15  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  11  1    5  14  1    3  15  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  13  1    5  14  1    3  15  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  13  1    5  14  1    3  17  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  13  1    5  16  1    3  17  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  15  1    5  16  1    3  17  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  15  1    5  16  1    3  19  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  15  1    5  18  1    3  19  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  17  1    5  18  1    3  19  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  17  1    5  18  1    3  21  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  17  1    5  20  1    3  21  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  19  1    5  20  1    3  21  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  19  1    5  20  1    3  23  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  19  1    5  22  1    3  23  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  21  1    5  22  1    3  23  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  21  1    5  22  1    3  25  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  21  1    5  24  1    3  25  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  23  1    5  24  1    3  25  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  23  1    5  24  1    3  27  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  23  1    5  26  1    3  27  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  25  1    5  26  1    3  27  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  25  1    5  26  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  25  1    5  28  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  27  1    5  28  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  27  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  1    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST W 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     0    2  19  1    4  19  1    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  1        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  1    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    C_ST W 4    CC_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  1    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   CC_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  1            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        1    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    0  29  0    5  29  0    3  29  0            7 19  1 29  16 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    0  29  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    0  29  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    0  29  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN W 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    0  29  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    0  29  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    0  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    0  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    0  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN W 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    0  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    0  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    2  19  0    4  19  0    1  19  0        2    2  19  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    2  19  0    4  19  0        2    2  19  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    2  3  0    4  19  0        2    2  3  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    2  3  0    4  19  0        2    2  3  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    0  29  0    2  3  0        2    2  3  0    4  19  0    5  29  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    0  29  0    2  3  0        2    2  3  0    4  19  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    0  29  0    2  3  0        2    2  3  0    4  19  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    0  29  0    3  29  0        2    2  3  0    4  19  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  19  0    0  29  0    3  29  0        2    2  3  0    4  1  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  29  0    3  29  0        2    2  3  0    4  1  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  29  0    3  29  0        2    2  5  0    4  1  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  29  0    3  5  0        2    2  5  0    4  1  0    5  2  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  29  0    3  5  0        2    2  5  0    4  1  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  2  0    3  5  0        2    2  5  0    4  1  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  3  0    0  2  0    3  5  0        2    2  5  0    4  3  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  7  0    0  2  0    3  5  0        2    2  5  0    4  3  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  7  0    0  2  0    3  5  0        2    2  7  0    4  3  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  7  0    0  4  0    3  5  0        2    2  7  0    4  3  0    5  4  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  7  0    0  4  0    3  5  0        2    2  7  0    4  3  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  4  0    3  5  0        2    2  7  0    4  3  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  4  0    3  5  0        2    2  7  0    4  5  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  4  0    3  7  0        2    2  7  0    4  5  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  4  0    3  7  0        2    2  9  0    4  5  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  6  0    3  7  0        2    2  9  0    4  5  0    5  6  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  6  0    3  7  0        2    2  9  0    4  5  0    5  8  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  8  0    0  6  0    3  7  0        2    2  9  0    4  7  0    5  8  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  6  0    3  7  0        2    2  9  0    4  7  0    5  8  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  6  0    3  7  0        2    2  11  0    4  7  0    5  8  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  6  0    3  9  0        2    2  11  0    4  7  0    5  8  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  6  0    3  9  0        2    2  11  0    4  7  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  8  0    3  9  0        2    2  11  0    4  7  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  10  0    0  8  0    3  9  0        2    2  11  0    4  9  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  8  0    3  9  0        2    2  11  0    4  9  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  8  0    3  9  0        2    2  13  0    4  9  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  8  0    3  11  0        2    2  13  0    4  9  0    5  10  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  8  0    3  11  0        2    2  13  0    4  9  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  10  0    3  11  0        2    2  13  0    4  9  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  12  0    0  10  0    3  11  0        2    2  13  0    4  11  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  10  0    3  11  0        2    2  13  0    4  11  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  10  0    3  11  0        2    2  15  0    4  11  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  10  0    3  13  0        2    2  15  0    4  11  0    5  12  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  10  0    3  13  0        2    2  15  0    4  11  0    5  14  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  10  0    3  13  0        2    2  15  0    4  13  0    5  14  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  12  0    3  13  0        2    2  15  0    4  13  0    5  14  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  14  0    0  12  0    3  13  0        2    2  16  0    4  13  0    5  14  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  12  0    3  13  0        2    2  16  0    4  13  0    5  14  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  12  0    3  13  0        2    2  16  0    4  13  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  12  0    3  15  0        2    2  16  0    4  13  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  12  0    3  15  0        2    2  16  0    4  15  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  14  0    3  15  0        2    2  16  0    4  15  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    1  16  0    0  14  0    3  15  0        2    2  16  0    4  16  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    1  16  0    0  14  0    3  15  0        2    2  16  0    4  16  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    1  16  0    0  14  0    3  15  0        2    2  16  0    4  16  0    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    1  16  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    1  18  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  0            7 19  1 29  16 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  0            7 19  1 29  15 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  1            7 19  1 29  15 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  15  0        2    2  16  0    4  16  1    5  16  1            7 19  1 29  15 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  17  0        2    2  16  0    4  16  1    5  16  1            7 19  1 29  15 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  17  0        2    2  16  0    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  14  0    3  17  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  16  0    3  17  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  18  0    0  16  0    3  17  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    AT_RM P 2    
     0    1  19  0    0  16  0    3  17  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    1  19  0    0  16  0    3  17  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     0    1  19  0    0  16  0    3  19  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  16  0    3  19  0        2    2  16  1    4  16  1    5  16  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  16  0    3  19  0        2    2  16  1    4  16  1    5  2  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  16  0    3  19  0        2    2  16  1    4  1  1    5  2  1            7 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  1    4  1  1    5  2  1            7 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  1    4  1  1    5  2  1            7 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  0    3  19  0        2    2  4  1    4  1  1    5  2  1            7 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  0    3  19  0        2    2  4  1    4  1  1    5  2  1            6 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  2  1            6 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  2  1            6 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  2  1            6 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  2  1            5 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  3  1            5 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  0        2    2  4  1    4  1  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  0    0  19  1    3  19  1        2    2  4  1    4  1  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  4  1    4  1  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  4  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  4  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  6  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  6  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  6  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  3  1        2    2  6  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  2  1    3  3  1        2    2  6  1    4  2  1    5  3  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  2  1    3  3  1        2    2  6  1    4  2  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  4  1    0  2  1    3  3  1        2    2  6  1    4  2  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  4  1    0  2  1    3  3  1        2    2  6  1    4  4  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  4  1    0  2  1    3  7  1        2    2  6  1    4  4  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  4  1    0  2  1    3  7  1        2    2  8  1    4  4  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  4  1    0  5  1    3  7  1        2    2  8  1    4  4  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  5  1    3  7  1        2    2  8  1    4  4  1    5  5  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  5  1    3  7  1        2    2  8  1    4  4  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  5  1    3  11  1        2    2  8  1    4  4  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  5  1    3  11  1        2    2  8  1    4  6  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  7  1    3  11  1        2    2  8  1    4  6  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  8  1    0  7  1    3  11  1        2    2  10  1    4  6  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  7  1    3  11  1        2    2  10  1    4  6  1    5  7  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  7  1    3  11  1        2    2  10  1    4  6  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  7  1    3  13  1        2    2  10  1    4  6  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  7  1    3  13  1        2    2  10  1    4  8  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  9  1    3  13  1        2    2  10  1    4  8  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  10  1    0  9  1    3  13  1        2    2  12  1    4  8  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  12  1    0  9  1    3  13  1        2    2  12  1    4  8  1    5  9  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  12  1    0  9  1    3  13  1        2    2  12  1    4  8  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  12  1    0  9  1    3  15  1        2    2  12  1    4  8  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  12  1    0  9  1    3  15  1        2    2  12  1    4  10  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  12  1    0  11  1    3  15  1        2    2  12  1    4  10  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  11  1    3  15  1        2    2  12  1    4  10  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  11  1    3  15  1        2    2  14  1    4  10  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  11  1    3  17  1        2    2  14  1    4  10  1    5  11  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  11  1    3  17  1        2    2  14  1    4  10  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  13  1    3  17  1        2    2  14  1    4  10  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  14  1    0  13  1    3  17  1        2    2  14  1    4  12  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  16  1    0  13  1    3  17  1        2    2  14  1    4  12  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  16  1    0  13  1    3  17  1        2    2  16  1    4  12  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  16  1    0  13  1    3  19  1        2    2  16  1    4  12  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  16  1    0  15  1    3  19  1        2    2  16  1    4  12  1    5  13  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  16  1    0  15  1    3  19  1        2    2  16  1    4  12  1    5  15  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  18  1    0  15  1    3  19  1        2    2  16  1    4  12  1    5  15  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  18  1    0  15  1    3  19  1        2    2  16  1    4  14  1    5  15  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  18  1    0  17  1    3  19  1        2    2  16  1    4  14  1    5  15  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  18  1    0  17  1    3  19  1        2    2  16  1    4  14  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  17  1    3  19  1        2    2  16  1    4  14  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    1  19  1    0  17  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    1  19  1    0  17  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  1    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  1    4  16  1    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  1    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  1    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  1    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  1            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST W 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    1  19  1    0  19  0    3  19  1        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     0    1  19  1    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    CC_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  1    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  1    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   CC_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    2  16  0    4  16  0    5  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN W 5    CWL_IN W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    C_ST W 2    
     0    1  19  0    0  19  0    3  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    C_ST W 2    
     0    3  19  0    1  19  0    0  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    CWL_IN W 2    
     0    3  19  0    1  19  0    0  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     0    3  19  0    1  19  0    0  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     0    3  19  0    4  16  0    1  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     0    3  19  0    4  16  0    1  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    1  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    1  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    1  19  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    2  16  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  16  0    2  16  0        2    0  19  0    2  16  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  16  0    2  4  0        2    0  19  0    2  4  0    4  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  16  0    2  4  0        2    0  19  0    5  16  0    2  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  2  0    2  4  0        2    0  19  0    5  16  0    2  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  2  0    2  4  0        2    0  19  0    5  16  0    2  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  3  0    4  2  0    2  4  0        2    0  19  0    5  16  0    1  19  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  2  0    2  4  0        2    0  19  0    5  16  0    1  19  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  2  0    2  4  0        2    0  3  0    5  16  0    1  19  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  2  0    2  5  0        2    0  3  0    5  16  0    1  19  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  2  0    2  5  0        2    0  3  0    5  16  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  4  0    2  5  0        2    0  3  0    5  16  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  7  0    4  4  0    2  5  0        2    0  3  0    5  2  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  4  0    2  5  0        2    0  3  0    5  2  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  4  0    2  5  0        2    0  6  0    5  2  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  4  0    2  7  0        2    0  6  0    5  2  0    1  4  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  4  0    2  7  0        2    0  6  0    5  2  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  6  0    2  7  0        2    0  6  0    5  2  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  8  0    4  6  0    2  7  0        2    0  6  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  10  0    4  6  0    2  7  0        2    0  6  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  10  0    4  6  0    2  9  0        2    0  6  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  10  0    4  8  0    2  9  0        2    0  6  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  10  0    4  8  0    2  9  0        2    0  8  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  8  0    2  9  0        2    0  8  0    5  4  0    1  5  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  8  0    2  9  0        2    0  8  0    5  4  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  8  0    2  11  0        2    0  8  0    5  4  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  8  0    2  11  0        2    0  8  0    5  6  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  10  0    2  11  0        2    0  8  0    5  6  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  12  0    4  10  0    2  11  0        2    0  10  0    5  6  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  10  0    2  11  0        2    0  10  0    5  6  0    1  7  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  10  0    2  11  0        2    0  10  0    5  6  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  10  0    2  13  0        2    0  10  0    5  6  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  10  0    2  13  0        2    0  10  0    5  8  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  12  0    2  13  0        2    0  10  0    5  8  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  14  0    4  12  0    2  13  0        2    0  12  0    5  8  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  12  0    2  13  0        2    0  12  0    5  8  0    1  9  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  12  0    2  13  0        2    0  12  0    5  8  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  12  0    2  15  0        2    0  12  0    5  8  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  12  0    2  15  0        2    0  12  0    5  10  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  14  0    2  15  0        2    0  12  0    5  10  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  16  0    4  14  0    2  15  0        2    0  14  0    5  10  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  14  0    2  15  0        2    0  14  0    5  10  0    1  11  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  14  0    2  15  0        2    0  14  0    5  10  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  14  0    2  17  0        2    0  14  0    5  10  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  14  0    2  17  0        2    0  14  0    5  12  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  16  0    2  17  0        2    0  14  0    5  12  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  18  0    4  16  0    2  17  0        2    0  16  0    5  12  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    2  17  0        2    0  16  0    5  12  0    1  13  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    2  17  0        2    0  16  0    5  12  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    2  19  0        2    0  16  0    5  12  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  16  0    2  19  0        2    0  16  0    5  14  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  18  0    2  19  0        2    0  16  0    5  14  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  14  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  14  0    1  15  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  14  0    1  16  0            4 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  14  0    1  16  0            3 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  0        2    0  16  0    5  14  0    1  16  0            3 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  0        2    0  16  0    5  14  0    1  16  0            3 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  0        2    0  16  0    5  14  0    1  16  0            3 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  0        2    0  16  0    5  14  0    1  16  0            2 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  1        2    0  16  0    5  14  0    1  16  0            2 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            2 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  0    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  14 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  14 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  0    5  16  0    1  16  0            1 19  1 29  13 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  0    1  16  0            1 19  1 29  13 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  0    1  16  0            1 19  1 29  13 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  0    1  16  0            1 19  1 29  12 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  12 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  12 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  3  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  19  1    2  3  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     0    3  19  1    4  2  1    2  3  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  2  1    2  3  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  2  1    2  3  1        2    0  16  1    5  2  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  2  1    2  3  1        2    0  16  1    5  2  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  2  1    2  3  1        2    0  3  1    5  2  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  2  1    2  7  1        2    0  3  1    5  2  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  2  1    2  7  1        2    0  3  1    5  2  1    1  4  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  4  1    2  7  1        2    0  3  1    5  2  1    1  4  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  5  1    4  4  1    2  7  1        2    0  6  1    5  2  1    1  4  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  4  1    2  7  1        2    0  6  1    5  2  1    1  4  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  4  1    2  7  1        2    0  6  1    5  2  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    2  7  1        2    0  6  1    5  2  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    2  7  1        2    0  6  1    5  4  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    2  9  1        2    0  6  1    5  4  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  6  1    2  9  1        2    0  8  1    5  4  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  8  1    2  9  1        2    0  8  1    5  4  1    1  5  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  10  1    4  8  1    2  9  1        2    0  8  1    5  4  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    2  9  1        2    0  8  1    5  4  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    2  9  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  8  1    2  11  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  12  1    4  10  1    2  11  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    2  11  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  10  1    2  13  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  12  1    2  13  1        2    0  8  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  14  1    4  12  1    2  13  1        2    0  10  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    2  13  1        2    0  10  1    5  6  1    1  7  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    2  13  1        2    0  10  1    5  6  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  12  1    2  15  1        2    0  10  1    5  6  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  16  1    4  14  1    2  15  1        2    0  10  1    5  6  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    2  15  1        2    0  10  1    5  6  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    2  15  1        2    0  10  1    5  8  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    2  17  1        2    0  10  1    5  8  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  14  1    2  17  1        2    0  12  1    5  8  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  16  1    2  17  1        2    0  12  1    5  8  1    1  9  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  18  1    4  16  1    2  17  1        2    0  12  1    5  8  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    2  17  1        2    0  12  1    5  8  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    2  17  1        2    0  12  1    5  10  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    2  19  1        2    0  12  1    5  10  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  16  1    2  19  1        2    0  14  1    5  10  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  18  1    2  19  1        2    0  14  1    5  10  1    1  11  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  18  1    2  19  1        2    0  14  1    5  10  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  14  1    5  10  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  14  1    5  10  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  14  1    5  12  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  14  1    5  12  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  14  1    5  12  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  12  1    1  13  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  12  1    1  15  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  14  1    1  15  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  14  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  1            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  1    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  1        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  1    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  1    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   CC_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  1    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     0    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    3  19  0    4  19  0    2  19  0        2    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    3  19  0    4  19  0    2  19  0        3    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    3  19  0    4  19  0    2  19  0        3    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     2    3  19  0    4  19  0    2  19  0        3    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    0  16  0    5  16  0    1  16  0            1 19  1 29  11 16  13 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    CWL_IN W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN W 2    CWL_IN P 2    
     2    3  19  0    4  19  0    2  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN W 2    CWL_IN P 2    
     2    0  16  0    3  19  0    4  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN W 2    CWL_IN P 2    
     2    0  16  0    3  19  0    4  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    3  19  0    4  19  0        3    5  16  0    0  16  0    5  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN W 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    3  19  0    4  19  0        3    5  16  0    4  19  0    0  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    3  19  0    4  19  0        3    5  16  0    4  19  0    0  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    3  19  0        3    5  16  0    4  19  0    0  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    3  19  0        3    5  16  0    4  19  0    0  16  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    3  19  0        3    5  16  0    4  19  0    3  19  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    3  19  0        3    5  16  0    4  19  0    3  19  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    1  16  0        3    5  16  0    4  19  0    3  19  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    1  16  0        3    5  2  0    4  19  0    3  19  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  19  0    1  16  0        3    5  2  0    4  19  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  19  0    1  16  0        3    5  2  0    4  19  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  19  0    1  16  0        3    5  2  0    4  1  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  19  0    1  4  0        3    5  2  0    4  1  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  19  0    1  4  0        3    5  4  0    4  1  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  2  0    1  4  0        3    5  4  0    4  1  0    3  5  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  0    2  2  0    1  4  0        3    5  4  0    4  1  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  2  0    1  4  0        3    5  4  0    4  1  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  2  0    1  4  0        3    5  4  0    4  3  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  2  0    1  5  0        3    5  4  0    4  3  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  2  0    1  5  0        3    5  6  0    4  3  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  4  0    1  5  0        3    5  6  0    4  3  0    3  7  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  0    2  4  0    1  5  0        3    5  6  0    4  3  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  4  0    1  5  0        3    5  6  0    4  3  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  4  0    1  5  0        3    5  6  0    4  5  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  4  0    1  7  0        3    5  6  0    4  5  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  4  0    1  7  0        3    5  8  0    4  5  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  6  0    1  7  0        3    5  8  0    4  5  0    3  9  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  8  0    2  6  0    1  7  0        3    5  8  0    4  5  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  6  0    1  7  0        3    5  8  0    4  5  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  6  0    1  7  0        3    5  8  0    4  7  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  6  0    1  9  0        3    5  8  0    4  7  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  6  0    1  9  0        3    5  10  0    4  7  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  8  0    1  9  0        3    5  10  0    4  7  0    3  11  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  10  0    2  8  0    1  9  0        3    5  10  0    4  7  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  8  0    1  9  0        3    5  10  0    4  7  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  8  0    1  9  0        3    5  10  0    4  9  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  8  0    1  11  0        3    5  10  0    4  9  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  8  0    1  11  0        3    5  12  0    4  9  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  10  0    1  11  0        3    5  12  0    4  9  0    3  13  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  12  0    2  10  0    1  11  0        3    5  12  0    4  9  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  14  0    2  10  0    1  11  0        3    5  12  0    4  9  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  14  0    2  10  0    1  11  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  14  0    2  10  0    1  13  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  14  0    2  12  0    1  13  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  12  0    1  13  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  12  0    1  15  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  15  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  12  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  14  0    4  11  0    3  15  0            1 19  1 29  11 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  14  0    4  11  0    3  15  0            1 19  1 29  10 16  13 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  1        3    5  14  0    4  11  0    3  15  0            1 19  1 29  10 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  1        3    5  14  0    4  11  0    3  15  0            1 19  1 29  10 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  1        3    5  14  0    4  11  0    3  15  0            1 19  1 29  9 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  0    1  16  1        3    5  14  0    4  11  0    3  15  0            1 19  1 29  9 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  0    1  16  1        3    5  14  0    4  11  0    3  15  0            1 19  1 29  9 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  0    1  16  1        3    5  14  0    4  11  0    3  17  0            1 19  1 29  9 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  0    1  16  1        3    5  14  0    4  11  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  14  0    4  11  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  14  0    4  13  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  14  0    4  13  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  16  0    4  13  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  16  0    4  13  0    3  17  0            1 19  1 29  8 16  13 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  16  0    4  13  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  16  0    4  13  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  16  1    1  16  1        3    5  16  0    4  13  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  16  1    1  16  1        3    5  16  0    4  15  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  16  1    1  4  1        3    5  16  0    4  15  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  16  1    1  4  1        3    5  18  0    4  15  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  2  1    1  4  1        3    5  18  0    4  15  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  3  1    2  2  1    1  4  1        3    5  18  0    4  17  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  1    2  2  1    1  4  1        3    5  18  0    4  17  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  1    2  2  1    1  4  1        3    5  19  0    4  17  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  1    2  2  1    1  5  1        3    5  19  0    4  17  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    0  6  1    2  2  1    1  5  1        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    0  6  1    2  2  1    1  5  1        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  0            1 19  1 29  8 16  13 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  0            1 19  1 29  8 16  12 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  6  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  1            1 19  1 29  8 16  12 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  8  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  1            1 19  1 29  8 16  12 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  8  1    2  4  1    1  5  1        3    5  19  0    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  8  1    2  4  1    1  5  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    AT_RM P 2    
     2    0  8  1    2  4  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_OUT P 2    
     2    0  8  1    2  4  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_OUT P 2    
     2    0  8  1    2  6  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  8  1    2  6  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  7  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  7  1        3    5  19  1    4  19  1    3  3  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  7  1        3    5  19  1    4  2  1    3  3  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  9  1        3    5  19  1    4  2  1    3  3  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  6  1    1  9  1        3    5  1  1    4  2  1    3  3  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  8  1    1  9  1        3    5  1  1    4  2  1    3  3  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  10  1    2  8  1    1  9  1        3    5  1  1    4  2  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  8  1    1  9  1        3    5  1  1    4  2  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  8  1    1  9  1        3    5  1  1    4  4  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  8  1    1  11  1        3    5  1  1    4  4  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  8  1    1  11  1        3    5  3  1    4  4  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  10  1    1  11  1        3    5  3  1    4  4  1    3  5  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  12  1    2  10  1    1  11  1        3    5  3  1    4  4  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  10  1    1  11  1        3    5  3  1    4  4  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  10  1    1  11  1        3    5  3  1    4  6  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  10  1    1  13  1        3    5  3  1    4  6  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  10  1    1  13  1        3    5  5  1    4  6  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  12  1    1  13  1        3    5  5  1    4  6  1    3  7  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  14  1    2  12  1    1  13  1        3    5  5  1    4  6  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  12  1    1  13  1        3    5  5  1    4  6  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  12  1    1  13  1        3    5  5  1    4  8  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  12  1    1  15  1        3    5  5  1    4  8  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  12  1    1  15  1        3    5  7  1    4  8  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  15  1        3    5  7  1    4  8  1    3  9  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  15  1        3    5  7  1    4  8  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  7  1    4  8  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  7  1    4  8  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  7  1    4  10  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  7  1    4  10  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  7  1    4  10  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  9  1    4  10  1    3  11  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  9  1    4  10  1    3  13  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  9  1    4  12  1    3  13  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  11  1    4  12  1    3  13  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  11  1    4  12  1    3  15  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  11  1    4  14  1    3  15  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  13  1    4  14  1    3  15  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  13  1    4  14  1    3  17  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  13  1    4  16  1    3  17  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  15  1    4  16  1    3  17  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  15  1    4  16  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  15  1    4  18  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  17  1    4  18  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  17  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  1    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  1        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    CC_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  1    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   CC_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  1    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  1    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  1            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CC_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    4  19  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    5  19  0    4  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    5  19  0    4  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    0  16  0    2  16  0    1  16  0        3    5  19  0    5  19  0    4  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN W 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    1  16  0    0  16  0    2  16  0        3    5  19  0    5  19  0    4  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    1  16  0    0  16  0    2  16  0        3    5  19  0    5  19  0    4  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     2    1  16  0    0  16  0    2  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    CWL_IN W 2    CWL_IN P 2    
     2    1  16  0    0  16  0    2  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    0  16  0    2  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    5  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  19  0    0  16  0        3    5  19  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  3  0    4  19  0    0  16  0        3    5  19  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  3  0    4  19  0    0  2  0        3    5  19  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  3  0    4  19  0    0  2  0        3    5  2  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  3  0    4  1  0    0  2  0        3    5  2  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  3  0    4  1  0    0  2  0        3    5  2  0    2  16  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  1  0    0  2  0        3    5  2  0    2  16  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  1  0    0  2  0        3    5  2  0    2  4  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  1  0    0  4  0        3    5  2  0    2  4  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  1  0    0  4  0        3    5  3  0    2  4  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  3  0    0  4  0        3    5  3  0    2  4  0    3  5  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  5  0    4  3  0    0  4  0        3    5  3  0    2  4  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  3  0    0  4  0        3    5  3  0    2  4  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  3  0    0  4  0        3    5  3  0    2  6  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  3  0    0  6  0        3    5  3  0    2  6  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  3  0    0  6  0        3    5  5  0    2  6  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  5  0    0  6  0        3    5  5  0    2  6  0    3  7  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  7  0    4  5  0    0  6  0        3    5  5  0    2  6  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  9  0    4  5  0    0  6  0        3    5  5  0    2  6  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  9  0    4  5  0    0  8  0        3    5  5  0    2  6  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  9  0    4  5  0    0  8  0        3    5  5  0    2  8  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  9  0    4  7  0    0  8  0        3    5  5  0    2  8  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  9  0    4  7  0    0  8  0        3    5  7  0    2  8  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  7  0    0  8  0        3    5  7  0    2  8  0    3  9  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  7  0    0  8  0        3    5  7  0    2  8  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  7  0    0  10  0        3    5  7  0    2  8  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  7  0    0  10  0        3    5  7  0    2  10  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  9  0    0  10  0        3    5  7  0    2  10  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  11  0    4  9  0    0  10  0        3    5  9  0    2  10  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  9  0    0  10  0        3    5  9  0    2  10  0    3  11  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  9  0    0  10  0        3    5  9  0    2  10  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  9  0    0  12  0        3    5  9  0    2  10  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  9  0    0  12  0        3    5  9  0    2  12  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  11  0    0  12  0        3    5  9  0    2  12  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  13  0    4  11  0    0  12  0        3    5  11  0    2  12  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  11  0    0  12  0        3    5  11  0    2  12  0    3  13  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  11  0    0  12  0        3    5  11  0    2  12  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  11  0    0  14  0        3    5  11  0    2  12  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  11  0    0  14  0        3    5  11  0    2  14  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  13  0    0  14  0        3    5  11  0    2  14  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  15  0    4  13  0    0  14  0        3    5  13  0    2  14  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  13  0    0  14  0        3    5  13  0    2  14  0    3  15  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  13  0    0  14  0        3    5  13  0    2  14  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  13  0    0  16  0        3    5  13  0    2  14  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  13  0    0  16  0        3    5  13  0    2  16  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  15  0    0  16  0        3    5  13  0    2  16  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  15  0    0  16  0        3    5  15  0    2  16  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  15  0    2  16  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  15  0    2  16  0    3  17  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  8 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  7 16  11 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  7 16  11 19  15 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  7 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  7 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  16  0    3  19  0            1 19  1 29  6 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  18  0    3  19  0            1 19  1 29  6 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  15  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  0        3    5  15  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  15  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  15  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  15  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  17  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  17  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  3  1    4  16  1    0  16  1        3    5  17  0    2  18  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  3  1    4  16  1    0  16  1        3    5  17  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  3  1    4  16  1    0  2  1        3    5  17  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    1  3  1    4  16  1    0  2  1        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  3  1    4  16  1    0  2  1        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  3  1    4  1  1    0  2  1        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  2  1        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  11 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  2  1        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  10 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    CWL_IN P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  2  1        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  10 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_IN P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  2  1        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  10 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  2  1        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  10 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  4  1        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  10 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  4  1        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  9 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  1  1    0  4  1        3    5  19  1    2  19  0    3  19  1            1 19  1 29  5 16  9 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  3  1    0  4  1        3    5  19  1    2  19  0    3  19  1            1 19  1 29  5 16  9 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  3  1    0  4  1        3    5  19  1    2  19  0    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  5  1    4  3  1    0  4  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    AT_RM P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  7  1    4  3  1    0  4  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  7  1    4  3  1    0  4  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    1  7  1    4  3  1    0  6  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  7  1    4  3  1    0  6  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  7  1    4  5  1    0  6  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  7  1    4  5  1    0  6  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  7  1    4  5  1    0  6  1        3    5  19  1    2  19  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  5  1    0  6  1        3    5  19  1    2  19  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  5  1    0  6  1        3    5  19  1    2  4  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  5  1    0  8  1        3    5  19  1    2  4  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  5  1    0  8  1        3    5  2  1    2  4  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  7  1    0  8  1        3    5  2  1    2  4  1    3  3  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  9  1    4  7  1    0  8  1        3    5  2  1    2  4  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  7  1    0  8  1        3    5  2  1    2  4  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  7  1    0  8  1        3    5  2  1    2  5  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  7  1    0  10  1        3    5  2  1    2  5  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  7  1    0  10  1        3    5  4  1    2  5  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  9  1    0  10  1        3    5  4  1    2  5  1    3  7  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  11  1    4  9  1    0  10  1        3    5  4  1    2  5  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  9  1    0  10  1        3    5  4  1    2  5  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  9  1    0  10  1        3    5  4  1    2  7  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  9  1    0  12  1        3    5  4  1    2  7  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  9  1    0  12  1        3    5  6  1    2  7  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  11  1    0  12  1        3    5  6  1    2  7  1    3  8  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  13  1    4  11  1    0  12  1        3    5  6  1    2  7  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  11  1    0  12  1        3    5  6  1    2  7  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  11  1    0  12  1        3    5  6  1    2  9  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  11  1    0  14  1        3    5  6  1    2  9  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  11  1    0  14  1        3    5  8  1    2  9  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  13  1    0  14  1        3    5  8  1    2  9  1    3  10  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  15  1    4  13  1    0  14  1        3    5  8  1    2  9  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  13  1    0  14  1        3    5  8  1    2  9  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  13  1    0  14  1        3    5  8  1    2  11  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  13  1    0  16  1        3    5  8  1    2  11  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  15  1    0  16  1        3    5  8  1    2  11  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  15  1    0  16  1        3    5  10  1    2  11  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  11  1    3  12  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  11  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  11  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  11  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  11  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  10  1    2  13  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  12  1    2  13  1    3  14  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  12  1    2  13  1    3  16  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  12  1    2  15  1    3  16  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  14  1    2  15  1    3  16  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  14  1    2  15  1    3  18  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  14  1    2  17  1    3  18  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  16  1    2  17  1    3  18  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  16  1    2  17  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  16  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  18  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  1            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  1        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   CC_ST W 3    CC_ST P 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    CC_ST P 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  1    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    CC_ST P 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    CC_ST W 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  0    4  16  1    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    CC_ST P 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    CC_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  1    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    CC_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  1    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN P 2    C_ST W 2    
     2    1  16  0    4  16  0    0  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    1  16  0    4  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    1  16  0    4  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    1  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    C_ST W 4    CWL_IN W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    1  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    1  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    1  16  0        3    5  19  0    2  19  0    3  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    5  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    5  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    5  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    5  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    1  16  0    5  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    1  16  0        3    3  19  0    1  16  0    5  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  19  0        3    3  19  0    1  16  0    5  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  19  0        3    3  19  0    1  16  0    5  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  19  0        3    3  19  0    1  16  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  16  0    5  19  0        3    3  19  0    1  16  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  16  0    5  19  0        3    3  3  0    1  16  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  16  0    5  1  0        3    3  3  0    1  16  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  16  0    5  1  0        3    3  3  0    1  16  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  3  0    5  1  0        3    3  3  0    1  16  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    0  3  0    5  1  0        3    3  3  0    1  2  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  3  0    5  1  0        3    3  3  0    1  2  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  3  0    5  1  0        3    3  7  0    1  2  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  3  0    5  2  0        3    3  7  0    1  2  0    2  4  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  3  0    5  2  0        3    3  7  0    1  2  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  6  0    5  2  0        3    3  7  0    1  2  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    0  6  0    5  2  0        3    3  7  0    1  6  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  6  0    5  2  0        3    3  7  0    1  6  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  6  0    5  2  0        3    3  9  0    1  6  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  6  0    5  4  0        3    3  9  0    1  6  0    2  5  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  6  0    5  4  0        3    3  9  0    1  6  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  8  0    5  4  0        3    3  9  0    1  6  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  5  0    0  8  0    5  4  0        3    3  9  0    1  10  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  8  0    5  4  0        3    3  9  0    1  10  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  8  0    5  4  0        3    3  13  0    1  10  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  8  0    5  6  0        3    3  13  0    1  10  0    2  8  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  8  0    5  6  0        3    3  13  0    1  10  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  10  0    5  6  0        3    3  13  0    1  10  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  7  0    0  10  0    5  6  0        3    3  13  0    1  14  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  10  0    5  6  0        3    3  13  0    1  14  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  10  0    5  6  0        3    3  17  0    1  14  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  10  0    5  8  0        3    3  17  0    1  14  0    2  12  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  10  0    5  8  0        3    3  17  0    1  14  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  12  0    5  8  0        3    3  17  0    1  14  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  9  0    0  12  0    5  8  0        3    3  17  0    1  18  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  12  0    5  8  0        3    3  17  0    1  18  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  12  0    5  8  0        3    3  19  0    1  18  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  12  0    5  10  0        3    3  19  0    1  18  0    2  16  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  12  0    5  10  0        3    3  19  0    1  18  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  14  0    5  10  0        3    3  19  0    1  18  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  14  0    5  10  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  11  0    0  14  0    5  10  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  5 16  8 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  5 16  7 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  7 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  7 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  7 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  10  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  6 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  12  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  6 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  12  0        3    3  19  0    1  19  1    2  19  0            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  12  0        3    3  19  0    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  14  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  13  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  19  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  19  1    1  19  1    2  3  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  19  1    1  4  1    2  3  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  5  1    1  4  1    2  3  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  12  0        3    3  5  1    1  4  1    2  7  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  14  0        3    3  5  1    1  4  1    2  7  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  14  0        3    3  5  1    1  8  1    2  7  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  15  0    0  16  0    5  14  0        3    3  10  1    1  8  1    2  7  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  14  0        3    3  10  1    1  8  1    2  7  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  14  0        3    3  10  1    1  8  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  8  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  5 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  4 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  0    0  16  1    5  16  0        3    3  10  1    1  12  1    2  11  1            1 19  1 29  4 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  0    0  16  1    5  16  0        3    3  15  1    1  12  1    2  11  1            1 19  1 29  4 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  0    0  16  1    5  16  0        3    3  15  1    1  12  1    2  11  1            1 19  1 29  3 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  0        3    3  15  1    1  12  1    2  11  1            1 19  1 29  3 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  0        3    3  15  1    1  12  1    2  14  1            1 19  1 29  3 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  0        3    3  15  1    1  16  1    2  14  1            1 19  1 29  3 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  0        3    3  15  1    1  16  1    2  14  1            1 19  1 29  2 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  15  1    1  16  1    2  14  1            1 19  1 29  2 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  16  1    2  14  1            1 19  1 29  2 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  16  1    2  18  1            1 19  1 29  2 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  16  1    2  18  1            1 19  1 29  2 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  18  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  18  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  2  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  2  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  2  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  2  1    0  16  1    5  1  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  2  1    0  3  1    5  1  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  4  1    0  3  1    5  1  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  4  1    0  3  1    5  2  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  4  1    0  6  1    5  2  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  5  1    0  6  1    5  2  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  5  1    0  6  1    5  4  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  5  1    0  8  1    5  4  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  7  1    0  8  1    5  4  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  7  1    0  8  1    5  6  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  7  1    0  10  1    5  6  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  9  1    0  10  1    5  6  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  9  1    0  10  1    5  8  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  9  1    0  12  1    5  8  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  11  1    0  12  1    5  8  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  11  1    0  12  1    5  10  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  11  1    0  14  1    5  10  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  13  1    0  14  1    5  10  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  13  1    0  14  1    5  12  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  13  1    0  16  1    5  12  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  15  1    0  16  1    5  12  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  15  1    0  16  1    5  14  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  14  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  1            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  1    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  1    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  1    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  0    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   CC_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  0    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  0    5  16  1        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
DEC   C_ST W 3    CWL_IN W 4    C_ST W 4    C_ST W 5    CWL_IN W 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
DEC   C_ST W 3    CWL_IN W 4    C_ST W 4    C_ST W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
DEC   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN W 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    1  19  0    2  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    3  19  0    1  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    0  16  0    5  16  0        3    3  19  0    3  19  0    1  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    4  16  0    0  16  0        3    3  19  0    3  19  0    1  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    4  16  0    0  16  0        3    3  19  0    3  19  0    1  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    4  16  0    0  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    4  16  0    0  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    4  16  0    0  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     2    4  16  0    1  19  0    4  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     2    4  16  0    1  19  0    4  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     2    4  16  0    1  19  0    4  16  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     2    4  16  0    1  19  0    2  19  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    1  19  0    2  19  0        3    3  19  0    0  16  0    3  19  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    1  19  0    2  19  0        3    3  19  0    0  16  0    5  16  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  19  0    2  19  0        3    3  19  0    0  16  0    5  16  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  19  0    2  19  0        3    3  3  0    0  16  0    5  16  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  19  0    2  4  0        3    3  3  0    0  16  0    5  16  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  3  0    2  4  0        3    3  3  0    0  16  0    5  16  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  3  0    2  4  0        3    3  3  0    0  16  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  3  0    2  6  0        3    3  3  0    0  16  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  3  0    2  6  0        3    3  3  0    0  1  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  5  0    2  6  0        3    3  3  0    0  1  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  2  0    1  5  0    2  6  0        3    3  5  0    0  1  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    1  5  0    2  6  0        3    3  5  0    0  1  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    1  5  0    2  8  0        3    3  5  0    0  1  0    5  2  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    1  5  0    2  8  0        3    3  5  0    0  1  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    1  7  0    2  8  0        3    3  5  0    0  1  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  4  0    1  7  0    2  8  0        3    3  5  0    0  3  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  7  0    2  8  0        3    3  5  0    0  3  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  7  0    2  8  0        3    3  7  0    0  3  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  7  0    2  10  0        3    3  7  0    0  3  0    5  4  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  7  0    2  10  0        3    3  7  0    0  3  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  9  0    2  10  0        3    3  7  0    0  3  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  6  0    1  9  0    2  10  0        3    3  7  0    0  5  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  9  0    2  10  0        3    3  7  0    0  5  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  9  0    2  10  0        3    3  9  0    0  5  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  9  0    2  12  0        3    3  9  0    0  5  0    5  6  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  9  0    2  12  0        3    3  9  0    0  5  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  11  0    2  12  0        3    3  9  0    0  5  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  8  0    1  11  0    2  12  0        3    3  9  0    0  7  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  11  0    2  12  0        3    3  9  0    0  7  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  11  0    2  12  0        3    3  11  0    0  7  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  11  0    2  14  0        3    3  11  0    0  7  0    5  8  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  11  0    2  14  0        3    3  11  0    0  7  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  13  0    2  14  0        3    3  11  0    0  7  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  10  0    1  13  0    2  14  0        3    3  11  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  12  0    1  13  0    2  14  0        3    3  11  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  12  0    1  13  0    2  14  0        3    3  13  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  12  0    1  13  0    2  16  0        3    3  13  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  12  0    1  15  0    2  16  0        3    3  13  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  14  0    1  15  0    2  16  0        3    3  13  0    0  9  0    5  10  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  14  0    1  15  0    2  16  0        3    3  13  0    0  9  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  14  0    1  16  0    2  16  0        3    3  13  0    0  9  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  14  0    1  16  0    2  16  0        3    3  13  0    0  11  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     2    4  16  0    1  16  0    2  16  0        3    3  13  0    0  11  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  0    1  16  0    2  16  0        3    3  13  0    0  11  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  0    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  2 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  0    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  1 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  1 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  1 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  1 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  12  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  11  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    AT_RM P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    AT_RM P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    AT_RM P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  17  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  17  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  16  0    2  3  0        3    3  17  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  4  0    2  3  0        3    3  17  0    0  13  0    5  14  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  16  1    1  4  0    2  3  0        3    3  17  0    0  13  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  4  0    2  3  0        3    3  17  0    0  13  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  4  0    2  3  0        3    3  17  0    0  15  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  4  0    2  7  0        3    3  17  0    0  15  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  4  0    2  7  0        3    3  19  0    0  15  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  5  0    2  7  0        3    3  19  0    0  15  0    5  16  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  2  1    1  5  0    2  7  0        3    3  19  0    0  15  0    5  18  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  5  0    2  7  0        3    3  19  0    0  15  0    5  18  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  5  0    2  7  0        3    3  19  0    0  17  0    5  18  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  5  0    2  8  0        3    3  19  0    0  17  0    5  18  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  5  0    2  8  0        3    3  19  0    0  17  0    5  19  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  7  0    2  8  0        3    3  19  0    0  17  0    5  19  0            1 19  1 29  0 16  5 19  15 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  7  0    2  8  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  4  1    1  7  0    2  8  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  5 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  4 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_IN P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  1    5  19  0            1 19  1 29  0 16  4 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  1    5  19  0            1 19  1 29  0 16  4 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  1    5  19  0            1 19  1 29  0 16  4 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  0    0  19  1    5  19  0            1 19  1 29  0 16  3 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  8  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  3 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  10  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  3 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  10  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  7  0    2  10  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     2    4  6  1    1  9  0    2  10  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  6  1    1  9  0    2  10  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  9  0    2  10  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  9  0    2  10  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  9  0    2  12  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  9  0    2  12  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  9  0    2  12  0        3    3  3  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  11  0    2  12  0        3    3  3  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  8  1    1  11  0    2  12  0        3    3  3  1    0  19  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  11  0    2  12  0        3    3  3  1    0  19  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  11  0    2  12  0        3    3  3  1    0  1  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  11  0    2  14  0        3    3  3  1    0  1  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  11  0    2  14  0        3    3  5  1    0  1  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  13  0    2  14  0        3    3  5  1    0  1  1    5  2  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  10  1    1  13  0    2  14  0        3    3  5  1    0  1  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  13  0    2  14  0        3    3  5  1    0  1  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  13  0    2  14  0        3    3  5  1    0  3  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  13  0    2  16  0        3    3  5  1    0  3  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  13  0    2  16  0        3    3  7  1    0  3  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  15  0    2  16  0        3    3  7  1    0  3  1    5  4  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  15  0    2  16  0        3    3  7  1    0  3  1    5  6  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  12  1    1  15  0    2  16  0        3    3  7  1    0  5  1    5  6  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  14  1    1  15  0    2  16  0        3    3  7  1    0  5  1    5  6  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  14  1    1  15  0    2  16  0        3    3  9  1    0  5  1    5  6  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  14  1    1  16  0    2  16  0        3    3  9  1    0  5  1    5  6  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  14  1    1  16  0    2  16  0        3    3  9  1    0  5  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  9  1    0  5  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  9  1    0  5  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  9  1    0  7  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  9  1    0  7  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  9  1    0  7  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  11  1    0  7  1    5  8  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  11  1    0  7  1    5  10  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  11  1    0  9  1    5  10  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  13  1    0  9  1    5  10  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  13  1    0  9  1    5  12  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  13  1    0  11  1    5  12  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  1    0  11  1    5  12  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  1    0  11  1    5  14  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  15  1    0  13  1    5  14  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  17  1    0  13  1    5  14  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  17  1    0  13  1    5  16  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  17  1    0  15  1    5  16  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  15  1    5  16  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  15  1    5  18  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  17  1    5  18  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  17  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  1            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST W 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     2    4  16  1    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    CC_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  1    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   CC_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  1    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    CC_ST P 4    CC_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    CC_ST P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    CC_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     2    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        3    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    3  19  0    0  19  0    5  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   C_ST W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    4  16  0    1  16  0    2  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN W 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     3    4  16  0    1  16  0    2  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     3    4  16  0    1  16  0    2  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    C_ST W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN W 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN W 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    3  19  0    0  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    CWL_IN P 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    CWL_IN P 2    
     3    0  19  0    4  16  0    1  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    CWL_IN W 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  16  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  3  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  3  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  3  0    1  16  0    3  19  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  16  0        4    2  3  0    1  16  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  19  0    4  16  0        4    2  3  0    1  16  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  19  0    4  16  0        4    2  3  0    1  4  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  19  0    4  2  0        4    2  3  0    1  4  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  19  0    4  2  0        4    2  7  0    1  4  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  1  0    4  2  0        4    2  7  0    1  4  0    3  5  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  3  0    5  1  0    4  2  0        4    2  7  0    1  4  0    3  10  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  2  0        4    2  7  0    1  4  0    3  10  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  2  0        4    2  7  0    1  8  0    3  10  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  7  0    1  8  0    3  10  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  11  0    1  8  0    3  10  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  11  0    1  8  0    3  14  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  11  0    1  12  0    3  14  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  15  0    1  12  0    3  14  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  15  0    1  12  0    3  18  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  1  0    4  4  0        4    2  15  0    1  16  0    3  18  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  3  0    4  4  0        4    2  15  0    1  16  0    3  18  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  3  0    4  4  0        4    2  19  0    1  16  0    3  18  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  5  0    5  3  0    4  4  0        4    2  19  0    1  16  0    3  22  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  4  0        4    2  19  0    1  16  0    3  22  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  4  0        4    2  19  0    1  20  0    3  22  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  6  0        4    2  19  0    1  20  0    3  22  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  6  0        4    2  23  0    1  20  0    3  22  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  6  0        4    2  23  0    1  20  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  3  0    4  6  0        4    2  23  0    1  24  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  5  0    4  6  0        4    2  23  0    1  24  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  7  0    5  5  0    4  6  0        4    2  26  0    1  24  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  6  0        4    2  26  0    1  24  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  6  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  6  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  6  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  6  0        4    2  26  0    1  26  1    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  8  0        4    2  26  0    1  26  1    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  8  0        4    2  26  0    1  26  1    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  8  0        4    2  26  0    1  26  1    3  26  0            1 19  1 29  0 16  2 19  15 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  8  0        4    2  26  0    1  26  1    3  26  0            1 19  1 29  0 16  2 19  14 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  5  0    4  8  0        4    2  26  0    1  26  1    3  26  1            1 19  1 29  0 16  2 19  14 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  7  0    4  8  0        4    2  26  0    1  26  1    3  26  1            1 19  1 29  0 16  2 19  14 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  7  0    4  8  0        4    2  26  0    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  9  0    5  7  0    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    AT_RM P 4    AT_RM P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  7  0    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  7  0    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_OUT P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  7  0    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  7  0    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    AT_RM P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  9  0    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  11  0    5  9  0    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  10  0        4    2  26  1    1  26  1    3  3  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  10  0        4    2  26  1    1  4  1    3  3  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  10  0        4    2  2  1    1  4  1    3  3  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  10  0        4    2  2  1    1  4  1    3  7  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  12  0        4    2  2  1    1  4  1    3  7  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  12  0        4    2  2  1    1  5  1    3  7  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  9  0    4  12  0        4    2  6  1    1  5  1    3  7  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  11  0    4  12  0        4    2  6  1    1  5  1    3  7  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  13  0    5  11  0    4  12  0        4    2  6  1    1  5  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  11  0    4  12  0        4    2  6  1    1  5  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  11  0    4  12  0        4    2  6  1    1  8  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  11  0    4  14  0        4    2  6  1    1  8  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  11  0    4  14  0        4    2  10  1    1  8  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  13  0    4  14  0        4    2  10  1    1  8  1    3  9  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  15  0    5  13  0    4  14  0        4    2  10  1    1  8  1    3  13  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  14  0        4    2  10  1    1  8  1    3  13  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  14  0        4    2  10  1    1  12  1    3  13  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  10  1    1  12  1    3  13  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  14  1    1  12  1    3  13  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  14  1    1  12  1    3  17  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  14  1    1  16  1    3  17  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  18  1    1  16  1    3  17  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  13  0    4  16  0        4    2  18  1    1  16  1    3  21  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  15  0    4  16  0        4    2  18  1    1  16  1    3  21  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  15  0    4  16  0        4    2  18  1    1  20  1    3  21  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  17  0    5  15  0    4  16  0        4    2  22  1    1  20  1    3  21  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  15  0    4  16  0        4    2  22  1    1  20  1    3  21  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  15  0    4  16  0        4    2  22  1    1  20  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  15  0    4  18  0        4    2  22  1    1  20  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  15  0    4  18  0        4    2  22  1    1  24  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  17  0    4  18  0        4    2  22  1    1  24  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  17  0    4  18  0        4    2  26  1    1  24  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  17  0    4  19  0        4    2  26  1    1  24  1    3  25  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  17  0    4  19  0        4    2  26  1    1  24  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    CWL_IN P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  1    1  24  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  1    1  24  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  2 19  13 26 
WAIT   CWL_IN P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   CWL_IN P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CWL_OUT P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  1 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    AT_RM P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    AT_RM P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   AT_RM P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  3  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  3  0    5  19  1    4  2  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  3  0    5  1  1    4  2  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  5  0    5  1  1    4  2  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  5  0    5  1  1    4  4  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  5  0    5  3  1    4  4  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  7  0    5  3  1    4  4  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  7  0    5  3  1    4  6  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  7  0    5  5  1    4  6  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  9  0    5  5  1    4  6  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  9  0    5  5  1    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  9  0    5  7  1    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  11  0    5  7  1    4  8  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  11  0    5  7  1    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  11  0    5  9  1    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  13  0    5  9  1    4  10  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  13  0    5  9  1    4  12  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  13  0    5  11  1    4  12  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  15  0    5  11  1    4  12  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  15  0    5  11  1    4  14  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  15  0    5  13  1    4  14  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  17  0    5  13  1    4  14  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  17  0    5  13  1    4  16  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  17  0    5  15  1    4  16  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  15  1    4  16  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  15  1    4  18  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  17  1    4  18  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  17  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CWL_OUT P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  1    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    CC_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  1    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    CC_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  1            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  1    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   CC_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     3    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     4    0  19  0    5  19  0    4  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    C_ST W 2    C_ST W 2    
     4    3  26  0    0  19  0    5  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    C_ST W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    C_ST W 2    
     4    3  26  0    0  19  0    5  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN W 2    C_ST W 2    
     4    3  26  0    0  19  0    5  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    0  19  0    5  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   C_ST W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN W 4    C_ST W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN W 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    2  26  0    1  26  0    3  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN W 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    0  19  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    C_ST W 2    
     4    3  26  0    4  19  0    2  26  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    3  26  0    4  19  0    2  26  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    3  3  0    4  19  0    2  26  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    3  3  0    4  19  0    2  26  0        4    1  26  0    2  26  0    1  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    3  3  0    4  19  0    2  26  0        4    1  26  0    0  19  0    2  26  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    3  3  0    4  19  0    2  4  0        4    1  26  0    0  19  0    2  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  3  0    4  19  0    2  4  0        4    1  26  0    0  19  0    2  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  3  0    4  19  0    2  4  0        4    1  26  0    0  19  0    5  19  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  3  0    4  2  0    2  4  0        4    1  26  0    0  19  0    5  19  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  3  0    4  2  0    2  4  0        4    1  3  0    0  19  0    5  19  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  2  0    2  4  0        4    1  3  0    0  19  0    5  19  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  2  0    2  4  0        4    1  3  0    0  19  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  2  0    2  5  0        4    1  3  0    0  19  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  2  0    2  5  0        4    1  3  0    0  1  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  4  0    2  5  0        4    1  3  0    0  1  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  7  0    4  4  0    2  5  0        4    1  5  0    0  1  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  4  0    2  5  0        4    1  5  0    0  1  0    5  2  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  4  0    2  5  0        4    1  5  0    0  1  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  4  0    2  7  0        4    1  5  0    0  1  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  4  0    2  7  0        4    1  5  0    0  3  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  6  0    2  7  0        4    1  5  0    0  3  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  8  0    4  6  0    2  7  0        4    1  7  0    0  3  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  6  0    2  7  0        4    1  7  0    0  3  0    5  4  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  6  0    2  7  0        4    1  7  0    0  3  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  6  0    2  9  0        4    1  7  0    0  3  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  6  0    2  9  0        4    1  7  0    0  5  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  8  0    2  9  0        4    1  7  0    0  5  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  10  0    4  8  0    2  9  0        4    1  9  0    0  5  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  12  0    4  8  0    2  9  0        4    1  9  0    0  5  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  12  0    4  8  0    2  11  0        4    1  9  0    0  5  0    5  6  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  12  0    4  8  0    2  11  0        4    1  9  0    0  5  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  12  0    4  10  0    2  11  0        4    1  9  0    0  5  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  12  0    4  10  0    2  11  0        4    1  9  0    0  7  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  10  0    2  11  0        4    1  9  0    0  7  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  10  0    2  11  0        4    1  11  0    0  7  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  10  0    2  13  0        4    1  11  0    0  7  0    5  8  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  10  0    2  13  0        4    1  11  0    0  7  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  12  0    2  13  0        4    1  11  0    0  7  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  14  0    4  12  0    2  13  0        4    1  11  0    0  9  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  16  0    4  12  0    2  13  0        4    1  11  0    0  9  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  16  0    4  12  0    2  15  0        4    1  11  0    0  9  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  16  0    4  12  0    2  15  0        4    1  13  0    0  9  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  16  0    4  14  0    2  15  0        4    1  13  0    0  9  0    5  10  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  16  0    4  14  0    2  15  0        4    1  13  0    0  9  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  14  0    2  15  0        4    1  13  0    0  9  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  14  0    2  15  0        4    1  13  0    0  11  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  14  0    2  17  0        4    1  13  0    0  11  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  14  0    2  17  0        4    1  15  0    0  11  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  16  0    2  17  0        4    1  15  0    0  11  0    5  12  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  18  0    4  16  0    2  17  0        4    1  15  0    0  11  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  16  0    2  17  0        4    1  15  0    0  11  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  16  0    2  17  0        4    1  15  0    0  13  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  16  0    2  19  0        4    1  15  0    0  13  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  16  0    2  19  0        4    1  17  0    0  13  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  18  0    2  19  0        4    1  17  0    0  13  0    5  14  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  20  0    4  18  0    2  19  0        4    1  17  0    0  13  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  18  0    2  19  0        4    1  17  0    0  13  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  18  0    2  19  0        4    1  17  0    0  15  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  18  0    2  21  0        4    1  17  0    0  15  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  18  0    2  21  0        4    1  19  0    0  15  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  20  0    2  21  0        4    1  19  0    0  15  0    5  16  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  22  0    4  20  0    2  21  0        4    1  19  0    0  15  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  20  0    2  21  0        4    1  19  0    0  15  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  20  0    2  21  0        4    1  19  0    0  17  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  20  0    2  23  0        4    1  19  0    0  17  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  20  0    2  23  0        4    1  21  0    0  17  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  22  0    2  23  0        4    1  21  0    0  17  0    5  18  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  24  0    4  22  0    2  23  0        4    1  21  0    0  17  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  22  0    2  23  0        4    1  21  0    0  17  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  22  0    2  23  0        4    1  21  0    0  19  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  22  0    2  25  0        4    1  21  0    0  19  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  22  0    2  25  0        4    1  23  0    0  19  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  24  0    2  25  0        4    1  23  0    0  19  0    5  20  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  24  0    2  25  0        4    1  23  0    0  19  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  24  0    2  26  0        4    1  23  0    0  19  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  24  0    2  26  0        4    1  23  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  23  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  23  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  25  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  13 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  25  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  12 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  1    2  26  0        4    1  25  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  12 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  1    2  26  0        4    1  25  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  12 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  1    2  26  0        4    1  25  0    0  21  0    5  22  0            1 19  1 29  0 16  0 19  12 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  1    2  26  0        4    1  25  0    0  21  0    5  24  0            1 19  1 29  0 16  0 19  12 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  0    4  26  1    2  26  0        4    1  25  0    0  21  0    5  24  0            1 19  1 29  0 16  0 19  11 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  0        4    1  25  0    0  21  0    5  24  0            1 19  1 29  0 16  0 19  11 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  0        4    1  25  0    0  23  0    5  24  0            1 19  1 29  0 16  0 19  11 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  0        4    1  25  0    0  23  0    5  24  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  25  0    0  23  0    5  24  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    AT_RM P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  23  0    5  24  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  23  0    5  24  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    AT_RM P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  23  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  23  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    CWL_IN P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    AT_RM P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   AT_RM P 3    CWL_IN P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  26  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  4  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  10 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  4  1        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  9 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  26  1    2  4  1        4    1  26  0    0  26  0    5  26  1            1 19  1 29  0 16  0 19  9 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  2  1    2  4  1        4    1  26  0    0  26  0    5  26  1            1 19  1 29  0 16  0 19  9 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  3  1    4  2  1    2  4  1        4    1  26  0    0  26  0    5  26  1            1 19  1 29  0 16  0 19  8 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  4  1        4    1  26  0    0  26  0    5  26  1            1 19  1 29  0 16  0 19  8 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  4  1        4    1  26  0    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  4  1        4    1  26  0    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  4  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    AT_RM P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  2  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    AT_RM P 2    
     4    3  7  1    4  4  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  7  1    4  4  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  4  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  4  1    2  5  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  4  1    2  5  1        4    1  26  1    0  3  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  4  1    2  7  1        4    1  26  1    0  3  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  4  1    2  7  1        4    1  4  1    0  3  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  6  1    2  7  1        4    1  4  1    0  3  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  8  1    4  6  1    2  7  1        4    1  4  1    0  3  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  10  1    4  6  1    2  7  1        4    1  4  1    0  3  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  10  1    4  6  1    2  7  1        4    1  4  1    0  6  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  10  1    4  6  1    2  9  1        4    1  4  1    0  6  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  10  1    4  6  1    2  9  1        4    1  5  1    0  6  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  10  1    4  8  1    2  9  1        4    1  5  1    0  6  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  8  1    2  9  1        4    1  5  1    0  6  1    5  2  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  8  1    2  9  1        4    1  5  1    0  6  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  8  1    2  11  1        4    1  5  1    0  6  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  8  1    2  11  1        4    1  5  1    0  8  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  10  1    2  11  1        4    1  5  1    0  8  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  12  1    4  10  1    2  11  1        4    1  7  1    0  8  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  10  1    2  11  1        4    1  7  1    0  8  1    5  4  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  10  1    2  11  1        4    1  7  1    0  8  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  10  1    2  13  1        4    1  7  1    0  8  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  10  1    2  13  1        4    1  7  1    0  10  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  12  1    2  13  1        4    1  7  1    0  10  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  14  1    4  12  1    2  13  1        4    1  9  1    0  10  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  12  1    2  13  1        4    1  9  1    0  10  1    5  6  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  12  1    2  13  1        4    1  9  1    0  10  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  12  1    2  15  1        4    1  9  1    0  10  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  12  1    2  15  1        4    1  9  1    0  12  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  14  1    2  15  1        4    1  9  1    0  12  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  16  1    4  14  1    2  15  1        4    1  11  1    0  12  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  18  1    4  14  1    2  15  1        4    1  11  1    0  12  1    5  8  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  18  1    4  14  1    2  15  1        4    1  11  1    0  12  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  18  1    4  14  1    2  17  1        4    1  11  1    0  12  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  18  1    4  14  1    2  17  1        4    1  11  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  18  1    4  16  1    2  17  1        4    1  11  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  20  1    4  16  1    2  17  1        4    1  11  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  20  1    4  16  1    2  19  1        4    1  11  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  20  1    4  18  1    2  19  1        4    1  11  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  20  1    4  18  1    2  19  1        4    1  13  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  18  1    2  19  1        4    1  13  1    0  14  1    5  10  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  18  1    2  19  1        4    1  13  1    0  14  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  18  1    2  21  1        4    1  13  1    0  14  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  18  1    2  21  1        4    1  13  1    0  16  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  20  1    2  21  1        4    1  13  1    0  16  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  22  1    4  20  1    2  21  1        4    1  15  1    0  16  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  20  1    2  21  1        4    1  15  1    0  16  1    5  12  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  20  1    2  21  1        4    1  15  1    0  16  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  20  1    2  23  1        4    1  15  1    0  16  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  20  1    2  23  1        4    1  15  1    0  18  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  22  1    2  23  1        4    1  15  1    0  18  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  24  1    4  22  1    2  23  1        4    1  17  1    0  18  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  22  1    2  23  1        4    1  17  1    0  18  1    5  14  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  22  1    2  23  1        4    1  17  1    0  18  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  22  1    2  25  1        4    1  17  1    0  18  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  22  1    2  25  1        4    1  17  1    0  20  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  24  1    2  25  1        4    1  17  1    0  20  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  24  1    2  25  1        4    1  19  1    0  20  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  24  1    2  26  1        4    1  19  1    0  20  1    5  16  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  24  1    2  26  1        4    1  19  1    0  20  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  19  1    0  20  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  19  1    0  20  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  19  1    0  22  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  19  1    0  22  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  19  1    0  22  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  21  1    0  22  1    5  18  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  21  1    0  22  1    5  20  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  21  1    0  24  1    5  20  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  23  1    0  24  1    5  20  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  23  1    0  24  1    5  22  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  23  1    0  26  1    5  22  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  25  1    0  26  1    5  22  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  25  1    0  26  1    5  24  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  24  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CWL_OUT P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  1    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   CC_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  1    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    3  26  1    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST W 2    CC_ST P 2    
     4    3  26  1    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     4    3  26  1    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    CC_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  1        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST P 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    CC_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  1            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST P 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    CC_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  1    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    CC_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
ASS   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
DEC   C_ST W 3    CWL_IN W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
DEC   C_ST W 3    CWL_IN P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    0  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
DEC   C_ST W 3    CWL_IN P 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
DEC   C_ST W 3    CWL_IN P 4    CWL_IN W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    3  26  0    4  26  0    2  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   C_ST W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    3  26  0    4  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    3  26  0    4  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN W 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    3  26  0    4  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    3  26  0    4  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN W 5    C_ST W 2    CWL_IN W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    C_ST W 2    CWL_IN W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    1  26  0    0  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN W 2    CWL_IN W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    3  26  0    1  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    2  26  0    0  26  0    3  26  0        4    1  26  0    3  26  0    1  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    1  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN W 2    
     4    2  3  0    0  26  0    4  26  0        4    1  26  0    3  26  0    1  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  26  0    4  26  0        4    1  26  0    3  26  0    1  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  26  0    4  2  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  26  0    4  2  0        4    1  3  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  1  0    4  2  0        4    1  3  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  1  0    4  2  0        4    1  3  0    3  26  0    5  2  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  3  0    0  1  0    4  2  0        4    1  3  0    3  5  0    5  2  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  2  0        4    1  3  0    3  5  0    5  2  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  2  0        4    1  7  0    3  5  0    5  2  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  2  0        4    1  7  0    3  5  0    5  4  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  2  0        4    1  7  0    3  10  0    5  4  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  4  0        4    1  7  0    3  10  0    5  4  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  1  0    4  4  0        4    1  7  0    3  10  0    5  6  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  3  0    4  4  0        4    1  7  0    3  10  0    5  6  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  5  0    0  3  0    4  4  0        4    1  9  0    3  10  0    5  6  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  3  0    4  4  0        4    1  9  0    3  10  0    5  6  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  3  0    4  4  0        4    1  9  0    3  10  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  3  0    4  6  0        4    1  9  0    3  10  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  3  0    4  6  0        4    1  9  0    3  12  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  5  0    4  6  0        4    1  9  0    3  12  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  7  0    0  5  0    4  6  0        4    1  11  0    3  12  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  5  0    4  6  0        4    1  11  0    3  12  0    5  8  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  5  0    4  6  0        4    1  11  0    3  12  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  5  0    4  8  0        4    1  11  0    3  12  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  5  0    4  8  0        4    1  11  0    3  14  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  7  0    4  8  0        4    1  11  0    3  14  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  9  0    0  7  0    4  8  0        4    1  13  0    3  14  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  7  0    4  8  0        4    1  13  0    3  14  0    5  10  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  7  0    4  8  0        4    1  13  0    3  14  0    5  12  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  7  0    4  10  0        4    1  13  0    3  14  0    5  12  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  7  0    4  10  0        4    1  13  0    3  16  0    5  12  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  9  0    4  10  0        4    1  13  0    3  16  0    5  12  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  9  0    4  10  0        4    1  15  0    3  16  0    5  12  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  11  0    0  9  0    4  10  0        4    1  15  0    3  16  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  9  0    4  10  0        4    1  15  0    3  16  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  9  0    4  10  0        4    1  15  0    3  18  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  9  0    4  12  0        4    1  15  0    3  18  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  9  0    4  12  0        4    1  17  0    3  18  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  11  0    4  12  0        4    1  17  0    3  18  0    5  14  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  13  0    0  11  0    4  12  0        4    1  17  0    3  18  0    5  16  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  12  0        4    1  17  0    3  18  0    5  16  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  12  0        4    1  17  0    3  20  0    5  16  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  12  0        4    1  19  0    3  20  0    5  16  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  14  0        4    1  19  0    3  20  0    5  16  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  14  0        4    1  19  0    3  20  0    5  18  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  11  0    4  14  0        4    1  19  0    3  22  0    5  18  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  13  0    4  14  0        4    1  19  0    3  22  0    5  18  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  15  0    0  13  0    4  14  0        4    1  21  0    3  22  0    5  18  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  13  0    4  14  0        4    1  21  0    3  22  0    5  18  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  13  0    4  14  0        4    1  21  0    3  22  0    5  20  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  13  0    4  14  0        4    1  21  0    3  24  0    5  20  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  13  0    4  16  0        4    1  21  0    3  24  0    5  20  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  13  0    4  16  0        4    1  23  0    3  24  0    5  20  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  15  0    4  16  0        4    1  23  0    3  24  0    5  20  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  17  0    0  15  0    4  16  0        4    1  23  0    3  24  0    5  22  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  15  0    4  16  0        4    1  23  0    3  24  0    5  22  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  15  0    4  16  0        4    1  23  0    3  26  0    5  22  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  15  0    4  16  0        4    1  25  0    3  26  0    5  22  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  15  0    4  18  0        4    1  25  0    3  26  0    5  22  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  15  0    4  18  0        4    1  25  0    3  26  0    5  24  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  17  0    4  18  0        4    1  25  0    3  26  0    5  24  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  19  0    0  17  0    4  18  0        4    1  26  0    3  26  0    5  24  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  21  0    0  17  0    4  18  0        4    1  26  0    3  26  0    5  24  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    CWL_IN P 2    
     4    2  21  0    0  17  0    4  18  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  18  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  7 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    CWL_IN P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  6 26 
WAIT   CWL_IN P 3    CWL_IN P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  6 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  6 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  5 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  1    5  26  0            1 19  1 29  0 16  0 19  5 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  17  0    4  20  0        4    1  26  0    3  26  1    5  26  1            1 19  1 29  0 16  0 19  5 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  19  0    4  20  0        4    1  26  0    3  26  1    5  26  1            1 19  1 29  0 16  0 19  5 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  19  0    4  20  0        4    1  26  0    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  21  0    0  19  0    4  20  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    AT_RM P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  23  0    0  19  0    4  20  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  23  0    0  19  0    4  20  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    AT_RM P 5    CWL_IN P 2    AT_RM P 2    
     4    2  23  0    0  19  0    4  22  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     4    2  23  0    0  19  0    4  22  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    AT_RM P 2    
     4    2  23  0    0  21  0    4  22  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  23  0    0  21  0    4  22  0        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  23  0    0  21  0    4  22  0        4    1  26  1    3  26  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  25  0    0  21  0    4  22  0        4    1  26  1    3  26  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  25  0    0  21  0    4  22  0        4    1  26  1    3  5  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  25  0    0  21  0    4  24  0        4    1  26  1    3  5  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  25  0    0  21  0    4  24  0        4    1  4  1    3  5  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  25  0    0  23  0    4  24  0        4    1  4  1    3  5  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  23  0    4  24  0        4    1  4  1    3  5  1    5  2  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  23  0    4  24  0        4    1  4  1    3  5  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  23  0    4  26  0        4    1  4  1    3  5  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  23  0    4  26  0        4    1  4  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   CWL_IN P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  4  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  4  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_IN P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  6  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    CWL_IN P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  6  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  6  1    3  7  1    5  3  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  6  1    3  7  1    5  5  1            1 19  1 29  0 16  0 19  4 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  0    4  26  0        4    1  6  1    3  7  1    5  5  1            1 19  1 29  0 16  0 19  3 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  0        4    1  6  1    3  7  1    5  5  1            1 19  1 29  0 16  0 19  3 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  0        4    1  6  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  3 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  0        4    1  6  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  2 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  6  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  2 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  8  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  2 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  8  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  1 26 
WAIT   AT_RM P 3    CWL_OUT P 4    AT_RM P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  1 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  9  1    5  5  1            1 19  1 29  0 16  0 19  1 26 
WAIT   AT_RM P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  9  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  9  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    AT_RM P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  8  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  2  1        4    1  8  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  26  1    0  26  1    4  2  1        4    1  10  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  26  1    0  3  1    4  2  1        4    1  10  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  4  1    0  3  1    4  2  1        4    1  10  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  4  1    0  6  1    4  2  1        4    1  10  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  6  1    4  2  1        4    1  10  1    3  11  1    5  7  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  6  1    4  2  1        4    1  10  1    3  11  1    5  9  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  6  1    4  2  1        4    1  10  1    3  13  1    5  9  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  6  1    4  4  1        4    1  10  1    3  13  1    5  9  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  6  1    4  4  1        4    1  12  1    3  13  1    5  9  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  8  1    4  4  1        4    1  12  1    3  13  1    5  9  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  5  1    0  8  1    4  4  1        4    1  12  1    3  13  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  8  1    4  4  1        4    1  12  1    3  13  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  8  1    4  4  1        4    1  12  1    3  15  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  8  1    4  6  1        4    1  12  1    3  15  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  8  1    4  6  1        4    1  14  1    3  15  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  10  1    4  6  1        4    1  14  1    3  15  1    5  11  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  7  1    0  10  1    4  6  1        4    1  14  1    3  15  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  10  1    4  6  1        4    1  14  1    3  15  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  10  1    4  6  1        4    1  14  1    3  17  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  10  1    4  8  1        4    1  14  1    3  17  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  10  1    4  8  1        4    1  16  1    3  17  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  12  1    4  8  1        4    1  16  1    3  17  1    5  13  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  9  1    0  12  1    4  8  1        4    1  16  1    3  17  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  12  1    4  8  1        4    1  16  1    3  17  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  12  1    4  8  1        4    1  16  1    3  19  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  12  1    4  10  1        4    1  16  1    3  19  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  12  1    4  10  1        4    1  18  1    3  19  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  14  1    4  10  1        4    1  18  1    3  19  1    5  15  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  11  1    0  14  1    4  10  1        4    1  18  1    3  19  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  14  1    4  10  1        4    1  18  1    3  19  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  14  1    4  10  1        4    1  18  1    3  21  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  14  1    4  12  1        4    1  18  1    3  21  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  14  1    4  12  1        4    1  20  1    3  21  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  16  1    4  12  1        4    1  20  1    3  21  1    5  17  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  13  1    0  16  1    4  12  1        4    1  20  1    3  21  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  15  1    0  16  1    4  12  1        4    1  20  1    3  21  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  15  1    0  16  1    4  12  1        4    1  20  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  15  1    0  16  1    4  14  1        4    1  20  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  15  1    0  16  1    4  14  1        4    1  22  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  15  1    0  18  1    4  14  1        4    1  22  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  17  1    0  18  1    4  14  1        4    1  22  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  17  1    0  18  1    4  16  1        4    1  22  1    3  23  1    5  19  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  17  1    0  18  1    4  16  1        4    1  22  1    3  23  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  17  1    0  20  1    4  16  1        4    1  22  1    3  23  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  17  1    0  20  1    4  16  1        4    1  22  1    3  25  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  20  1    4  16  1        4    1  22  1    3  25  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  20  1    4  16  1        4    1  24  1    3  25  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  20  1    4  18  1        4    1  24  1    3  25  1    5  21  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  20  1    4  18  1        4    1  24  1    3  25  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  22  1    4  18  1        4    1  24  1    3  25  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  19  1    0  22  1    4  18  1        4    1  24  1    3  26  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  21  1    0  22  1    4  18  1        4    1  24  1    3  26  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  21  1    0  22  1    4  18  1        4    1  26  1    3  26  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  21  1    0  22  1    4  20  1        4    1  26  1    3  26  1    5  23  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  21  1    0  22  1    4  20  1        4    1  26  1    3  26  1    5  25  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  21  1    0  24  1    4  20  1        4    1  26  1    3  26  1    5  25  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  23  1    0  24  1    4  20  1        4    1  26  1    3  26  1    5  25  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  23  1    0  24  1    4  22  1        4    1  26  1    3  26  1    5  25  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  23  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  25  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CWL_OUT P 2    
     4    2  23  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  23  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CWL_OUT P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  25  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CWL_OUT P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  25  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  25  1    0  26  1    4  22  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  25  1    0  26  1    4  24  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  24  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CWL_OUT P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CWL_OUT P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CC_ST P 3    CC_ST P 4    CWL_OUT P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
WAIT   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  1    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST P 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    CC_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  1            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST P 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    CC_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  1    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST P 4    C_ST W 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    CC_ST W 4    C_ST W 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  1    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST P 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    CC_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  1    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST P 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   CC_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  1        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST P 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    CC_ST W 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
DEC   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
REPO   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
REPO   C_ST W 3    C_ST W 4    C_ST W 4    C_ST W 5    C_ST W 2    C_ST W 2    
     4    2  26  0    0  26  0    4  26  0        4    1  26  0    3  26  0    5  26  0            1 19  1 29  0 16  0 19  1 26 
My friends, tonight's effort produced 68 priceless paintings!
