Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 09:47:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.431        0.000                      0                   43        0.203        0.000                      0                   43        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.431        0.000                      0                   43        0.203        0.000                      0                   43        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.194%)  route 2.742ns (76.806%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.620     7.405    U_UART/U_UART_RX/w_tick
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.529 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.670     8.199    U_UART/U_UART_RX/FSM_sequential_state[0]_i_5_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.124     8.323 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.452     8.775    U_UART/U_UART_RX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.899 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.899    U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.680    15.021    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.077    15.330    U_UART/U_UART_RX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.891%)  route 2.512ns (78.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.188     6.973    U_UART/U_UART_TX/w_tick
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.097 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.665     7.762    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.886 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.659     8.545    U_UART/U_UART_TX/tick_count_next
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_UART/U_UART_TX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.891%)  route 2.512ns (78.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.188     6.973    U_UART/U_UART_TX/w_tick
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.097 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.665     7.762    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.886 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.659     8.545    U_UART/U_UART_TX/tick_count_next
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_UART/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.891%)  route 2.512ns (78.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.188     6.973    U_UART/U_UART_TX/w_tick
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.097 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.665     7.762    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.886 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.659     8.545    U_UART/U_UART_TX/tick_count_next
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[2]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_UART/U_UART_TX/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.891%)  route 2.512ns (78.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.188     6.973    U_UART/U_UART_TX/w_tick
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.097 f  U_UART/U_UART_TX/tick_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.665     7.762    U_UART/U_UART_TX/tick_count_reg[3]_i_3_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.886 r  U_UART/U_UART_TX/tick_count_reg[3]_i_1/O
                         net (fo=4, routed)           0.659     8.545    U_UART/U_UART_TX/tick_count_next
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y107         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_UART/U_UART_TX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.704ns (21.911%)  route 2.509ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.599     7.385    U_UART/U_UART_RX/w_tick
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     7.942    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.124     8.066 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.476     8.542    U_UART/U_UART_RX/tick_count_next
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.679    15.020    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.061    U_UART/U_UART_RX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.704ns (21.911%)  route 2.509ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.599     7.385    U_UART/U_UART_RX/w_tick
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     7.942    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.124     8.066 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.476     8.542    U_UART/U_UART_RX/tick_count_next
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.679    15.020    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.061    U_UART/U_UART_RX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.704ns (21.911%)  route 2.509ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.599     7.385    U_UART/U_UART_RX/w_tick
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     7.942    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.124     8.066 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.476     8.542    U_UART/U_UART_RX/tick_count_next
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.679    15.020    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.061    U_UART/U_UART_RX/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.078ns (31.942%)  route 2.297ns (68.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419     5.748 f  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           1.098     6.846    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.327     7.173 f  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.863     8.036    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.332     8.368 r  U_UART/U_UART_TX/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.336     8.704    U_UART/U_UART_TX/tick_count_reg[0]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.682    15.023    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.047    15.247    U_UART/U_UART_TX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.704ns (22.510%)  route 2.424ns (77.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.808     5.329    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.599     7.385    U_UART/U_UART_RX/w_tick
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     7.942    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.124     8.066 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.391     8.457    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.679    15.020    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.061    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.121     1.820    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  U_UART/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_UART/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X5Y104         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X5Y104         FDCE (Hold_fdce_C_D)         0.091     1.662    U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.672     1.556    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.117     1.837    U_UART/U_UART_RX/state[1]
    SLICE_X7Y111         LUT5 (Prop_lut5_I1_O)        0.048     1.885 r  U_UART/U_UART_RX/tick_count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.885    U_UART/U_UART_RX/tick_count_reg[4]_i_2_n_0
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.946     2.074    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X7Y111         FDCE (Hold_fdce_C_D)         0.107     1.676    U_UART/U_UART_RX/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.263%)  route 0.163ns (46.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.163     1.862    U_UART/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X6Y105         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X6Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y105         FDCE (Hold_fdce_C_D)         0.120     1.694    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.083     1.769    U_UART/U_BAUD_Tick_Gen/count_reg[8]
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.099     1.868 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X5Y105         FDCE (Hold_fdce_C_D)         0.092     1.650    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.777%)  route 0.173ns (48.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.672     1.556    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_UART/U_UART_RX/bit_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.173     1.870    U_UART/U_UART_RX/sel0__0[0]
    SLICE_X2Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.573    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.120     1.693    U_UART/U_UART_RX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.672     1.556    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.117     1.837    U_UART/U_UART_RX/state[1]
    SLICE_X7Y111         LUT5 (Prop_lut5_I1_O)        0.045     1.882 r  U_UART/U_UART_RX/tick_count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    U_UART/U_UART_RX/tick_count_reg[3]_i_1__0_n_0
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.946     2.074    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X7Y111         FDCE (Hold_fdce_C_D)         0.091     1.660    U_UART/U_UART_RX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.148     1.706 r  U_UART/U_UART_TX/bit_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.102     1.808    U_UART/U_UART_TX/bit_count_reg_reg[1]_0[1]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.098     1.906 r  U_UART/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    U_UART/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X2Y107         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.949     2.077    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121     1.679    U_UART/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.261%)  route 0.151ns (44.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.672     1.556    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_UART/U_UART_RX/tick_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.151     1.847    U_UART/U_UART_RX/tick_count_reg[0]
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  U_UART/U_UART_RX/tick_count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    U_UART/U_UART_RX/tick_count_reg[1]_i_1__0_n_0
    SLICE_X5Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.946     2.074    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X5Y111         FDCE (Hold_fdce_C_D)         0.091     1.663    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.672     1.556    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.128     1.684 r  U_UART/U_UART_RX/tick_count_reg_reg[4]/Q
                         net (fo=13, routed)          0.099     1.783    U_UART/U_UART_RX/tick_count_reg[4]
    SLICE_X7Y111         LUT6 (Prop_lut6_I2_O)        0.099     1.882 r  U_UART/U_UART_RX/tick_count_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    U_UART/U_UART_RX/tick_count_reg[0]_i_1__0_n_0
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.946     2.074    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X7Y111         FDCE (Hold_fdce_C_D)         0.092     1.648    U_UART/U_UART_RX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.674     1.558    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.179     1.878    U_UART/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X5Y105         LUT5 (Prop_lut5_I4_O)        0.042     1.920 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.920    U_UART/U_BAUD_Tick_Gen/count_next[8]
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.948     2.076    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X5Y105         FDCE (Hold_fdce_C_D)         0.107     1.665    U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y104   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105   U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C



