@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[23] because it is equivalent to instance RD_LENGTH[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[22] because it is equivalent to instance RD_LENGTH[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[21] because it is equivalent to instance RD_LENGTH[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[20] because it is equivalent to instance RD_LENGTH[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[19] because it is equivalent to instance RD_LENGTH[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[18] because it is equivalent to instance RD_LENGTH[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[17] because it is equivalent to instance RD_LENGTH[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[16] because it is equivalent to instance RD_LENGTH[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[15] because it is equivalent to instance RD_LENGTH[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\tester_module.v":205:0:205:5|Removing instance RD_LENGTH[14] because it is equivalent to instance RD_LENGTH[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"e:\git\my_projects\fpga\verilog\tester_module\fifo_dc.v":46:12:46:22|Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object "p:CLOCK50"
