{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733068235621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068235622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:50:35 2024 " "Processing started: Sun Dec  1 12:50:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068235622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068235622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068235622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733068235892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733068235892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_d.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_d " "Found entity 1: FF_d" {  } { { "FF_d.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/FF_d.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_andares.v 2 2 " "Found 2 design units, including 2 entities, in source file controle_andares.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_andares " "Found entity 1: controle_andares" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/controle_andares.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249444 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_proximo_andar " "Found entity 2: controle_proximo_andar" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/controle_andares.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file display_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_andar " "Found entity 1: display_andar" {  } { { "display_andar.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_jk " "Found entity 1: FF_jk" {  } { { "FF_jk.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/FF_jk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/divisor_frequencia.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/comparador.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/mux_2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tff.v(5) " "Verilog HDL information at tff.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "tff.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/tff.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733068249450 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tff.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/tff.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1733068249451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.v 1 1 " "Found 1 design units, including 1 entities, in source file tff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouce.v 1 1 " "Found 1 design units, including 1 entities, in source file debouce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouce " "Found entity 1: debouce" {  } { { "debouce.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/debouce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contagem_pessoas_no_elevador.v 2 2 " "Found 2 design units, including 2 entities, in source file contagem_pessoas_no_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contagem_pessoas_no_elevador " "Found entity 1: contagem_pessoas_no_elevador" {  } { { "contagem_pessoas_no_elevador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/contagem_pessoas_no_elevador.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249453 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_quantidade_pessoas_no_elevador " "Found entity 2: controle_quantidade_pessoas_no_elevador" {  } { { "contagem_pessoas_no_elevador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/contagem_pessoas_no_elevador.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a display_pessoas.v(4) " "Verilog HDL Declaration information at display_pessoas.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "display_pessoas.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_pessoas.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b display_pessoas.v(4) " "Verilog HDL Declaration information at display_pessoas.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "display_pessoas.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_pessoas.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_pessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file display_pessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_pessoas " "Found entity 1: display_pessoas" {  } { { "display_pessoas.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_pessoas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a gerenciar_display.v(4) " "Verilog HDL Declaration information at gerenciar_display.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "gerenciar_display.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b gerenciar_display.v(4) " "Verilog HDL Declaration information at gerenciar_display.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "gerenciar_display.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d gerenciar_display.v(4) " "Verilog HDL Declaration information at gerenciar_display.v(4): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "gerenciar_display.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerenciar_display.v 1 1 " "Found 1 design units, including 1 entities, in source file gerenciar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerenciar_display " "Found entity 1: gerenciar_display" {  } { { "gerenciar_display.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d display_movimento_elevador.v(2) " "Verilog HDL Declaration information at display_movimento_elevador.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "display_movimento_elevador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_movimento_elevador.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733068249456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_movimento_elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file display_movimento_elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_movimento_elevador " "Found entity 1: display_movimento_elevador" {  } { { "display_movimento_elevador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/display_movimento_elevador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x4.v 2 2 " "Found 2 design units, including 2 entities, in source file demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/demux_1x4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249457 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_1x2 " "Found entity 2: demux_1x2" {  } { { "demux_1x4.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/demux_1x4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrir_e_fechar_porta.v 3 3 " "Found 3 design units, including 3 entities, in source file abrir_e_fechar_porta.v" { { "Info" "ISGN_ENTITY_NAME" "1 abrir_e_fechar_porta " "Found entity 1: abrir_e_fechar_porta" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249460 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_barra_de_leds " "Found entity 2: contador_barra_de_leds" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249460 ""} { "Info" "ISGN_ENTITY_NAME" "3 controle_ff_barra_leds " "Found entity 3: controle_ff_barra_leds" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_registradores.v 2 2 " "Found 2 design units, including 2 entities, in source file memoria_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_registradores " "Found entity 1: memoria_registradores" {  } { { "memoria_registradores.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249461 ""} { "Info" "ISGN_ENTITY_NAME" "2 registrador " "Found entity 2: registrador" {  } { { "memoria_registradores.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_registradores.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_2bits " "Found entity 1: mux_2x1_2bits" {  } { { "mux_2x1_2bits.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/mux_2x1_2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file memoria_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_ram " "Found entity 1: memoria_ram" {  } { { "memoria_ram.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249463 ""} { "Info" "ISGN_ENTITY_NAME" "2 marcar_andar_como_visitado " "Found entity 2: marcar_andar_como_visitado" {  } { { "memoria_ram.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_proximo_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_proximo_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_proximo_andar " "Found entity 1: seletor_proximo_andar" {  } { { "seletor_proximo_andar.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/seletor_proximo_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733068249464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068249464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAY1Y contagem_pessoas_no_elevador.v(47) " "Verilog HDL Implicit Net warning at contagem_pessoas_no_elevador.v(47): created implicit net for \"DAY1Y\"" {  } { { "contagem_pessoas_no_elevador.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/contagem_pessoas_no_elevador.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Saida abrir_e_fechar_porta.v(63) " "Verilog HDL Implicit Net warning at abrir_e_fechar_porta.v(63): created implicit net for \"Saida\"" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controle_andares.v(31) " "Verilog HDL Instantiation warning at controle_andares.v(31): instance has no name" {  } { { "controle_andares.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/controle_andares.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733068249465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "memoria_ram.v(39) " "Verilog HDL Instantiation warning at memoria_ram.v(39): instance has no name" {  } { { "memoria_ram.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733068249467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733068249542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:df " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:df\"" {  } { { "main.v" "df" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_jk divisor_frequencia:df\|FF_jk:FF_jk1 " "Elaborating entity \"FF_jk\" for hierarchy \"divisor_frequencia:df\|FF_jk:FF_jk1\"" {  } { { "divisor_frequencia.v" "FF_jk1" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/divisor_frequencia.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abrir_e_fechar_porta abrir_e_fechar_porta:estado_porta " "Elaborating entity \"abrir_e_fechar_porta\" for hierarchy \"abrir_e_fechar_porta:estado_porta\"" {  } { { "main.v" "estado_porta" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_barra_de_leds abrir_e_fechar_porta:estado_porta\|contador_barra_de_leds:contador_animacao_porta " "Elaborating entity \"contador_barra_de_leds\" for hierarchy \"abrir_e_fechar_porta:estado_porta\|contador_barra_de_leds:contador_animacao_porta\"" {  } { { "abrir_e_fechar_porta.v" "contador_animacao_porta" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saida abrir_e_fechar_porta.v(63) " "Verilog HDL or VHDL warning at abrir_e_fechar_porta.v(63): object \"Saida\" assigned a value but never read" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733068249566 "|abrir_e_fechar_porta|contador_barra_de_leds:contador_animacao_porta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 abrir_e_fechar_porta.v(63) " "Verilog HDL assignment warning at abrir_e_fechar_porta.v(63): truncated value with size 3 to match size of target (1)" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733068249566 "|abrir_e_fechar_porta|contador_barra_de_leds:contador_animacao_porta"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out abrir_e_fechar_porta.v(51) " "Output port \"out\" at abrir_e_fechar_porta.v(51) has no driver" {  } { { "abrir_e_fechar_porta.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733068249566 "|abrir_e_fechar_porta|contador_barra_de_leds:contador_animacao_porta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ff_barra_leds abrir_e_fechar_porta:estado_porta\|contador_barra_de_leds:contador_animacao_porta\|controle_ff_barra_leds:controle_fft " "Elaborating entity \"controle_ff_barra_leds\" for hierarchy \"abrir_e_fechar_porta:estado_porta\|contador_barra_de_leds:contador_animacao_porta\|controle_ff_barra_leds:controle_fft\"" {  } { { "abrir_e_fechar_porta.v" "controle_fft" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/abrir_e_fechar_porta.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouce debouce:botao_adicionar_pessoa " "Elaborating entity \"debouce\" for hierarchy \"debouce:botao_adicionar_pessoa\"" {  } { { "main.v" "botao_adicionar_pessoa" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_d debouce:botao_adicionar_pessoa\|FF_d:d0 " "Elaborating entity \"FF_d\" for hierarchy \"debouce:botao_adicionar_pessoa\|FF_d:d0\"" {  } { { "debouce.v" "d0" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/debouce.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contagem_pessoas_no_elevador contagem_pessoas_no_elevador:contador_pessoas_elevador " "Elaborating entity \"contagem_pessoas_no_elevador\" for hierarchy \"contagem_pessoas_no_elevador:contador_pessoas_elevador\"" {  } { { "main.v" "contador_pessoas_elevador" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_quantidade_pessoas_no_elevador contagem_pessoas_no_elevador:contador_pessoas_elevador\|controle_quantidade_pessoas_no_elevador:control_quant_pes " "Elaborating entity \"controle_quantidade_pessoas_no_elevador\" for hierarchy \"contagem_pessoas_no_elevador:contador_pessoas_elevador\|controle_quantidade_pessoas_no_elevador:control_quant_pes\"" {  } { { "contagem_pessoas_no_elevador.v" "control_quant_pes" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/contagem_pessoas_no_elevador.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 contagem_pessoas_no_elevador:contador_pessoas_elevador\|mux_2x1:permicao_subir " "Elaborating entity \"mux_2x1\" for hierarchy \"contagem_pessoas_no_elevador:contador_pessoas_elevador\|mux_2x1:permicao_subir\"" {  } { { "contagem_pessoas_no_elevador.v" "permicao_subir" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/contagem_pessoas_no_elevador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ram memoria_ram:gerenciar_memoria_elevador " "Elaborating entity \"memoria_ram\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\"" {  } { { "main.v" "gerenciar_memoria_elevador" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcar_andar_como_visitado memoria_ram:gerenciar_memoria_elevador\|marcar_andar_como_visitado:verifica_andar " "Elaborating entity \"marcar_andar_como_visitado\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|marcar_andar_como_visitado:verifica_andar\"" {  } { { "memoria_ram.v" "verifica_andar" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_2bits memoria_ram:gerenciar_memoria_elevador\|mux_2x1_2bits:seletor_andar_gravar " "Elaborating entity \"mux_2x1_2bits\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|mux_2x1_2bits:seletor_andar_gravar\"" {  } { { "memoria_ram.v" "seletor_andar_gravar" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador memoria_ram:gerenciar_memoria_elevador\|comparador:comparar_andar_registrar_com_atual " "Elaborating entity \"comparador\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|comparador:comparar_andar_registrar_com_atual\"" {  } { { "memoria_ram.v" "comparar_andar_registrar_com_atual" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_registradores memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias " "Elaborating entity \"memoria_registradores\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\"" {  } { { "memoria_ram.v" "celulas_memorias" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|demux_1x4:Seletor_escrita_dados " "Elaborating entity \"demux_1x4\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|demux_1x4:Seletor_escrita_dados\"" {  } { { "memoria_registradores.v" "Seletor_escrita_dados" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_registradores.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x2 memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|demux_1x4:Seletor_escrita_dados\|demux_1x2:d0 " "Elaborating entity \"demux_1x2\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|demux_1x4:Seletor_escrita_dados\|demux_1x2:d0\"" {  } { { "demux_1x4.v" "d0" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/demux_1x4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|registrador:celula_terreo " "Elaborating entity \"registrador\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|registrador:celula_terreo\"" {  } { { "memoria_registradores.v" "celula_terreo" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_registradores.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|mux_4x1:seletor_exibir_dados " "Elaborating entity \"mux_4x1\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|memoria_registradores:celulas_memorias\|mux_4x1:seletor_exibir_dados\"" {  } { { "memoria_registradores.v" "seletor_exibir_dados" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_registradores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_proximo_andar memoria_ram:gerenciar_memoria_elevador\|seletor_proximo_andar:comb_7 " "Elaborating entity \"seletor_proximo_andar\" for hierarchy \"memoria_ram:gerenciar_memoria_elevador\|seletor_proximo_andar:comb_7\"" {  } { { "memoria_ram.v" "comb_7" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/memoria_ram.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_andares controle_andares:controlAndares " "Elaborating entity \"controle_andares\" for hierarchy \"controle_andares:controlAndares\"" {  } { { "main.v" "controlAndares" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_proximo_andar controle_andares:controlAndares\|controle_proximo_andar:comb_7 " "Elaborating entity \"controle_proximo_andar\" for hierarchy \"controle_andares:controlAndares\|controle_proximo_andar:comb_7\"" {  } { { "controle_andares.v" "comb_7" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/controle_andares.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerenciar_display gerenciar_display:gerenciandoDisplay " "Elaborating entity \"gerenciar_display\" for hierarchy \"gerenciar_display:gerenciandoDisplay\"" {  } { { "main.v" "gerenciandoDisplay" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_andar gerenciar_display:gerenciandoDisplay\|display_andar:displayAndar " "Elaborating entity \"display_andar\" for hierarchy \"gerenciar_display:gerenciandoDisplay\|display_andar:displayAndar\"" {  } { { "gerenciar_display.v" "displayAndar" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_movimento_elevador gerenciar_display:gerenciandoDisplay\|display_movimento_elevador:display_movimento " "Elaborating entity \"display_movimento_elevador\" for hierarchy \"gerenciar_display:gerenciandoDisplay\|display_movimento_elevador:display_movimento\"" {  } { { "gerenciar_display.v" "display_movimento" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_pessoas gerenciar_display:gerenciandoDisplay\|display_pessoas:display_pessoas " "Elaborating entity \"display_pessoas\" for hierarchy \"gerenciar_display:gerenciandoDisplay\|display_pessoas:display_pessoas\"" {  } { { "gerenciar_display.v" "display_pessoas" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/gerenciar_display.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733068249608 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "29 " "29 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733068250022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a VCC " "Pin \"a\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|g"} { "Warning" "WMLS_MLS_STUCK_PIN" "p VCC " "Pin \"p\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|p"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Pin \"d4\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|d4"} { "Warning" "WMLS_MLS_STUCK_PIN" "l0 VCC " "Pin \"l0\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l0"} { "Warning" "WMLS_MLS_STUCK_PIN" "l1 GND " "Pin \"l1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2 GND " "Pin \"l2\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l2"} { "Warning" "WMLS_MLS_STUCK_PIN" "l3 GND " "Pin \"l3\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l3"} { "Warning" "WMLS_MLS_STUCK_PIN" "l4 GND " "Pin \"l4\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l4"} { "Warning" "WMLS_MLS_STUCK_PIN" "l5 GND " "Pin \"l5\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l5"} { "Warning" "WMLS_MLS_STUCK_PIN" "l6 GND " "Pin \"l6\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l6"} { "Warning" "WMLS_MLS_STUCK_PIN" "l7 GND " "Pin \"l7\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l7"} { "Warning" "WMLS_MLS_STUCK_PIN" "l8 GND " "Pin \"l8\" is stuck at GND" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l8"} { "Warning" "WMLS_MLS_STUCK_PIN" "l9 VCC " "Pin \"l9\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733068250049 "|main|l9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733068250049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733068250061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_confirma " "No output dependent on input pin \"btn_confirma\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068250069 "|main|btn_confirma"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chave1 " "No output dependent on input pin \"chave1\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068250069 "|main|chave1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chave0 " "No output dependent on input pin \"chave0\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068250069 "|main|chave0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chave3 " "No output dependent on input pin \"chave3\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068250069 "|main|chave3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chave2 " "No output dependent on input pin \"chave2\"" {  } { { "main.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733068250069 "|main|chave2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733068250069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733068250069 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733068250069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733068250069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733068250069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/output_files/Sistema_Elevador.map.smsg " "Generated suppressed messages file /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/output_files/Sistema_Elevador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068250136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068250155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:50:50 2024 " "Processing ended: Sun Dec  1 12:50:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068250155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068250155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068250155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733068250155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733068251771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068251772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:50:51 2024 " "Processing started: Sun Dec  1 12:50:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068251772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733068251772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733068251772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733068251840 ""}
{ "Info" "0" "" "Project  = Sistema_Elevador" {  } {  } 0 0 "Project  = Sistema_Elevador" 0 0 "Fitter" 0 0 1733068251841 ""}
{ "Info" "0" "" "Revision = Sistema_Elevador" {  } {  } 0 0 "Revision = Sistema_Elevador" 0 0 "Fitter" 0 0 1733068251841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733068251918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733068251919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sistema_Elevador EPM240T100C5 " "Selected device EPM240T100C5 for design \"Sistema_Elevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733068251923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733068252028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733068252028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733068252085 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733068252093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733068252173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733068252173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733068252173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733068252173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733068252173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733068252173 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 32 " "No exact pin location assignment(s) for 19 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733068252183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sistema_Elevador.sdc " "Synopsys Design Constraints File file not found: 'Sistema_Elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733068252235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733068252236 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733068252263 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733068252263 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clock_in " "   1.000     clock_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q " "   1.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733068252264 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733068252264 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733068252269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733068252270 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733068252273 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_frequencia:df\|FF_jk:FF_jk22\|q Global clock " "Automatically promoted some destinations of signal \"divisor_frequencia:df\|FF_jk:FF_jk22\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_frequencia:df\|FF_jk:FF_jk22\|q " "Destination \"divisor_frequencia:df\|FF_jk:FF_jk22\|q\" may be non-global or may not use global clock" {  } { { "FF_jk.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/FF_jk.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733068252277 ""}  } { { "FF_jk.v" "" { Text "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/FF_jk.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733068252277 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733068252277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733068252280 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733068252301 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733068252336 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733068252336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733068252337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733068252337 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 7 12 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 7 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733068252339 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733068252339 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733068252339 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 34 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733068252339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733068252339 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733068252339 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733068252339 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "controleSubDes " "Node \"controleSubDes\" is assigned to location or region, but does not exist in design" {  } { { "/home/lucas/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "controleSubDes" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733068252352 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733068252352 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733068252352 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733068252358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733068252552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733068252606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733068252609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733068253044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733068253045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733068253066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733068253189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733068253189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733068253266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733068253266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733068253267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733068253284 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733068253297 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733068253311 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733068253312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/output_files/Sistema_Elevador.fit.smsg " "Generated suppressed messages file /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/output_files/Sistema_Elevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733068253357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068253378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:50:53 2024 " "Processing ended: Sun Dec  1 12:50:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068253378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068253378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068253378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733068253378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733068255204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068255205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:50:54 2024 " "Processing started: Sun Dec  1 12:50:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068255205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733068255205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733068255205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733068255476 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733068255509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733068255514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068255637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:50:55 2024 " "Processing ended: Sun Dec  1 12:50:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068255637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068255637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068255637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733068255637 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733068255828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733068257208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068257209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:50:56 2024 " "Processing started: Sun Dec  1 12:50:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068257209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733068257209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sistema_Elevador -c Sistema_Elevador " "Command: quartus_sta Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733068257209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733068257279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733068257404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733068257404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733068257636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733068257703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sistema_Elevador.sdc " "Synopsys Design Constraints File file not found: 'Sistema_Elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733068257736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk22\|q divisor_frequencia:df\|FF_jk:FF_jk22\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk22\|q divisor_frequencia:df\|FF_jk:FF_jk22\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk10\|q divisor_frequencia:df\|FF_jk:FF_jk10\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk10\|q divisor_frequencia:df\|FF_jk:FF_jk10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk9\|q divisor_frequencia:df\|FF_jk:FF_jk9\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk9\|q divisor_frequencia:df\|FF_jk:FF_jk9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk21\|q divisor_frequencia:df\|FF_jk:FF_jk21\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk21\|q divisor_frequencia:df\|FF_jk:FF_jk21\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk20\|q divisor_frequencia:df\|FF_jk:FF_jk20\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk20\|q divisor_frequencia:df\|FF_jk:FF_jk20\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk8\|q divisor_frequencia:df\|FF_jk:FF_jk8\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk8\|q divisor_frequencia:df\|FF_jk:FF_jk8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk19\|q divisor_frequencia:df\|FF_jk:FF_jk19\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk19\|q divisor_frequencia:df\|FF_jk:FF_jk19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk7\|q divisor_frequencia:df\|FF_jk:FF_jk7\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk7\|q divisor_frequencia:df\|FF_jk:FF_jk7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk18\|q divisor_frequencia:df\|FF_jk:FF_jk18\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk18\|q divisor_frequencia:df\|FF_jk:FF_jk18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk6\|q divisor_frequencia:df\|FF_jk:FF_jk6\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk6\|q divisor_frequencia:df\|FF_jk:FF_jk6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk17\|q divisor_frequencia:df\|FF_jk:FF_jk17\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk17\|q divisor_frequencia:df\|FF_jk:FF_jk17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk5\|q divisor_frequencia:df\|FF_jk:FF_jk5\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk5\|q divisor_frequencia:df\|FF_jk:FF_jk5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk16\|q divisor_frequencia:df\|FF_jk:FF_jk16\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk16\|q divisor_frequencia:df\|FF_jk:FF_jk16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk4\|q divisor_frequencia:df\|FF_jk:FF_jk4\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk4\|q divisor_frequencia:df\|FF_jk:FF_jk4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk15\|q divisor_frequencia:df\|FF_jk:FF_jk15\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk15\|q divisor_frequencia:df\|FF_jk:FF_jk15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk3\|q divisor_frequencia:df\|FF_jk:FF_jk3\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk3\|q divisor_frequencia:df\|FF_jk:FF_jk3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk14\|q divisor_frequencia:df\|FF_jk:FF_jk14\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk14\|q divisor_frequencia:df\|FF_jk:FF_jk14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk2\|q divisor_frequencia:df\|FF_jk:FF_jk2\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk2\|q divisor_frequencia:df\|FF_jk:FF_jk2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk13\|q divisor_frequencia:df\|FF_jk:FF_jk13\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk13\|q divisor_frequencia:df\|FF_jk:FF_jk13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk1\|q divisor_frequencia:df\|FF_jk:FF_jk1\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk1\|q divisor_frequencia:df\|FF_jk:FF_jk1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk12\|q divisor_frequencia:df\|FF_jk:FF_jk12\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk12\|q divisor_frequencia:df\|FF_jk:FF_jk12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_in clock_in " "create_clock -period 1.000 -name clock_in clock_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk11\|q divisor_frequencia:df\|FF_jk:FF_jk11\|q " "create_clock -period 1.000 -name divisor_frequencia:df\|FF_jk:FF_jk11\|q divisor_frequencia:df\|FF_jk:FF_jk11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733068257740 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068257740 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733068257745 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733068257755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733068257758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.925 " "Worst-case setup slack is -1.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925              -3.842 divisor_frequencia:df\|FF_jk:FF_jk22\|q  " "   -1.925              -3.842 divisor_frequencia:df\|FF_jk:FF_jk22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q  " "    0.210               0.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q  " "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q  " "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q  " "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q  " "    0.466               0.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q  " "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q  " "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q  " "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q  " "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q  " "    0.467               0.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q  " "    0.560               0.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q  " "    0.808               0.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q  " "    0.808               0.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q  " "    0.819               0.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q  " "    0.819               0.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q  " "    0.842               0.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q  " "    0.904               0.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q  " "    1.089               0.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q  " "    1.111               0.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q  " "    1.192               0.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q  " "    1.323               0.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clock_in  " "    1.666               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 clock_in  " "   -1.720              -1.720 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377              -1.377 divisor_frequencia:df\|FF_jk:FF_jk19\|q  " "   -1.377              -1.377 divisor_frequencia:df\|FF_jk:FF_jk19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246              -1.246 divisor_frequencia:df\|FF_jk:FF_jk3\|q  " "   -1.246              -1.246 divisor_frequencia:df\|FF_jk:FF_jk3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165              -1.165 divisor_frequencia:df\|FF_jk:FF_jk1\|q  " "   -1.165              -1.165 divisor_frequencia:df\|FF_jk:FF_jk1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -1.143 divisor_frequencia:df\|FF_jk:FF_jk9\|q  " "   -1.143              -1.143 divisor_frequencia:df\|FF_jk:FF_jk9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -0.958 divisor_frequencia:df\|FF_jk:FF_jk11\|q  " "   -0.958              -0.958 divisor_frequencia:df\|FF_jk:FF_jk11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 divisor_frequencia:df\|FF_jk:FF_jk21\|q  " "   -0.896              -0.896 divisor_frequencia:df\|FF_jk:FF_jk21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor_frequencia:df\|FF_jk:FF_jk13\|q  " "   -0.873              -0.873 divisor_frequencia:df\|FF_jk:FF_jk13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor_frequencia:df\|FF_jk:FF_jk15\|q  " "   -0.873              -0.873 divisor_frequencia:df\|FF_jk:FF_jk15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisor_frequencia:df\|FF_jk:FF_jk5\|q  " "   -0.862              -0.862 divisor_frequencia:df\|FF_jk:FF_jk5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisor_frequencia:df\|FF_jk:FF_jk7\|q  " "   -0.862              -0.862 divisor_frequencia:df\|FF_jk:FF_jk7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 divisor_frequencia:df\|FF_jk:FF_jk17\|q  " "   -0.614              -0.614 divisor_frequencia:df\|FF_jk:FF_jk17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk12\|q  " "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk14\|q  " "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk16\|q  " "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk6\|q  " "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk8\|q  " "   -0.521              -0.521 divisor_frequencia:df\|FF_jk:FF_jk8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk10\|q  " "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk20\|q  " "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk2\|q  " "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk4\|q  " "   -0.520              -0.520 divisor_frequencia:df\|FF_jk:FF_jk4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.264 divisor_frequencia:df\|FF_jk:FF_jk18\|q  " "   -0.264              -0.264 divisor_frequencia:df\|FF_jk:FF_jk18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661               0.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q  " "    1.661               0.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733068257764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733068257765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_in  " "   -2.289              -2.289 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q  " "    0.234               0.000 divisor_frequencia:df\|FF_jk:FF_jk9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068257766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068257766 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733068257874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733068257889 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733068257889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068257920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:50:57 2024 " "Processing ended: Sun Dec  1 12:50:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068257920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068257920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068257920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733068257920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733068259678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068259679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:50:59 2024 " "Processing started: Sun Dec  1 12:50:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068259679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733068259679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sistema_Elevador -c Sistema_Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733068259679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733068260035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Elevador.vo /home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/modelsim/ simulation " "Generated file Sistema_Elevador.vo in folder \"/home/lucas/codigos/uefs/mi circuitos digitais/sistema-elevador-main/sistema elevador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733068260063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068260085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:51:00 2024 " "Processing ended: Sun Dec  1 12:51:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068260085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068260085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068260085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733068260085 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733068260264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733068308859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068308860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 12:51:48 2024 " "Processing started: Sun Dec  1 12:51:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068308860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733068308860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Sistema_Elevador -c Sistema_Elevador --netlist_type=sgate " "Command: quartus_npp Sistema_Elevador -c Sistema_Elevador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733068308860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1733068308975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068309021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 12:51:49 2024 " "Processing ended: Sun Dec  1 12:51:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068309021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068309021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068309021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733068309021 ""}
