Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013167    0.048590    0.186244    0.306438 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048590    0.000025    0.306463 v _214_/A (sg13g2_xnor2_1)
     1    0.002434    0.030945    0.065782    0.372245 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030945    0.000007    0.372253 v _300_/D (sg13g2_dfrbpq_1)
                                              0.372253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270194   clock uncertainty
                                  0.000000    0.270194   clock reconvergence pessimism
                                 -0.037199    0.232995   library hold time
                                              0.232995   data required time
---------------------------------------------------------------------------------------------
                                              0.232995   data required time
                                             -0.372253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.139257   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.011890    0.045721    0.183130    0.303330 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045721    0.000005    0.303335 v fanout76/A (sg13g2_buf_8)
     8    0.038048    0.029572    0.089001    0.392336 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029572    0.000274    0.392610 v _192_/A (sg13g2_xnor2_1)
     1    0.001768    0.027566    0.055789    0.448399 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027566    0.000002    0.448401 v _294_/D (sg13g2_dfrbpq_1)
                                              0.448401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270213   clock uncertainty
                                  0.000000    0.270213   clock reconvergence pessimism
                                 -0.036129    0.234085   library hold time
                                              0.234085   data required time
---------------------------------------------------------------------------------------------
                                              0.234085   data required time
                                             -0.448401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214316   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012263    0.060387    0.191318    0.311517 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060387    0.000005    0.311522 ^ fanout76/A (sg13g2_buf_8)
     8    0.038988    0.033322    0.091026    0.402549 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033323    0.000266    0.402814 ^ _128_/A (sg13g2_inv_2)
     5    0.018717    0.036047    0.043559    0.446373 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036047    0.000041    0.446414 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270199   clock uncertainty
                                  0.000000    0.270199   clock reconvergence pessimism
                                 -0.038816    0.231383   library hold time
                                              0.231383   data required time
---------------------------------------------------------------------------------------------
                                              0.231383   data required time
                                             -0.446414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215032   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000176    0.389317 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004373    0.046875    0.093950    0.483267 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046875    0.000020    0.483287 ^ _219_/A (sg13g2_inv_1)
     1    0.002201    0.018845    0.030367    0.513654 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018845    0.000005    0.513659 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270201   clock uncertainty
                                  0.000000    0.270201   clock reconvergence pessimism
                                 -0.033365    0.236837   library hold time
                                              0.236837   data required time
---------------------------------------------------------------------------------------------
                                              0.236837   data required time
                                             -0.513659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276822   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000162    0.389303 v _195_/B (sg13g2_xor2_1)
     2    0.008712    0.044124    0.075853    0.465156 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044124    0.000006    0.465162 v _196_/B (sg13g2_xor2_1)
     1    0.001986    0.025146    0.053022    0.518183 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025146    0.000003    0.518187 v _295_/D (sg13g2_dfrbpq_2)
                                              0.518187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000051    0.120229 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.270229   clock uncertainty
                                  0.000000    0.270229   clock reconvergence pessimism
                                 -0.035394    0.234835   library hold time
                                              0.234835   data required time
---------------------------------------------------------------------------------------------
                                              0.234835   data required time
                                             -0.518187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283351   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000077    0.398879 v _210_/B (sg13g2_xnor2_1)
     1    0.005596    0.047159    0.065267    0.464146 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047159    0.000010    0.464156 v _211_/B (sg13g2_xnor2_1)
     1    0.002300    0.029377    0.056931    0.521087 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029377    0.000006    0.521093 v _299_/D (sg13g2_dfrbpq_2)
                                              0.521093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269789   clock uncertainty
                                  0.000000    0.269789   clock reconvergence pessimism
                                 -0.036855    0.232934   library hold time
                                              0.232934   data required time
---------------------------------------------------------------------------------------------
                                              0.232934   data required time
                                             -0.521093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288159   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000019    0.389160 v _202_/B (sg13g2_xor2_1)
     2    0.009988    0.046299    0.081357    0.470517 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046299    0.000017    0.470533 v _204_/A (sg13g2_xor2_1)
     1    0.001529    0.023745    0.056876    0.527409 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023745    0.000000    0.527409 v _297_/D (sg13g2_dfrbpq_2)
                                              0.527409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269780   clock uncertainty
                                  0.000000    0.269780   clock reconvergence pessimism
                                 -0.035042    0.234738   library hold time
                                              0.234738   data required time
---------------------------------------------------------------------------------------------
                                              0.234738   data required time
                                             -0.527409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292672   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000113    0.376653 v _199_/A (sg13g2_xnor2_1)
     2    0.009970    0.069702    0.089463    0.466116 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.069702    0.000034    0.466149 v _200_/B (sg13g2_xor2_1)
     1    0.002500    0.026202    0.065206    0.531355 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026202    0.000008    0.531363 v _296_/D (sg13g2_dfrbpq_1)
                                              0.531363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269814   clock uncertainty
                                  0.000000    0.269814   clock reconvergence pessimism
                                 -0.035795    0.234019   library hold time
                                              0.234019   data required time
---------------------------------------------------------------------------------------------
                                              0.234019   data required time
                                             -0.531363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297344   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013167    0.048590    0.186244    0.306438 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048590    0.000026    0.306464 v output2/A (sg13g2_buf_2)
     1    0.050792    0.086623    0.141413    0.447877 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086623    0.000150    0.448027 v sign (out)
                                              0.448027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.448027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298027   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302333 v fanout55/A (sg13g2_buf_2)
     5    0.024891    0.050188    0.105366    0.407699 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.050188    0.000115    0.407814 v _206_/B (sg13g2_xnor2_1)
     2    0.009738    0.071096    0.091051    0.498865 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071096    0.000009    0.498874 v _208_/A (sg13g2_xor2_1)
     1    0.001873    0.024887    0.067716    0.566591 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024887    0.000003    0.566593 v _298_/D (sg13g2_dfrbpq_1)
                                              0.566593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269786   clock uncertainty
                                  0.000000    0.269786   clock reconvergence pessimism
                                 -0.035378    0.234407   library hold time
                                              0.234407   data required time
---------------------------------------------------------------------------------------------
                                              0.234407   data required time
                                             -0.566593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332186   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013167    0.048590    0.186244    0.306438 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048590    0.000012    0.306450 v _127_/A (sg13g2_inv_1)
     1    0.005548    0.035122    0.042832    0.349282 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035122    0.000042    0.349324 ^ output3/A (sg13g2_buf_2)
     1    0.050626    0.109644    0.139647    0.488971 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.109644    0.000120    0.489092 ^ signB (out)
                                              0.489092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339092   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000223    0.403695 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003941    0.022181    0.033182    0.436877 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.022181    0.000017    0.436893 v output11/A (sg13g2_buf_2)
     1    0.051930    0.088184    0.129831    0.566725 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088184    0.000347    0.567072 v sine_out[16] (out)
                                              0.567072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.567072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000159    0.403630 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004723    0.027382    0.038583    0.442214 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.027382    0.000029    0.442243 v output12/A (sg13g2_buf_2)
     1    0.051930    0.088220    0.132339    0.574581 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088220    0.000347    0.574928 v sine_out[17] (out)
                                              0.574928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424928   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000100    0.403571 ^ _160_/A (sg13g2_nor2_1)
     1    0.006948    0.032885    0.044709    0.448281 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.032885    0.000075    0.448356 v output14/A (sg13g2_buf_2)
     1    0.052048    0.088439    0.135107    0.583464 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088439    0.000370    0.583834 v sine_out[19] (out)
                                              0.583834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.583834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433834   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000035    0.403506 ^ _281_/A (sg13g2_nor2_1)
     1    0.008088    0.035575    0.047509    0.451016 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.035575    0.000108    0.451124 v output35/A (sg13g2_buf_2)
     1    0.052091    0.088524    0.136447    0.587571 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088524    0.000379    0.587950 v sine_out[8] (out)
                                              0.587950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.587950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437950   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000398    0.400201 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004003    0.039351    0.050409    0.450610 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039351    0.000017    0.450627 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089578    0.138940    0.589567 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089579    0.000502    0.590069 v sine_out[1] (out)
                                              0.590069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.590069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440069   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000051    0.120229 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017921    0.048918    0.196166    0.316395 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048918    0.000012    0.316406 ^ fanout72/A (sg13g2_buf_8)
     7    0.032899    0.030137    0.082944    0.399350 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030139    0.000465    0.399815 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004372    0.045172    0.064803    0.464618 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045172    0.000023    0.464641 v output28/A (sg13g2_buf_2)
     1    0.054071    0.091623    0.143050    0.607691 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091628    0.000757    0.608448 v sine_out[31] (out)
                                              0.608448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.608448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458448   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030748    0.000594    0.426907 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.033318    0.053524    0.480431 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033318    0.000007    0.480438 v output5/A (sg13g2_buf_2)
     1    0.051974    0.088327    0.135242    0.615680 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088328    0.000356    0.616036 v sine_out[10] (out)
                                              0.616036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466036   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030747    0.000458    0.426771 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003523    0.033515    0.054925    0.481696 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033515    0.000011    0.481707 v output6/A (sg13g2_buf_2)
     1    0.052328    0.088873    0.135692    0.617400 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088874    0.000422    0.617821 v sine_out[11] (out)
                                              0.617821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.617821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467821   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030748    0.000630    0.426943 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004065    0.034867    0.057264    0.484207 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.034867    0.000018    0.484225 v output8/A (sg13g2_buf_2)
     1    0.052060    0.088471    0.136075    0.620300 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088472    0.000373    0.620673 v sine_out[13] (out)
                                              0.620673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470673   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030746    0.000350    0.426662 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005538    0.038595    0.063622    0.490285 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.038595    0.000045    0.490330 v output36/A (sg13g2_buf_2)
     1    0.052048    0.088478    0.137860    0.628189 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088478    0.000370    0.628560 v sine_out[9] (out)
                                              0.628560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000129    0.477071 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003718    0.020446    0.030727    0.507798 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020446    0.000013    0.507811 v output16/A (sg13g2_buf_2)
     1    0.052060    0.088372    0.129124    0.636935 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088372    0.000373    0.637308 v sine_out[20] (out)
                                              0.637308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.637308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487308   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000083    0.477025 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004145    0.021592    0.031770    0.508795 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.021592    0.000019    0.508815 v output17/A (sg13g2_buf_2)
     1    0.052104    0.088447    0.129719    0.638534 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088447    0.000382    0.638915 v sine_out[21] (out)
                                              0.638915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488915   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000082    0.477024 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004145    0.021592    0.031770    0.508794 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.021592    0.000019    0.508813 v output18/A (sg13g2_buf_2)
     1    0.052147    0.088513    0.129762    0.638575 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088514    0.000390    0.638965 v sine_out[22] (out)
                                              0.638965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488965   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000046    0.476987 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004455    0.022430    0.032525    0.509513 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022430    0.000025    0.509537 v output13/A (sg13g2_buf_2)
     1    0.051974    0.088252    0.129994    0.639532 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088253    0.000356    0.639888 v sine_out[18] (out)
                                              0.639888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.639888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489888   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000182    0.477124 ^ _167_/A (sg13g2_nor2_1)
     1    0.004661    0.026167    0.036774    0.513898 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026167    0.000028    0.513926 v output19/A (sg13g2_buf_2)
     1    0.052221    0.088659    0.132041    0.645967 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088660    0.000405    0.646372 v sine_out[23] (out)
                                              0.646372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496372   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000007    0.443779 v _284_/A (sg13g2_and2_1)
     1    0.004521    0.024664    0.072482    0.516261 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.024664    0.000025    0.516286 v output7/A (sg13g2_buf_2)
     1    0.052104    0.088468    0.131200    0.647486 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088468    0.000382    0.647868 v sine_out[12] (out)
                                              0.647868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.647868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000153    0.476523 v _175_/A (sg13g2_nand2_1)
     1    0.005017    0.030526    0.036359    0.512881 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030526    0.000034    0.512915 ^ output22/A (sg13g2_buf_2)
     1    0.052655    0.113750    0.139977    0.652892 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113750    0.000492    0.653384 ^ sine_out[26] (out)
                                              0.653384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503384   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000007    0.441333 v _147_/A (sg13g2_nand2_1)
     2    0.006826    0.039926    0.043840    0.485174 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039926    0.000012    0.485186 ^ _275_/B (sg13g2_nor2_1)
     1    0.004851    0.025729    0.037810    0.522996 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025729    0.000030    0.523026 v output30/A (sg13g2_buf_2)
     1    0.052060    0.088408    0.131670    0.654696 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088409    0.000373    0.655069 v sine_out[3] (out)
                                              0.655069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505069   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000183    0.476552 v _170_/A (sg13g2_nand2_1)
     1    0.005447    0.032131    0.037625    0.514177 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.032131    0.000042    0.514219 ^ output20/A (sg13g2_buf_2)
     1    0.052568    0.113579    0.140659    0.654879 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113579    0.000474    0.655353 ^ sine_out[24] (out)
                                              0.655353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505353   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000004    0.487955 ^ _278_/A (sg13g2_nor2_1)
     1    0.002704    0.023562    0.036357    0.524312 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023562    0.000001    0.524313 v output33/A (sg13g2_buf_2)
     1    0.052359    0.088852    0.130925    0.655238 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088853    0.000428    0.655666 v sine_out[6] (out)
                                              0.655666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505666   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000192    0.476561 v _172_/A (sg13g2_nand2_1)
     1    0.005541    0.032483    0.037901    0.514462 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032483    0.000045    0.514507 ^ output21/A (sg13g2_buf_2)
     1    0.052611    0.113668    0.140888    0.655395 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113669    0.000483    0.655878 ^ sine_out[25] (out)
                                              0.655878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505878   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000008    0.487958 ^ _279_/A (sg13g2_nor2_1)
     1    0.003759    0.026050    0.039031    0.526989 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026050    0.000014    0.527003 v output34/A (sg13g2_buf_2)
     1    0.052104    0.088477    0.131868    0.658871 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088478    0.000382    0.659252 v sine_out[7] (out)
                                              0.659252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509252   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000014    0.487965 ^ _277_/A (sg13g2_nor2_1)
     1    0.003881    0.026372    0.039338    0.527303 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026372    0.000015    0.527318 v output32/A (sg13g2_buf_2)
     1    0.052005    0.088327    0.131925    0.659243 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088328    0.000362    0.659605 v sine_out[5] (out)
                                              0.659605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509605   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000018    0.487969 ^ _276_/A (sg13g2_nor2_1)
     1    0.004465    0.027924    0.040817    0.528786 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027924    0.000024    0.528811 v output31/A (sg13g2_buf_2)
     1    0.052048    0.088405    0.132716    0.661527 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088405    0.000370    0.661898 v sine_out[4] (out)
                                              0.661898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.661898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511898   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000004    0.441330 v _144_/B (sg13g2_nand2_1)
     2    0.006619    0.041079    0.047497    0.488827 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041079    0.000011    0.488838 ^ _212_/B (sg13g2_nor2_1)
     2    0.009233    0.038545    0.049713    0.538551 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.038545    0.000009    0.538560 v output26/A (sg13g2_buf_2)
     1    0.052328    0.088907    0.138117    0.676677 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088908    0.000422    0.677098 v sine_out[2] (out)
                                              0.677098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527098   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029101    0.000219    0.400022 ^ _255_/A (sg13g2_nor4_1)
     1    0.003484    0.031870    0.040383    0.440405 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031870    0.000006    0.440411 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006899    0.080304    0.079473    0.519884 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080304    0.000075    0.519960 ^ output4/A (sg13g2_buf_2)
     1    0.052892    0.114393    0.164861    0.684820 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114394    0.000535    0.685355 ^ sine_out[0] (out)
                                              0.685355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535355   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000032    0.398833 v fanout57/A (sg13g2_buf_1)
     4    0.016658    0.059860    0.095952    0.494785 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059860    0.000235    0.495020 v _176_/B1 (sg13g2_o21ai_1)
     1    0.003879    0.037552    0.050098    0.545118 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.037552    0.000014    0.545133 ^ output23/A (sg13g2_buf_2)
     1    0.053140    0.114757    0.144071    0.689204 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.114758    0.000578    0.689782 ^ sine_out[27] (out)
                                              0.689782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539782   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000032    0.398833 v fanout57/A (sg13g2_buf_1)
     4    0.016658    0.059860    0.095952    0.494785 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059860    0.000150    0.494935 v _180_/A (sg13g2_nand2_1)
     1    0.005645    0.039598    0.049481    0.544417 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039598    0.000045    0.544462 ^ output24/A (sg13g2_buf_2)
     1    0.053183    0.114852    0.145136    0.689598 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114853    0.000587    0.690185 ^ sine_out[28] (out)
                                              0.690185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540185   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000004    0.441330 v _144_/B (sg13g2_nand2_1)
     2    0.006619    0.041079    0.047497    0.488827 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041079    0.000010    0.488837 ^ _145_/B (sg13g2_nand2_1)
     1    0.005552    0.043903    0.061781    0.550618 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043903    0.000045    0.550663 v output9/A (sg13g2_buf_2)
     1    0.052017    0.088467    0.140388    0.691051 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088467    0.000364    0.691415 v sine_out[14] (out)
                                              0.691415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541415   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000007    0.441333 v _147_/A (sg13g2_nand2_1)
     2    0.006826    0.039926    0.043840    0.485174 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039926    0.000008    0.485181 ^ _149_/B (sg13g2_nand2_1)
     1    0.006554    0.049072    0.065688    0.550869 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.049072    0.000067    0.550936 v output10/A (sg13g2_buf_2)
     1    0.051974    0.088436    0.142836    0.693772 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088436    0.000356    0.694127 v sine_out[15] (out)
                                              0.694127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544127   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000170    0.499962 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002743    0.037465    0.057214    0.557176 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037465    0.000002    0.557178 v output29/A (sg13g2_buf_2)
     1    0.054106    0.091629    0.139356    0.696534 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091634    0.000783    0.697317 v sine_out[32] (out)
                                              0.697317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547317   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000106    0.499898 ^ _183_/A (sg13g2_and2_1)
     2    0.006691    0.040983    0.087873    0.587772 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040983    0.000011    0.587783 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003588    0.027951    0.063190    0.650972 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.027951    0.000011    0.650984 v output25/A (sg13g2_buf_2)
     1    0.053507    0.090643    0.134185    0.785169 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090646    0.000648    0.785817 v sine_out[29] (out)
                                              0.785817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635817   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000106    0.499898 ^ _183_/A (sg13g2_and2_1)
     2    0.006691    0.040983    0.087873    0.587772 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040983    0.000013    0.587785 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005416    0.032692    0.067255    0.655040 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.032692    0.000042    0.655082 v output27/A (sg13g2_buf_2)
     1    0.053893    0.091265    0.136860    0.791942 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.091269    0.000715    0.792657 v sine_out[30] (out)
                                              0.792657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.792657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642657   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000038    0.647287 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007642    0.085716    0.133833    0.781120 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085716    0.000016    0.781136 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003602    0.081388    0.102756    0.883892 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.081388    0.000012    0.883905 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033855    0.131408    1.015312 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033855    0.000001    1.015313 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006811    0.080978    0.079266    1.094580 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080978    0.000074    1.094654 v output4/A (sg13g2_buf_2)
     1    0.052892    0.090062    0.159130    1.253784 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090064    0.000535    1.254318 v sine_out[0] (out)
                                              1.254318   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.254318   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000038    0.647287 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007642    0.085716    0.133833    0.781120 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085716    0.000013    0.781133 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003816    0.079144    0.111502    0.892636 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079144    0.000010    0.892646 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003755    0.052661    0.074998    0.967644 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.052661    0.000009    0.967653 v _273_/A (sg13g2_nor2_1)
     1    0.003425    0.054237    0.066812    1.034465 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.054237    0.000003    1.034468 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004003    0.055854    0.064267    1.098735 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.055854    0.000017    1.098752 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089690    0.146895    1.245647 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089691    0.000502    1.246149 v sine_out[1] (out)
                                              1.246149   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.246149   data arrival time
---------------------------------------------------------------------------------------------
                                              2.603851   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000004    0.711643 ^ _144_/B (sg13g2_nand2_1)
     2    0.006235    0.062414    0.079989    0.791632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062414    0.000010    0.791642 v _212_/B (sg13g2_nor2_1)
     2    0.009563    0.099334    0.101572    0.893215 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.099334    0.000009    0.893224 ^ output26/A (sg13g2_buf_2)
     1    0.052328    0.113335    0.173099    1.066323 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.113335    0.000422    1.066744 ^ sine_out[2] (out)
                                              1.066744   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.066744   data arrival time
---------------------------------------------------------------------------------------------
                                              2.783256   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000154    0.454303 v _125_/A (sg13g2_inv_2)
     3    0.018335    0.044327    0.045816    0.500119 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044327    0.000022    0.500141 ^ fanout53/A (sg13g2_buf_8)
     8    0.031566    0.029389    0.080347    0.580488 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029390    0.000062    0.580550 ^ _161_/A (sg13g2_nand2_1)
     3    0.010312    0.073032    0.073447    0.653997 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.073032    0.000009    0.654006 v _177_/B (sg13g2_nand2_1)
     3    0.009614    0.061375    0.073662    0.727668 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061375    0.000006    0.727674 ^ _179_/A (sg13g2_nand2_1)
     2    0.006976    0.056458    0.070439    0.798113 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056458    0.000025    0.798138 v _281_/B (sg13g2_nor2_1)
     1    0.008175    0.087857    0.090860    0.888998 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.087857    0.000110    0.889108 ^ output35/A (sg13g2_buf_2)
     1    0.052091    0.112795    0.167569    1.056677 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112795    0.000379    1.057056 ^ sine_out[8] (out)
                                              1.057056   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.057056   data arrival time
---------------------------------------------------------------------------------------------
                                              2.792944   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000433    0.379433 v fanout74/A (sg13g2_buf_1)
     4    0.014879    0.054401    0.090821    0.470254 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.054401    0.000028    0.470281 v _141_/A (sg13g2_or2_1)
     3    0.011624    0.051973    0.137011    0.607293 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051973    0.000017    0.607310 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009623    0.128418    0.132860    0.740170 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.128418    0.000040    0.740210 ^ _174_/B (sg13g2_nand2_1)
     1    0.007452    0.063543    0.097891    0.838102 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.063543    0.000086    0.838188 v _175_/B (sg13g2_nand2_1)
     1    0.005017    0.041292    0.054550    0.892738 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041292    0.000034    0.892771 ^ output22/A (sg13g2_buf_2)
     1    0.052655    0.113785    0.145293    1.038064 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113786    0.000492    1.038556 ^ sine_out[26] (out)
                                              1.038556   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.038556   data arrival time
---------------------------------------------------------------------------------------------
                                              2.811444   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000053    0.647302 ^ _185_/B (sg13g2_nor2_2)
     5    0.020147    0.080560    0.111175    0.758477 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080560    0.000116    0.758593 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005504    0.074775    0.104558    0.863152 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.074775    0.000043    0.863194 ^ output27/A (sg13g2_buf_2)
     1    0.053893    0.116402    0.163418    1.026612 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116404    0.000716    1.027328 ^ sine_out[30] (out)
                                              1.027328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.027328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.822672   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000007    0.711646 ^ _147_/A (sg13g2_nand2_1)
     2    0.006443    0.071017    0.076005    0.787651 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.071017    0.000012    0.787663 v _275_/B (sg13g2_nor2_1)
     1    0.004938    0.066241    0.075559    0.863221 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.066241    0.000031    0.863252 ^ output30/A (sg13g2_buf_2)
     1    0.052060    0.112660    0.156857    1.020108 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.112660    0.000373    1.020481 ^ sine_out[3] (out)
                                              1.020481   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.020481   data arrival time
---------------------------------------------------------------------------------------------
                                              2.829519   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000053    0.647302 ^ _185_/B (sg13g2_nor2_2)
     5    0.020147    0.080560    0.111175    0.758477 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080560    0.000114    0.758591 v _189_/A2 (sg13g2_o21ai_1)
     1    0.002830    0.073605    0.095151    0.853742 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.073605    0.000002    0.853744 ^ output29/A (sg13g2_buf_2)
     1    0.054106    0.116833    0.163095    1.016839 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.116836    0.000783    1.017622 ^ sine_out[32] (out)
                                              1.017622   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832378   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000445    0.386728 ^ fanout74/A (sg13g2_buf_1)
     4    0.015374    0.070452    0.097035    0.483763 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.070452    0.000100    0.483863 ^ _137_/B (sg13g2_nand3_1)
     5    0.016598    0.159750    0.168727    0.652590 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.159750    0.000010    0.652601 v _138_/B (sg13g2_nor2_1)
     2    0.008539    0.106078    0.122870    0.775471 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106078    0.000052    0.775523 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004065    0.052150    0.089163    0.864686 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052150    0.000018    0.864704 v output8/A (sg13g2_buf_2)
     1    0.052060    0.088590    0.144406    1.009110 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088591    0.000373    1.009483 v sine_out[13] (out)
                                              1.009483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840517   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000154    0.454303 v _125_/A (sg13g2_inv_2)
     3    0.018335    0.044327    0.045816    0.500119 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044327    0.000022    0.500141 ^ fanout53/A (sg13g2_buf_8)
     8    0.031566    0.029389    0.080347    0.580488 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029390    0.000062    0.580550 ^ _161_/A (sg13g2_nand2_1)
     3    0.010312    0.073032    0.073447    0.653997 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.073032    0.000009    0.654006 v _177_/B (sg13g2_nand2_1)
     3    0.009614    0.061375    0.073662    0.727668 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061375    0.000006    0.727674 ^ _179_/A (sg13g2_nand2_1)
     2    0.006976    0.056458    0.070439    0.798113 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056458    0.000027    0.798140 v _180_/B (sg13g2_nand2_1)
     1    0.005645    0.042122    0.053947    0.852087 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.042122    0.000045    0.852132 ^ output24/A (sg13g2_buf_2)
     1    0.053183    0.114860    0.146382    0.998515 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114861    0.000587    0.999102 ^ sine_out[28] (out)
                                              0.999102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.999102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.850898   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000007    0.711646 ^ _147_/A (sg13g2_nand2_1)
     2    0.006443    0.071017    0.076005    0.787651 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.071017    0.000007    0.787658 v _149_/B (sg13g2_nand2_1)
     1    0.006641    0.048291    0.062785    0.850443 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.048291    0.000068    0.850511 ^ output10/A (sg13g2_buf_2)
     1    0.051974    0.112424    0.147883    0.998394 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112424    0.000356    0.998750 ^ sine_out[15] (out)
                                              0.998750   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.998750   data arrival time
---------------------------------------------------------------------------------------------
                                              2.851250   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000200    0.618236 v _168_/B (sg13g2_nor2_1)
     2    0.007830    0.094517    0.102519    0.720756 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.094517    0.000017    0.720773 ^ _171_/B (sg13g2_nand2_1)
     1    0.003685    0.065544    0.071625    0.792398 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.065544    0.000010    0.792407 v _172_/B (sg13g2_nand2_1)
     1    0.005541    0.043489    0.057028    0.849436 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043489    0.000045    0.849480 ^ output21/A (sg13g2_buf_2)
     1    0.052611    0.113704    0.146323    0.995803 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113705    0.000483    0.996286 ^ sine_out[25] (out)
                                              0.996286   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.996286   data arrival time
---------------------------------------------------------------------------------------------
                                              2.853714   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000004    0.711643 ^ _144_/B (sg13g2_nand2_1)
     2    0.006235    0.062414    0.079989    0.791632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062414    0.000010    0.791642 v _145_/B (sg13g2_nand2_1)
     1    0.005639    0.044587    0.056173    0.847814 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044587    0.000046    0.847860 ^ output9/A (sg13g2_buf_2)
     1    0.052017    0.112500    0.146109    0.993969 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112500    0.000364    0.994334 ^ sine_out[14] (out)
                                              0.994334   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994334   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855666   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000200    0.618236 v _168_/B (sg13g2_nor2_1)
     2    0.007830    0.094517    0.102519    0.720756 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.094517    0.000017    0.720772 ^ _169_/B (sg13g2_nand2_1)
     1    0.004147    0.050447    0.073790    0.794562 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.050447    0.000017    0.794579 v _170_/B (sg13g2_nand2_1)
     1    0.005447    0.040282    0.051060    0.845639 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.040282    0.000042    0.845681 ^ output20/A (sg13g2_buf_2)
     1    0.052568    0.113606    0.144684    0.990365 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113606    0.000474    0.990839 ^ sine_out[24] (out)
                                              0.990839   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.990839   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859161   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000053    0.647302 ^ _185_/B (sg13g2_nor2_2)
     5    0.020147    0.080560    0.111175    0.758477 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.080560    0.000027    0.758504 v _278_/B (sg13g2_nor2_1)
     1    0.002791    0.054084    0.064996    0.823500 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.054084    0.000001    0.823501 ^ output33/A (sg13g2_buf_2)
     1    0.052359    0.113227    0.151237    0.974738 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113227    0.000428    0.975166 ^ sine_out[6] (out)
                                              0.975166   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.975166   data arrival time
---------------------------------------------------------------------------------------------
                                              2.874834   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000445    0.386728 ^ fanout74/A (sg13g2_buf_1)
     4    0.015374    0.070452    0.097035    0.483763 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.070452    0.000100    0.483863 ^ _137_/B (sg13g2_nand3_1)
     5    0.016598    0.159750    0.168727    0.652590 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.159750    0.000010    0.652600 v _156_/B (sg13g2_nand2b_1)
     2    0.008651    0.072449    0.097240    0.749840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.072449    0.000048    0.749888 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004455    0.050342    0.079089    0.828977 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050342    0.000025    0.829002 v output13/A (sg13g2_buf_2)
     1    0.051974    0.088444    0.143448    0.972450 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088445    0.000356    0.972806 v sine_out[18] (out)
                                              0.972806   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.972806   data arrival time
---------------------------------------------------------------------------------------------
                                              2.877194   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000429    0.386713 ^ fanout73/A (sg13g2_buf_8)
     8    0.035820    0.030675    0.075392    0.462105 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030675    0.000166    0.462271 ^ _132_/A (sg13g2_nand2_2)
     4    0.014739    0.055417    0.062145    0.524416 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055417    0.000052    0.524469 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016531    0.192583    0.183839    0.708308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192583    0.000077    0.708385 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004145    0.063763    0.111407    0.819792 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063763    0.000019    0.819812 v output17/A (sg13g2_buf_2)
     1    0.052104    0.088736    0.150046    0.969858 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088737    0.000382    0.970240 v sine_out[21] (out)
                                              0.970240   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.970240   data arrival time
---------------------------------------------------------------------------------------------
                                              2.879761   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000429    0.386713 ^ fanout73/A (sg13g2_buf_8)
     8    0.035820    0.030675    0.075392    0.462105 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030675    0.000166    0.462271 ^ _132_/A (sg13g2_nand2_2)
     4    0.014739    0.055417    0.062145    0.524416 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055417    0.000052    0.524469 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016531    0.192583    0.183839    0.708308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192583    0.000074    0.708382 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003588    0.071142    0.104945    0.813327 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.071142    0.000011    0.813339 v output25/A (sg13g2_buf_2)
     1    0.053507    0.090935    0.155006    0.968345 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090939    0.000648    0.968993 v sine_out[29] (out)
                                              0.968993   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.968993   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881007   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000445    0.386728 ^ fanout74/A (sg13g2_buf_1)
     4    0.015374    0.070452    0.097035    0.483763 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.070452    0.000100    0.483863 ^ _137_/B (sg13g2_nand3_1)
     5    0.016598    0.159750    0.168727    0.652590 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.159750    0.000010    0.652601 v _138_/B (sg13g2_nor2_1)
     2    0.008539    0.106078    0.122870    0.775471 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106078    0.000060    0.775531 ^ _279_/B (sg13g2_nor2_1)
     1    0.003759    0.035033    0.054364    0.829895 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035033    0.000014    0.829908 v output34/A (sg13g2_buf_2)
     1    0.052104    0.088539    0.136198    0.966107 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088540    0.000382    0.966488 v sine_out[7] (out)
                                              0.966488   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.966488   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883512   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000429    0.386713 ^ fanout73/A (sg13g2_buf_8)
     8    0.035820    0.030675    0.075392    0.462105 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030675    0.000166    0.462271 ^ _132_/A (sg13g2_nand2_2)
     4    0.014739    0.055417    0.062145    0.524416 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055417    0.000052    0.524469 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016531    0.192583    0.183839    0.708308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192583    0.000015    0.708323 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.060046    0.106349    0.814673 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060046    0.000007    0.814679 v output5/A (sg13g2_buf_2)
     1    0.051974    0.088511    0.148126    0.962805 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088511    0.000356    0.963161 v sine_out[10] (out)
                                              0.963161   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.963161   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886839   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000191    0.459021 v _140_/A (sg13g2_nor2_2)
     5    0.022389    0.107421    0.106837    0.565857 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.107421    0.000078    0.565935 ^ _152_/B (sg13g2_nor2_2)
     4    0.016001    0.049742    0.073894    0.639829 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.049742    0.000073    0.639902 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004811    0.127638    0.140446    0.780348 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.127638    0.000030    0.780378 ^ output12/A (sg13g2_buf_2)
     1    0.051930    0.112848    0.181995    0.962373 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112848    0.000347    0.962720 ^ sine_out[17] (out)
                                              0.962720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.962720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.887280   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000445    0.386728 ^ fanout74/A (sg13g2_buf_1)
     4    0.015374    0.070452    0.097035    0.483763 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.070452    0.000100    0.483863 ^ _137_/B (sg13g2_nand3_1)
     5    0.016598    0.159750    0.168727    0.652590 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.159750    0.000010    0.652600 v _156_/B (sg13g2_nand2b_1)
     2    0.008651    0.072449    0.097240    0.749840 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.072449    0.000051    0.749891 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003791    0.043910    0.068137    0.818028 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043910    0.000014    0.818042 v output23/A (sg13g2_buf_2)
     1    0.053140    0.090189    0.141511    0.959554 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090191    0.000578    0.960132 v sine_out[27] (out)
                                              0.960132   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.960132   data arrival time
---------------------------------------------------------------------------------------------
                                              2.889868   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006100    0.028081    0.168716    0.288502 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028081    0.000023    0.288524 v fanout61/A (sg13g2_buf_1)
     4    0.025361    0.084637    0.116144    0.404669 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.084638    0.000504    0.405173 v fanout60/A (sg13g2_buf_8)
     8    0.027685    0.027469    0.104027    0.509200 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027469    0.000051    0.509251 v _131_/A (sg13g2_or2_1)
     6    0.022292    0.085423    0.157549    0.666801 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085423    0.000120    0.666921 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005626    0.080534    0.096574    0.763495 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.080534    0.000046    0.763541 ^ output36/A (sg13g2_buf_2)
     1    0.052048    0.112683    0.163898    0.927439 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112683    0.000370    0.927809 ^ sine_out[9] (out)
                                              0.927809   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.927809   data arrival time
---------------------------------------------------------------------------------------------
                                              2.922191   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000429    0.386713 ^ fanout73/A (sg13g2_buf_8)
     8    0.035820    0.030675    0.075392    0.462105 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030675    0.000166    0.462271 ^ _132_/A (sg13g2_nand2_2)
     4    0.014739    0.055417    0.062145    0.524416 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055417    0.000052    0.524469 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016531    0.192583    0.183839    0.708308 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192583    0.000014    0.708322 ^ _276_/B (sg13g2_nor2_1)
     1    0.004465    0.050426    0.072344    0.780666 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050426    0.000024    0.780691 v output31/A (sg13g2_buf_2)
     1    0.052048    0.088559    0.143563    0.924253 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088560    0.000370    0.924624 v sine_out[4] (out)
                                              0.924624   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.924624   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925376   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182518    0.302732 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302749 ^ fanout75/A (sg13g2_buf_8)
     6    0.034435    0.030817    0.083534    0.386283 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030819    0.000445    0.386728 ^ fanout74/A (sg13g2_buf_1)
     4    0.015374    0.070452    0.097035    0.483763 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.070452    0.000100    0.483863 ^ _137_/B (sg13g2_nand3_1)
     5    0.016598    0.159750    0.168727    0.652590 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.159750    0.000008    0.652598 v _166_/A (sg13g2_nor2_1)
     1    0.003371    0.062524    0.091989    0.744588 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.062524    0.000004    0.744592 ^ _167_/B (sg13g2_nor2_1)
     1    0.004661    0.029407    0.044647    0.789239 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029407    0.000028    0.789267 v output19/A (sg13g2_buf_2)
     1    0.052221    0.088681    0.133603    0.922870 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088682    0.000405    0.923275 v sine_out[23] (out)
                                              0.923275   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.923275   data arrival time
---------------------------------------------------------------------------------------------
                                              2.926725   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006100    0.028081    0.168716    0.288502 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028081    0.000023    0.288524 v fanout61/A (sg13g2_buf_1)
     4    0.025361    0.084637    0.116144    0.404669 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.084638    0.000504    0.405173 v fanout60/A (sg13g2_buf_8)
     8    0.027685    0.027469    0.104027    0.509200 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027469    0.000051    0.509251 v _131_/A (sg13g2_or2_1)
     6    0.022292    0.085423    0.157549    0.666801 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085423    0.000106    0.666906 v _283_/B1 (sg13g2_a21oi_1)
     1    0.003610    0.067560    0.083947    0.750853 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067560    0.000011    0.750864 ^ output6/A (sg13g2_buf_2)
     1    0.052328    0.113208    0.157852    0.908716 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113208    0.000422    0.909137 ^ sine_out[11] (out)
                                              0.909137   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.909137   data arrival time
---------------------------------------------------------------------------------------------
                                              2.940862   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006100    0.028081    0.168716    0.288502 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028081    0.000023    0.288524 v fanout61/A (sg13g2_buf_1)
     4    0.025361    0.084637    0.116144    0.404669 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.084638    0.000504    0.405173 v fanout60/A (sg13g2_buf_8)
     8    0.027685    0.027469    0.104027    0.509200 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027469    0.000049    0.509249 v _130_/A (sg13g2_nor2_1)
     2    0.008805    0.091208    0.090567    0.599816 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.091208    0.000014    0.599831 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013992    0.065169    0.081255    0.681085 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065169    0.000015    0.681100 v _277_/A (sg13g2_nor2_1)
     1    0.003968    0.055398    0.074014    0.755114 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.055398    0.000016    0.755130 ^ output32/A (sg13g2_buf_2)
     1    0.052005    0.112511    0.151431    0.906561 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112511    0.000362    0.906923 ^ sine_out[5] (out)
                                              0.906923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.906923   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943077   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000196    0.618232 v _187_/A2 (sg13g2_o21ai_1)
     1    0.004460    0.088687    0.113274    0.731506 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.088687    0.000024    0.731530 ^ output28/A (sg13g2_buf_2)
     1    0.054071    0.116807    0.170510    0.902040 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.116810    0.000757    0.902797 ^ sine_out[31] (out)
                                              0.902797   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.902797   data arrival time
---------------------------------------------------------------------------------------------
                                              2.947203   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000154    0.454303 v _125_/A (sg13g2_inv_2)
     3    0.018335    0.044327    0.045816    0.500119 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.044327    0.000022    0.500141 ^ fanout53/A (sg13g2_buf_8)
     8    0.031566    0.029389    0.080347    0.580488 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029390    0.000062    0.580550 ^ _161_/A (sg13g2_nand2_1)
     3    0.010312    0.073032    0.073447    0.653997 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.073032    0.000007    0.654004 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003805    0.062857    0.091518    0.745522 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.062857    0.000013    0.745535 ^ output16/A (sg13g2_buf_2)
     1    0.052060    0.112649    0.155185    0.900720 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112649    0.000373    0.901093 ^ sine_out[20] (out)
                                              0.901093   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.901093   data arrival time
---------------------------------------------------------------------------------------------
                                              2.948906   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000181    0.454329 v _158_/A (sg13g2_nor2_1)
     3    0.010895    0.108003    0.102728    0.557057 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.108003    0.000029    0.557087 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.004022    0.059854    0.089481    0.646568 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.059854    0.000015    0.646583 v _160_/B (sg13g2_nor2_1)
     1    0.007035    0.079701    0.084971    0.731553 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.079701    0.000077    0.731630 ^ output14/A (sg13g2_buf_2)
     1    0.052048    0.112680    0.163487    0.895117 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112680    0.000370    0.895487 ^ sine_out[19] (out)
                                              0.895487   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.895487   data arrival time
---------------------------------------------------------------------------------------------
                                              2.954513   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009359    0.047608    0.182614    0.302428 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047608    0.000021    0.302449 ^ fanout70/A (sg13g2_buf_8)
     5    0.027685    0.027811    0.080371    0.382820 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027816    0.000230    0.383050 ^ fanout69/A (sg13g2_buf_8)
     8    0.033129    0.029344    0.072865    0.455915 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.029344    0.000158    0.456074 ^ _125_/A (sg13g2_inv_2)
     3    0.017993    0.034213    0.041256    0.497329 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.034213    0.000021    0.497351 v fanout53/A (sg13g2_buf_8)
     8    0.031062    0.026921    0.081086    0.578437 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.026921    0.000027    0.578464 v _152_/A (sg13g2_nor2_2)
     4    0.016317    0.085330    0.088075    0.666539 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.085330    0.000080    0.666619 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.004145    0.050152    0.082656    0.749275 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.050152    0.000019    0.749294 v output18/A (sg13g2_buf_2)
     1    0.052147    0.088709    0.143529    0.892823 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088710    0.000390    0.893213 v sine_out[22] (out)
                                              0.893213   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.893213   data arrival time
---------------------------------------------------------------------------------------------
                                              2.956787   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000155    0.618192 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004028    0.064989    0.101607    0.719799 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064989    0.000017    0.719816 ^ output11/A (sg13g2_buf_2)
     1    0.051930    0.112392    0.156073    0.875889 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112392    0.000347    0.876236 ^ sine_out[16] (out)
                                              0.876236   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.876236   data arrival time
---------------------------------------------------------------------------------------------
                                              2.973764   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006100    0.028081    0.168716    0.288502 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028081    0.000023    0.288524 v fanout61/A (sg13g2_buf_1)
     4    0.025361    0.084637    0.116144    0.404669 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.084638    0.000504    0.405173 v fanout60/A (sg13g2_buf_8)
     8    0.027685    0.027469    0.104027    0.509200 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027469    0.000049    0.509249 v _130_/A (sg13g2_nor2_1)
     2    0.008805    0.091208    0.090567    0.599816 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.091208    0.000007    0.599824 ^ _284_/A (sg13g2_and2_1)
     1    0.004609    0.033853    0.107482    0.707306 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033853    0.000026    0.707332 ^ output7/A (sg13g2_buf_2)
     1    0.052104    0.112641    0.140919    0.848251 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112641    0.000382    0.848632 ^ sine_out[12] (out)
                                              0.848632   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.848632   data arrival time
---------------------------------------------------------------------------------------------
                                              3.001368   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013425    0.064844    0.194702    0.314897 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.064844    0.000012    0.314909 ^ _127_/A (sg13g2_inv_1)
     1    0.005460    0.030762    0.045073    0.359982 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.030762    0.000041    0.360023 v output3/A (sg13g2_buf_2)
     1    0.050626    0.086244    0.132655    0.492678 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086244    0.000120    0.492798 v signB (out)
                                              0.492798   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.492798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.357202   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013425    0.064844    0.194702    0.314897 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.064844    0.000026    0.314923 ^ output2/A (sg13g2_buf_2)
     1    0.050792    0.110082    0.154535    0.469458 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110082    0.000150    0.469608 ^ sign (out)
                                              0.469608   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.469608   data arrival time
---------------------------------------------------------------------------------------------
                                              3.380392   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000164    0.389306 v _191_/B (sg13g2_xnor2_1)
     2    0.009055    0.073270    0.108718    0.498023 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073270    0.000008    0.498031 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009711    0.136006    0.142188    0.640219 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.136006    0.000015    0.640234 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011317    0.098319    0.131864    0.772098 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098319    0.000058    0.772156 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009005    0.129746    0.153259    0.925416 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129746    0.000004    0.925419 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010444    0.089261    0.126475    1.051894 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089261    0.000054    1.051948 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006633    0.109499    0.126247    1.178194 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.109499    0.000022    1.178217 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002281    0.059433    0.111394    1.289611 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059433    0.000006    1.289617 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.289617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    5.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    5.119770 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    5.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969789   clock uncertainty
                                  0.000000    4.969789   clock reconvergence pessimism
                                 -0.124950    4.844839   library setup time
                                              4.844839   data required time
---------------------------------------------------------------------------------------------
                                              4.844839   data required time
                                             -1.289617   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555222   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000164    0.389306 v _191_/B (sg13g2_xnor2_1)
     2    0.009055    0.073270    0.108718    0.498023 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073270    0.000008    0.498031 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009711    0.136006    0.142188    0.640219 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.136006    0.000015    0.640234 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011317    0.098319    0.131864    0.772098 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098319    0.000058    0.772156 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009005    0.129746    0.153259    0.925416 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129746    0.000004    0.925419 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010444    0.089261    0.126475    1.051894 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089261    0.000052    1.051946 v _208_/B (sg13g2_xor2_1)
     1    0.001873    0.050187    0.111667    1.163613 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050187    0.000003    1.163616 v _298_/D (sg13g2_dfrbpq_1)
                                              1.163616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    5.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    5.119770 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    5.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969786   clock uncertainty
                                  0.000000    4.969786   clock reconvergence pessimism
                                 -0.122821    4.846965   library setup time
                                              4.846965   data required time
---------------------------------------------------------------------------------------------
                                              4.846965   data required time
                                             -1.163616   data arrival time
---------------------------------------------------------------------------------------------
                                              3.683350   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000004    0.711643 ^ _144_/B (sg13g2_nand2_1)
     2    0.006235    0.062414    0.079989    0.791632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062414    0.000010    0.791642 v _212_/B (sg13g2_nor2_1)
     2    0.009563    0.099334    0.101572    0.893215 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.099334    0.000050    0.893265 ^ _213_/C (sg13g2_nand3_1)
     2    0.008806    0.099784    0.132702    1.025967 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099784    0.000008    1.025975 v _214_/B (sg13g2_xnor2_1)
     1    0.002434    0.038943    0.110813    1.136788 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.038943    0.000007    1.136795 v _300_/D (sg13g2_dfrbpq_1)
                                              1.136795   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    5.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065119    5.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    5.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970195   clock uncertainty
                                  0.000000    4.970195   clock reconvergence pessimism
                                 -0.118649    4.851545   library setup time
                                              4.851545   data required time
---------------------------------------------------------------------------------------------
                                              4.851545   data required time
                                             -1.136795   data arrival time
---------------------------------------------------------------------------------------------
                                              3.714750   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000223    0.376763 v fanout69/A (sg13g2_buf_8)
     8    0.032342    0.027064    0.077386    0.454148 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027064    0.000205    0.454354 v _142_/B (sg13g2_or2_1)
     7    0.027490    0.096732    0.163683    0.618037 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096732    0.000018    0.618055 v _143_/B (sg13g2_nor2_1)
     2    0.006448    0.084312    0.093584    0.711639 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.084312    0.000004    0.711643 ^ _144_/B (sg13g2_nand2_1)
     2    0.006235    0.062414    0.079989    0.791632 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062414    0.000010    0.791642 v _212_/B (sg13g2_nor2_1)
     2    0.009563    0.099334    0.101572    0.893215 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.099334    0.000050    0.893265 ^ _213_/C (sg13g2_nand3_1)
     2    0.008806    0.099784    0.132702    1.025967 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099784    0.000003    1.025970 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004373    0.079298    0.065293    1.091263 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079298    0.000020    1.091283 ^ _219_/A (sg13g2_inv_1)
     1    0.002201    0.024950    0.039175    1.130457 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024950    0.000005    1.130463 v _301_/D (sg13g2_dfrbpq_1)
                                              1.130463   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    5.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065119    5.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000022    5.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970201   clock uncertainty
                                  0.000000    4.970201   clock reconvergence pessimism
                                 -0.113608    4.856593   library setup time
                                              4.856593   data required time
---------------------------------------------------------------------------------------------
                                              4.856593   data required time
                                             -1.130463   data arrival time
---------------------------------------------------------------------------------------------
                                              3.726131   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000164    0.389306 v _191_/B (sg13g2_xnor2_1)
     2    0.009055    0.073270    0.108718    0.498023 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073270    0.000008    0.498031 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009711    0.136006    0.142188    0.640219 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.136006    0.000015    0.640234 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011317    0.098319    0.131864    0.772098 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098319    0.000058    0.772156 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009005    0.129746    0.153259    0.925416 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129746    0.000008    0.925423 ^ _204_/B (sg13g2_xor2_1)
     1    0.001509    0.048106    0.118265    1.043688 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.048106    0.000000    1.043688 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.043688   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    5.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    5.119770 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    5.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969780   clock uncertainty
                                  0.000000    4.969780   clock reconvergence pessimism
                                 -0.121327    4.848453   library setup time
                                              4.848453   data required time
---------------------------------------------------------------------------------------------
                                              4.848453   data required time
                                             -1.043688   data arrival time
---------------------------------------------------------------------------------------------
                                              3.804765   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000164    0.389306 v _191_/B (sg13g2_xnor2_1)
     2    0.009055    0.073270    0.108718    0.498023 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073270    0.000008    0.498031 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009711    0.136006    0.142188    0.640219 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.136006    0.000015    0.640234 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011317    0.098319    0.131864    0.772098 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098319    0.000036    0.772134 v _200_/A (sg13g2_xor2_1)
     1    0.002500    0.053708    0.121204    0.893338 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053708    0.000008    0.893345 v _296_/D (sg13g2_dfrbpq_1)
                                              0.893345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    5.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    5.119770 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000044    5.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969814   clock uncertainty
                                  0.000000    4.969814   clock reconvergence pessimism
                                 -0.124090    4.845725   library setup time
                                              4.845725   data required time
---------------------------------------------------------------------------------------------
                                              4.845725   data required time
                                             -0.893345   data arrival time
---------------------------------------------------------------------------------------------
                                              3.952379   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000164    0.389306 v _191_/B (sg13g2_xnor2_1)
     2    0.009055    0.073270    0.108718    0.498023 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073270    0.000008    0.498031 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009711    0.136006    0.142188    0.640219 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.136006    0.000025    0.640244 ^ _196_/A (sg13g2_xor2_1)
     1    0.001966    0.054356    0.127112    0.767356 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054356    0.000003    0.767359 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.767359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    5.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065119    5.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000050    5.120229 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.970229   clock uncertainty
                                  0.000000    4.970229   clock reconvergence pessimism
                                 -0.123256    4.846973   library setup time
                                              4.846973   data required time
---------------------------------------------------------------------------------------------
                                              4.846973   data required time
                                             -0.767359   data arrival time
---------------------------------------------------------------------------------------------
                                              4.079614   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011849    0.058799    0.190112    0.310314 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.058799    0.000016    0.310329 ^ fanout54/A (sg13g2_buf_8)
     8    0.034421    0.031268    0.088490    0.398820 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031268    0.000170    0.398989 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009472    0.108782    0.102537    0.501526 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108782    0.000005    0.501531 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001748    0.060379    0.105977    0.607508 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060379    0.000002    0.607510 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.607510   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    5.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065119    5.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    5.120214 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970214   clock uncertainty
                                  0.000000    4.970214   clock reconvergence pessimism
                                 -0.125390    4.844824   library setup time
                                              4.844824   data required time
---------------------------------------------------------------------------------------------
                                              4.844824   data required time
                                             -0.607510   data arrival time
---------------------------------------------------------------------------------------------
                                              4.237314   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.012263    0.060387    0.191318    0.311517 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.060387    0.000005    0.311522 ^ fanout76/A (sg13g2_buf_8)
     8    0.038988    0.033322    0.091026    0.402549 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033323    0.000266    0.402814 ^ _128_/A (sg13g2_inv_2)
     5    0.018717    0.036047    0.043559    0.446373 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036047    0.000041    0.446414 v _293_/D (sg13g2_dfrbpq_1)
                                              0.446414   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015571    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000210    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    5.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    5.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065119    5.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    5.120200 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970200   clock uncertainty
                                  0.000000    4.970200   clock reconvergence pessimism
                                 -0.117606    4.852593   library setup time
                                              4.852593   data required time
---------------------------------------------------------------------------------------------
                                              4.852593   data required time
                                             -0.446414   data arrival time
---------------------------------------------------------------------------------------------
                                              4.406179   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000038    0.647287 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007642    0.085716    0.133833    0.781120 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085716    0.000016    0.781136 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003602    0.081388    0.102756    0.883892 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.081388    0.000012    0.883905 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033855    0.131408    1.015312 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033855    0.000001    1.015313 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006811    0.080978    0.079266    1.094580 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080978    0.000074    1.094654 v output4/A (sg13g2_buf_2)
     1    0.052892    0.090062    0.159130    1.253784 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090064    0.000535    1.254318 v sine_out[0] (out)
                                              1.254318   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.254318   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595681   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.437771e-05 0.000000e+00 4.615362e-09 9.438233e-05  59.7%
Combinational        6.032922e-07 1.349625e-06 4.018665e-08 1.993104e-06   1.3%
Clock                4.462535e-05 1.703679e-05 2.141074e-09 6.166428e-05  39.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.396063e-04 1.838641e-05 4.694308e-08 1.580397e-04 100.0%
                            88.3%        11.6%         0.0%
Writing metric power__internal__total: 0.00013960634532850236
Writing metric power__switching__total: 1.8386410374660045e-5
Writing metric power__leakage__total: 4.6943082310235695e-8
Writing metric power__total: 0.00015803970745764673

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.1504216377366593
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119780 source latency _297_/CLK ^
-0.120201 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150422 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1504496569910357
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.120229 source latency _295_/CLK ^
-0.119780 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150450 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.13925741509652445
nom_typ_1p20V_25C: 0.13925741509652445
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.5956815209700594
nom_typ_1p20V_25C: 2.5956815209700594
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.139257
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.555222
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119780         network latency _297_/CLK
        0.120229 network latency _295_/CLK
---------------
0.119780 0.120229 latency
        0.000450 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131737         network latency _297_/CLK
        0.132026 network latency _295_/CLK
---------------
0.131737 0.132026 latency
        0.000288 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.44 fmax = 692.15
%OL_END_REPORT
