// Seed: 3802959278
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3
);
  wire id_5;
  ;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd23,
    parameter id_2 = 32'd41
) (
    input  wand _id_0,
    input  tri  id_1,
    input  tri0 _id_2,
    output tri  id_3
);
  wire id_5, id_6;
  logic [id_0  >=  id_2 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  assign module_0.id_2 = 0;
  output wire id_5;
  inout tri1 id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
