#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 30 09:31:07 2023
# Process ID: 5300
# Current directory: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16372 C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu.xpr
# Log file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/vivado.log
# Journal file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {xilinx:zybo:name:0.0} [get_files -all {C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -hw -include_bit -force -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/design_1_wrapper.xsa
update_module_reference design_1_kato_top_0_2
generate_target all [get_files  C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_kato_top_0_2_synth_1 -jobs 8
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_kato_top_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files -ipstatic_source_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/modelsim} {questa=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/questa} {riviera=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/riviera} {activehdl=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {xilinx:zybo:name:0.0} [get_files -all {C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -hw -include_bit -force -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files -ipstatic_source_dir C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/modelsim} {questa=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/questa} {riviera=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/riviera} {activehdl=C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {xilinx:zybo:name:0.0} [get_files -all {C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -hw -include_bit -force -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/design_1_wrapper.xsa
