7
1 WORK 2 apb_top
2 WORK 2 apb_if
3 WORK 2 apb_fsm
4 WORK 2 register
5 WORK 2 aux_if
6 WORK 2 aux_reg
7 WORK 2 apb_io
8
./../src/apb_top.sv 1 84 1 1 64771 4447169348 0 0 0 0 1 0 0 1 WORK
./../src/apb_if.sv 2 62 1 1 64771 4447169344 0 0 0 0 1 0 0 1 WORK
./../src/apb_fsm.sv 3 63 1 1 64771 4332236504 0 0 0 0 1 0 0 1 WORK
./../src/register.sv 4 295 1 1 64771 4447169354 0 0 0 0 1 0 0 1 WORK
./../src/aux_if.sv 5 17 1 1 64771 4447169350 0 0 0 0 1 0 0 1 WORK
./../src/aux_reg.sv 6 17 1 1 64771 4447169352 0 0 0 0 1 0 0 1 WORK
./../src/apb_io.sv 7 78 1 1 64771 4447169346 0 0 0 0 1 0 0 1 WORK
/home1/WBRN18/YashasH/VLSI_RN/apb_gpio/script/vcst_rtdb/spyglass/vc_lint0/apb_top/VC_GOAL0/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 8 -1 7 1 64771 14665377245 0 0 0 0 0 0 0 0 N.A.
1 1 84 1
2 1 62 2
3 1 63 3
4 16 295 4
5 1 17 5
6 1 17 6
7 1 78 7
