`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: ALU
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: ALU unit of RISCV CPU
//////////////////////////////////////////////////////////////////////////////////

//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
	//ALUæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®AluContrlçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„è®¡ç®—æ“ä½œï¼Œå°†è®¡ç®—ç»“æœè¾“å‡ºåˆ°AluOut
	//AluContrlçš„ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
//æ¨èæ ¼å¼ï¼?
    //case()
    //    `ADD:        AluOut<=Operand1 + Operand2; 
    //   	.......
    //    default:    AluOut <= 32'hxxxxxxxx;                          
    //endcase
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module ALU(
    input wire [31:0] Operand1,
    input wire [31:0] Operand2,
    input wire [3:0] AluContrl,
    output reg [31:0] AluOut
    );    
    wire signed [31 : 0] s_op1, s_op2;
    assign s_op1 = Operand1;
    assign s_op2 = Operand2;
    // è¯·è¡¥å…¨æ­¤å¤„ä»£ç ?
    always @(*)
    begin
        case(AluContrl)
            `SLL: AluOut = Operand1 << Operand2[4 : 0];
            `SRL: AluOut = Operand1 >> Operand2[4 : 0];
            `SRA: AluOut = s_op1 >>> Operand2[4 : 0];
            `ADD: AluOut = Operand1 + Operand2;
            `SUB: AluOut = Operand1 - Operand2;
            `XOR: AluOut = Operand1 ^ Operand2;
            `OR:  AluOut = Operand1 | Operand2;
            `AND: AluOut = Operand1 & Operand2;
            `SLT: AluOut = (s_op1 < s_op2) ? 32'd1 : 32'd0;
            `SLTU: AluOut = (Operand1 < Operand2) ? 32'd1 : 32'd0;
            `LUI: AluOut = Operand2;
            `OP1: AluOut = Operand1;    //ç”¨äºå°†rs1 -> csr CSRRW
            `NAND: AluOut = ~Operand1 & Operand2 ; //
            default: AluOut = 32'b0;
        endcase
    end


endmodule

