(pcb /home/gustavo/Projects/Micros/quanser_nosso/pcb/Quanser_Controller.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  203200 -101600  88900 -101600  88900 -50800  203200 -50800
            203200 -101600)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_TO_SOT_THT:TO-220-11_P3.4x5.08mm_StaggerOdd_Lead4.85mm_Vertical"
      (place U1 107950 -80010 front 0 (PN LMD18200))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (place J2 198120 -59690 front 270 (PN "Connector Encoder"))
    )
    (component "Crystal:Crystal_HC52-6mm_Vertical"
      (place Crystal1 162560 -82550 front 0 (PN 30MHz))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C1 142240 -88900 front 270 (PN 10pF))
      (place C3 97790 -73660 front 270 (PN 10nF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (place C2 170220 -88900 front 0 (PN 10pF))
      (place C4 142240 -68580 front 90 (PN 10nF))
    )
    (component "Fuse:Fuseholder_Cylinder-5x20mm_Schurter_0031_8201_Horizontal_Open"
      (place F1 154940 -53340 front 270 (PN 5A))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_2x08_P2.00mm_Vertical
      (place J1 97790 -97790 front 90 (PN Conn_02x08))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_1x10_P2.00mm_Vertical
      (place J3 182880 -80010 front 90 (PN Conn_01x10))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical
      (place J4 97790 -88900 front 90 (PN Conn_01x08))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical::1
      (place J5 182880 -53340 front 90 (PN Conn_01x08))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J6 97790 -60960 front 0 (PN Screw_Terminal_01x02))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (place J7 120650 -60960 front 0 (PN Screw_Terminal_01x02))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 138430 -81280 front 90 (PN BC548))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 152400 -96520 front 0 (PN 1M))
      (place R3 97790 -85090 front 90 (PN 10K))
      (place R4 132080 -88900 front 270 (PN 4K3))
      (place R7 135890 -99060 front 0 (PN 1K))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (place R2 118110 -88900 front 0 (PN 0.1R))
      (place R5 125730 -96520 front 180 (PN 5K))
      (place R6 149860 -86360 front 180 (PN 1K))
    )
    (component "footNovo:DIP-14_W7.62mm"
      (place U2 176530 -73660 front 90 (PN LS7366R))
    )
  )
  (library
    (image "Package_TO_SOT_THT:TO-220-11_P3.4x5.08mm_StaggerOdd_Lead4.85mm_Vertical"
      (outline (path signal 100  -1600 9580  -1600 4580))
      (outline (path signal 100  -1600 4580  18600 4580))
      (outline (path signal 100  18600 4580  18600 9580))
      (outline (path signal 100  18600 9580  -1600 9580))
      (outline (path signal 100  -1600 7980  18600 7980))
      (outline (path signal 100  6650 9580  6650 7980))
      (outline (path signal 100  10350 9580  10350 7980))
      (outline (path signal 100  0 4580  0 0))
      (outline (path signal 100  3400 4580  3400 0))
      (outline (path signal 100  6800 4580  6800 0))
      (outline (path signal 100  10200 4580  10200 0))
      (outline (path signal 100  13600 4580  13600 0))
      (outline (path signal 100  17000 4580  17000 0))
      (outline (path signal 120  -1720 9700  18720 9700))
      (outline (path signal 120  -1720 4459  776 4459))
      (outline (path signal 120  2625 4459  4176 4459))
      (outline (path signal 120  6025 4459  7576 4459))
      (outline (path signal 120  9425 4459  10976 4459))
      (outline (path signal 120  12825 4459  14376 4459))
      (outline (path signal 120  16225 4459  18720 4459))
      (outline (path signal 120  -1720 9700  -1720 4459))
      (outline (path signal 120  18720 9700  18720 4459))
      (outline (path signal 120  -1720 7860  18720 7860))
      (outline (path signal 120  6650 9700  6650 7860))
      (outline (path signal 120  10350 9700  10350 7860))
      (outline (path signal 120  0 4459  0 1050))
      (outline (path signal 120  3400 4459  3400 1065))
      (outline (path signal 120  6800 4459  6800 1065))
      (outline (path signal 120  10200 4459  10200 1065))
      (outline (path signal 120  13600 4459  13600 1065))
      (outline (path signal 120  17000 4459  17000 1065))
      (outline (path signal 50  -1850 9830  -1850 -1160))
      (outline (path signal 50  -1850 -1160  18850 -1160))
      (outline (path signal 50  18850 -1160  18850 9830))
      (outline (path signal 50  18850 9830  -1850 9830))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 1700 5080)
      (pin Oval[A]Pad_1800x1800_um 3 3400 0)
      (pin Oval[A]Pad_1800x1800_um 4 5100 5080)
      (pin Oval[A]Pad_1800x1800_um 5 6800 0)
      (pin Oval[A]Pad_1800x1800_um 6 8500 5080)
      (pin Oval[A]Pad_1800x1800_um 7 10200 0)
      (pin Oval[A]Pad_1800x1800_um 8 11900 5080)
      (pin Oval[A]Pad_1800x1800_um 9 13600 0)
      (pin Oval[A]Pad_1800x1800_um 10 15300 5080)
      (pin Oval[A]Pad_1800x1800_um 11 17000 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -11430))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image "Crystal:Crystal_HC52-6mm_Vertical"
      (outline (path signal 100  -450 1650  4250 1650))
      (outline (path signal 100  -450 -1650  4250 -1650))
      (outline (path signal 100  -450 1150  4250 1150))
      (outline (path signal 100  -450 -1150  4250 -1150))
      (outline (path signal 120  -450 1850  4250 1850))
      (outline (path signal 120  -450 -1850  4250 -1850))
      (outline (path signal 50  -2600 2100  -2600 -2100))
      (outline (path signal 50  -2600 -2100  6400 -2100))
      (outline (path signal 50  6400 -2100  6400 2100))
      (outline (path signal 50  6400 2100  -2600 2100))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 3800 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  -250 1000  -250 -1000))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Fuse:Fuseholder_Cylinder-5x20mm_Schurter_0031_8201_Horizontal_Open"
      (outline (path signal 100  100 4700  100 -4700))
      (outline (path signal 100  100 -4700  22400 -4700))
      (outline (path signal 100  22400 -4700  22400 4700))
      (outline (path signal 100  22400 4700  100 4700))
      (outline (path signal 50  -250 -5050  -250 -1950))
      (outline (path signal 120  22500 -4800  22500 -2000))
      (outline (path signal 120  22500 2000  22500 4800))
      (outline (path signal 120  0 2000  0 4800))
      (outline (path signal 120  0 4800  22500 4800))
      (outline (path signal 50  22750 -5050  -250 -5050))
      (outline (path signal 50  -250 5050  22750 5050))
      (outline (path signal 120  0 -4800  22500 -4800))
      (outline (path signal 50  -250 1950  -250 5050))
      (outline (path signal 50  22750 1950  22750 5050))
      (outline (path signal 50  22750 -1950  22750 -5050))
      (outline (path signal 120  0 -4800  0 -2000))
      (pin Round[A]Pad_3000_um 1 0 0)
      (pin Round[A]Pad_3000_um 2 22500 0)
      (keepout "" (circle F.Cu 2700 11250 0))
      (keepout "" (circle B.Cu 2700 11250 0))
    )
    (image Connector_PinHeader_2.00mm:PinHeader_2x08_P2.00mm_Vertical
      (outline (path signal 100  0 1000  3000 1000))
      (outline (path signal 100  3000 1000  3000 -15000))
      (outline (path signal 100  3000 -15000  -1000 -15000))
      (outline (path signal 100  -1000 -15000  -1000 0))
      (outline (path signal 100  -1000 0  0 1000))
      (outline (path signal 120  -1060 -15060  3060 -15060))
      (outline (path signal 120  -1060 -1000  -1060 -15060))
      (outline (path signal 120  3060 1060  3060 -15060))
      (outline (path signal 120  -1060 -1000  1000 -1000))
      (outline (path signal 120  1000 -1000  1000 1060))
      (outline (path signal 120  1000 1060  3060 1060))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -15500))
      (outline (path signal 50  -1500 -15500  3500 -15500))
      (outline (path signal 50  3500 -15500  3500 1500))
      (outline (path signal 50  3500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 2000 0)
      (pin Oval[A]Pad_1350x1350_um 3 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 4 2000 -2000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 6 2000 -4000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 8 2000 -6000)
      (pin Oval[A]Pad_1350x1350_um 9 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 10 2000 -8000)
      (pin Oval[A]Pad_1350x1350_um 11 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 12 2000 -10000)
      (pin Oval[A]Pad_1350x1350_um 13 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 14 2000 -12000)
      (pin Oval[A]Pad_1350x1350_um 15 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 16 2000 -14000)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_1x10_P2.00mm_Vertical
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -19000))
      (outline (path signal 100  1000 -19000  -1000 -19000))
      (outline (path signal 100  -1000 -19000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -19060  1060 -19060))
      (outline (path signal 120  -1060 -1000  -1060 -19060))
      (outline (path signal 120  1060 -1000  1060 -19060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -19500))
      (outline (path signal 50  -1500 -19500  1500 -19500))
      (outline (path signal 50  1500 -19500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 8 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 9 0 -16000)
      (pin Oval[A]Pad_1350x1350_um 10 0 -18000)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -15000))
      (outline (path signal 100  1000 -15000  -1000 -15000))
      (outline (path signal 100  -1000 -15000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -15060  1060 -15060))
      (outline (path signal 120  -1060 -1000  -1060 -15060))
      (outline (path signal 120  1060 -1000  1060 -15060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -15500))
      (outline (path signal 50  -1500 -15500  1500 -15500))
      (outline (path signal 50  1500 -15500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 8 0 -14000)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical::1
      (outline (path signal 50  1500 1500  -1500 1500))
      (outline (path signal 50  1500 -15500  1500 1500))
      (outline (path signal 50  -1500 -15500  1500 -15500))
      (outline (path signal 50  -1500 1500  -1500 -15500))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  1060 -1000  1060 -15060))
      (outline (path signal 120  -1060 -1000  -1060 -15060))
      (outline (path signal 120  -1060 -15060  1060 -15060))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 100  -1000 -15000  -1000 500))
      (outline (path signal 100  1000 -15000  -1000 -15000))
      (outline (path signal 100  1000 1000  1000 -15000))
      (outline (path signal 100  -500 1000  1000 1000))
      (pin Oval[A]Pad_1350x1350_um 8 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm::1"
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "footNovo:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins Crystal1-1 C1-1 R1-1 U2-1)
    )
    (net GND
      (pins U1-7 J2-1 C1-2 C2-2 J1-1 J1-3 J1-5 J1-7 J1-9 J1-11 J1-13 J1-15 J5-7 J5-6
        J7-2 Q1-3 R2-1 R5-2 U2-3 R7-2)
    )
    (net "Net-(C2-Pad1)"
      (pins Crystal1-2 C2-1 R1-2 U2-2)
    )
    (net "Net-(C3-Pad1)"
      (pins U1-2 C3-1 J6-1)
    )
    (net "Net-(C3-Pad2)"
      (pins U1-1 C3-2)
    )
    (net "Net-(C4-Pad2)"
      (pins U1-10 C4-2 J6-2)
    )
    (net "Net-(C4-Pad1)"
      (pins U1-11 C4-1)
    )
    (net "Net-(F1-Pad2)"
      (pins U1-6 F1-2)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net ELB1
      (pins J1-6 J4-5)
    )
    (net ELB2
      (pins J1-8 J4-6)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net +5V
      (pins J2-2 J5-5 R3-2 U2-14 U2-13 R6-1)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U2-11)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 U2-12)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4)
    )
    (net SCLK
      (pins J3-5 U2-5)
    )
    (net MISO
      (pins J3-6 U2-6)
    )
    (net MOSI
      (pins J3-7 U2-7)
    )
    (net "#SS"
      (pins J3-8 U2-4)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2)
    )
    (net TH_FLAG
      (pins U1-9 J4-3 R3-1)
    )
    (net PWM
      (pins U1-3 J4-7)
    )
    (net "Net-(J5-Pad8)"
      (pins J5-8)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1)
    )
    (net +28V
      (pins F1-1 J7-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R4-1 R5-1)
    )
    (net "Net-(R2-Pad2)"
      (pins U1-8 R2-2)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net ENABLE
      (pins U1-5 J4-4 R4-2 R7-1)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8)
    )
    (net "Net-(Q1-Pad1)"
      (pins U1-4 Q1-1 R6-2)
    )
    (class kicad_default "" "#SS" +28V +5V BRAKE DISABLE ELB1 ELB2 ENABLE
      GND MISO MOSI "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C3-Pad2)"
      "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(F1-Pad1)" "Net-(F1-Pad2)" "Net-(J1-Pad10)"
      "Net-(J1-Pad12)" "Net-(J1-Pad14)" "Net-(J1-Pad16)" "Net-(J1-Pad2)" "Net-(J1-Pad4)"
      "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)" "Net-(J3-Pad1)" "Net-(J3-Pad10)"
      "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad9)" "Net-(J4-Pad1)"
      "Net-(J4-Pad2)" "Net-(J4-Pad8)" "Net-(J5-Pad1)" "Net-(J5-Pad2)" "Net-(J5-Pad3)"
      "Net-(J5-Pad4)" "Net-(J5-Pad8)" "Net-(Q1-Pad1)" "Net-(Q1-Pad2)" "Net-(R2-Pad2)"
      "Net-(U2-Pad10)" "Net-(U2-Pad8)" "Net-(U2-Pad9)" PWM SCLK TH_FLAG
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 250  152400 -92710  162560 -82550)(net "Net-(C1-Pad1)")(type protect))
    (wire (path B.Cu 250  152400 -96520  152400 -92710  146050 -92710  142240 -88900)(net "Net-(C1-Pad1)")(type protect))
    (wire (path B.Cu 250  176530 -73660  171450 -73660  162560 -82550)(net "Net-(C1-Pad1)")(type protect))
    (wire (path B.Cu 250  118110 -88900  118150 -88860)(net GND)(type protect))
    (wire (path B.Cu 250  181610 -74222.6  181610 -73660)(net GND)(type protect))
    (wire (path B.Cu 250  120650 -91440  118110 -88900)(net GND)(type protect))
    (wire (path B.Cu 250  120650 -96520  120650 -91440)(net GND)(type protect))
    (wire (path B.Cu 250  166651 -88900  170220 -88900)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  166651 -82550  166360 -82550)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  169758 -82550  166651 -82550)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  166651 -88900  166651 -82550)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  159031 -96520  166651 -88900)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  157480 -96520  159031 -96520)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  179070 -73660  179070 -76200  172720 -82550  169758 -82550)(net "Net-(C2-Pad1)")(type protect))
    (wire (path B.Cu 250  97790 -60960  97790 -73660)(net "Net-(C3-Pad1)")(type protect))
    (wire (path F.Cu 250  109650 -74930  99060 -74930  97790 -73660)(net "Net-(C3-Pad1)")(type protect))
    (wire (path B.Cu 250  107950 -80010  106725 -80010  102875 -76160  97790 -76160)(net "Net-(C3-Pad2)")(type protect))
    (wire (path F.Cu 250  123250 -74930  122025 -74930  108055 -60960  102790 -60960)(net "Net-(C4-Pad2)")(type protect))
    (wire (path B.Cu 250  123250 -74930  124475 -74930  133325 -66080  142240 -66080)(net "Net-(C4-Pad2)")(type protect))
    (wire (path B.Cu 250  126175 -80010  137605 -68580  142240 -68580)(net "Net-(C4-Pad1)")(type protect))
    (wire (path B.Cu 250  124950 -80010  126175 -80010)(net "Net-(C4-Pad1)")(type protect))
    (wire (path F.Cu 500  133350 -76200  132080 -77470)(net "Net-(F1-Pad2)")(type protect))
    (wire (path F.Cu 500  118990 -77470  116450 -74930)(net "Net-(F1-Pad2)")(type protect))
    (wire (path F.Cu 500  132080 -77470  118990 -77470)(net "Net-(F1-Pad2)")(type protect))
    (wire (path F.Cu 500  133350 -76200  137160 -72390)(net "Net-(F1-Pad2)")(type protect))
    (wire (path F.Cu 500  151130 -72390  154940 -76200)(net "Net-(F1-Pad2)")(type protect))
    (wire (path F.Cu 500  137160 -72390  151130 -72390)(net "Net-(F1-Pad2)")(type protect))
    (wire (path B.Cu 250  105790 -88900  105790 -89900.3  101790 -93900.3  101790 -95790)(net ELB1)(type protect))
    (wire (path B.Cu 250  107790 -88900  107790 -89900.3  103790 -93900.3  103790 -95790)(net ELB2)(type protect))
    (wire (path B.Cu 250  179070 -66040  176530 -66040)(net +5V)(type protect))
    (wire (path B.Cu 250  190880 -53340  190880 -54990  191770 -55880  194310 -55880)(net +5V)(type protect))
    (wire (path B.Cu 250  195580 -57150  195580 -59690)(net +5V)(type protect))
    (wire (path B.Cu 250  194310 -55880  195580 -57150)(net +5V)(type protect))
    (wire (path B.Cu 250  179070 -58420  179070 -66040)(net +5V)(type protect))
    (wire (path B.Cu 250  191770 -55880  181610 -55880  179070 -58420)(net +5V)(type protect))
    (wire (path F.Cu 250  98815.3 -80010  97790 -80010)(net +5V)(type protect))
    (wire (path F.Cu 250  101355 -77470  98815.3 -80010)(net +5V)(type protect))
    (wire (path F.Cu 250  114750 -80010  112210 -77470  101355 -77470)(net +5V)(type protect))
    (wire (path F.Cu 250  116020 -78740  114750 -80010)(net +5V)(type protect))
    (wire (path F.Cu 250  133350 -78740  116020 -78740)(net +5V)(type protect))
    (wire (path F.Cu 250  137160 -74930  133350 -78740)(net +5V)(type protect))
    (wire (path F.Cu 250  144780 -74930  137160 -74930)(net +5V)(type protect))
    (wire (path F.Cu 250  164532 -78038.4  160722 -78038.4)(net +5V)(type protect))
    (wire (path F.Cu 250  149860 -80010  144780 -74930)(net +5V)(type protect))
    (wire (path F.Cu 250  158750 -80010  149860 -80010)(net +5V)(type protect))
    (wire (path F.Cu 250  176530 -66040  164532 -78038.4)(net +5V)(type protect))
    (wire (path F.Cu 250  160722 -78038.4  158750 -80010)(net +5V)(type protect))
    (wire (path F.Cu 250  149860 -80010  149860 -86360)(net +5V)(type protect))
    (wire (path B.Cu 250  184150 -63500  184150 -66040)(net "Net-(J2-Pad4)")(type protect))
    (wire (path B.Cu 250  185420 -62230  184150 -63500)(net "Net-(J2-Pad4)")(type protect))
    (wire (path B.Cu 250  189230 -62230  185420 -62230)(net "Net-(J2-Pad4)")(type protect))
    (wire (path B.Cu 250  190500 -59690  190500 -60960  189230 -62230)(net "Net-(J2-Pad4)")(type protect))
    (wire (path B.Cu 250  181610 -66040  181610 -62230  184150 -59690  187960 -59690)(net "Net-(J2-Pad5)")(type protect))
    (wire (path B.Cu 250  186690 -73660  186690 -74785.3  190880 -78975.3  190880 -80010)(net SCLK)(type protect))
    (wire (path B.Cu 250  192880 -80010  192880 -79009.7)(net MISO)(type protect))
    (wire (path B.Cu 250  189230 -73660  189230 -75359.7  192880 -79009.7)(net MISO)(type protect))
    (wire (path B.Cu 250  191770 -73660  191770 -74785.3  194880 -77895.3  194880 -80010)(net MOSI)(type protect))
    (wire (path B.Cu 250  194310 -69850  196880 -72420  196880 -80010)(net "#SS")(type protect))
    (wire (path B.Cu 250  186690 -69850  194310 -69850)(net "#SS")(type protect))
    (wire (path B.Cu 250  184150 -73660  184150 -72390  186690 -69850)(net "#SS")(type protect))
    (wire (path F.Cu 250  97790 -85090  101600 -88900  101790 -88900)(net TH_FLAG)(type protect))
    (wire (path F.Cu 250  108140 -82550  101790 -88900)(net TH_FLAG)(type protect))
    (wire (path F.Cu 250  121550 -80010  119010 -82550  108140 -82550)(net TH_FLAG)(type protect))
    (wire (path F.Cu 250  132080 -93980  108870 -93980  103790 -88900)(net ENABLE)(type protect))
    (wire (path B.Cu 250  111350 -80010  111350 -81235.3  109790 -82795.3  109790 -88900)(net PWM)(type protect))
    (wire (path B.Cu 250  111790 -88900  111790 -87899.7)(net BRAKE)(type protect))
    (wire (path B.Cu 250  113050 -74930  113050 -86639.7  111790 -87899.7)(net BRAKE)(type protect))
    (wire (path F.Cu 500  123190 -67310  120650 -64770)(net +28V)(type protect))
    (wire (path F.Cu 500  128270 -67310  123190 -67310)(net +28V)(type protect))
    (wire (path F.Cu 500  154940 -53340  142240 -53340)(net +28V)(type protect))
    (wire (path F.Cu 500  120650 -64770  120650 -60960)(net +28V)(type protect))
    (wire (path F.Cu 500  142240 -53340  128270 -67310)(net +28V)(type protect))
    (wire (path B.Cu 250  138430 -80010  137355 -80010)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path B.Cu 250  132080 -88900  132080 -85284.7  137355 -80010)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path B.Cu 250  125730 -92710  125730 -96520)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path B.Cu 250  132080 -88900  129540 -88900  125730 -92710)(net "Net-(Q1-Pad2)")(type protect))
    (wire (path B.Cu 250  123190 -88900  123190 -87874.7  123190 -79495.3  119850 -76155.3)(net "Net-(R2-Pad2)")(type protect))
    (wire (path B.Cu 250  119850 -74930  119850 -76155.3)(net "Net-(R2-Pad2)")(type protect))
    (wire (path B.Cu 250  132080 -93980  133350 -93980)(net ENABLE)(type protect))
    (wire (path B.Cu 250  135890 -96520  135890 -99060)(net ENABLE)(type protect))
    (wire (path B.Cu 250  133350 -93980  135890 -96520)(net ENABLE)(type protect))
    (wire (path B.Cu 250  114750 -80010  114750 -99880  114300 -100330  95250 -100330
            92710 -97790  92710 -96520  96520 -92710)(net ENABLE)(type protect))
    (wire (path B.Cu 250  99980 -92710  103790 -88900)(net ENABLE)(type protect))
    (wire (path B.Cu 250  96520 -92710  99980 -92710)(net ENABLE)(type protect))
    (wire (path B.Cu 250  138430 -81280  142240 -81280  144780 -83820  144780 -86360)(net "Net-(Q1-Pad1)")(type protect))
    (wire (path B.Cu 250  113050 -55860  113050 -74480)(net "Net-(Q1-Pad1)")(type protect))
    (wire (path B.Cu 250  147320 -76200  147320 -62230  138430 -53340)(net "Net-(Q1-Pad1)")(type protect))
    (wire (path B.Cu 250  115570 -53340  113050 -55860)(net "Net-(Q1-Pad1)")(type protect))
    (wire (path B.Cu 250  142240 -81280  147320 -76200)(net "Net-(Q1-Pad1)")(type protect))
    (wire (path B.Cu 250  138430 -53340  115570 -53340)(net "Net-(Q1-Pad1)")(type protect))
  )
)
