{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613745614973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613745614974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 16:40:14 2021 " "Processing started: Fri Feb 19 16:40:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613745614974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745614974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745614974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613745615397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613745615397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/spi_pll.v " "Can't analyze file -- file v/spi_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613745628358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_gsensor.vhd 12 5 " "Found 12 design units, including 5 entities, in source file de10_lite_gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vl2vh_common_pack " "Found design unit 1: vl2vh_common_pack" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vl2vh_common_pack-body " "Found design unit 2: vl2vh_common_pack-body" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reset_delay-rtl " "Found design unit 3: reset_delay-rtl" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 spi_pll-rtl " "Found design unit 4: spi_pll-rtl" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 spi_ee_config-rtl " "Found design unit 5: spi_ee_config-rtl" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 led_driver-rtl " "Found design unit 6: led_driver-rtl" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 DE10_LITE_GSensor-rtl " "Found design unit 7: DE10_LITE_GSensor-rtl" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_pll " "Found entity 2: spi_pll" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_ee_config " "Found entity 3: spi_ee_config" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_driver " "Found entity 4: led_driver" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_GSensor " "Found entity 5: DE10_LITE_GSensor" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613745629228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629228 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_pll_bb.vhd(22) " "VHDL Primary Unit Declaration error at spi_pll_bb.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_pll_bb.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_pll_bb.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629232 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629232 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_pll spi_pll_bb.vhd(57) " "Ignored construct spi_pll at spi_pll_bb.vhd(57) due to previous errors" {  } { { "v/spi_pll_bb.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_pll_bb.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll_bb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_pll_bb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629233 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_pll.vhd(22) " "VHDL Primary Unit Declaration error at spi_pll.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_pll.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629236 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629236 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "altpll spi_pll.vhd(57) " "Ignored construct altpll at spi_pll.vhd(57) due to previous errors" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_pll.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629236 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_pll spi_pll.vhd(111) " "Ignored construct spi_pll at spi_pll.vhd(111) due to previous errors" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_pll.vhd" 111 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_pll.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629237 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_ee_config.vhd(22) " "VHDL Primary Unit Declaration error at spi_ee_config.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_ee_config.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629240 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629240 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_controller spi_ee_config.vhd(57) " "Ignored construct spi_controller at spi_ee_config.vhd(57) due to previous errors" {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_ee_config.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629240 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_ee_config spi_ee_config.vhd(84) " "Ignored construct spi_ee_config at spi_ee_config.vhd(84) due to previous errors" {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_ee_config.vhd" 84 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_ee_config.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629242 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_controller.vhd(22) " "VHDL Primary Unit Declaration error at spi_controller.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_controller.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_controller.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629244 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629245 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_controller spi_controller.vhd(57) " "Ignored construct spi_controller at spi_controller.vhd(57) due to previous errors" {  } { { "v/spi_controller.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/spi_controller.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629246 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work reset_delay.vhd(22) " "VHDL Primary Unit Declaration error at reset_delay.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/reset_delay.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/reset_delay.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629248 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629249 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "reset_delay reset_delay.vhd(57) " "Ignored construct reset_delay at reset_delay.vhd(57) due to previous errors" {  } { { "v/reset_delay.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/reset_delay.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/reset_delay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629249 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work led_driver.vhd(22) " "VHDL Primary Unit Declaration error at led_driver.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/led_driver.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/led_driver.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613745629253 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack DE10_LITE_GSensor.vhd(22) " "HDL error at DE10_LITE_GSensor.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613745629253 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "led_driver led_driver.vhd(57) " "Ignored construct led_driver at led_driver.vhd(57) due to previous errors" {  } { { "v/led_driver.vhd" "" { Text "C:/Users/dahom/Desktop/DE10_LITE_GSensor_project/v/led_driver.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613745629253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/led_driver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613745629623 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 16:40:29 2021 " "Processing ended: Fri Feb 19 16:40:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613745629623 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613745629623 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613745629623 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745629623 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613745630339 ""}
