<stg><name>classifyinstance</name>


<trans_list>

<trans id="1693" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="5" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="231" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="233" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="235" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="235" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="237" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="240" to="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="240" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %new_point_features

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %new_point_features, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %new_point_classification_id

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %new_point_classification_id, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %best_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %best_points

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_classes

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_classes, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %known_points_soa, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %known_points_soa

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_points

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_features

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_features, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:18 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %best_points

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %num_points_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_points

]]></Node>
<StgValue><ssdm name="num_points_read"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:20 %histogram = alloca i64 1

]]></Node>
<StgValue><ssdm name="histogram"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 %add_ln29, void %.split12, i5 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln29 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln29 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln29 = br i1 %icmp_ln29, void %.split12, void %initialize_best.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split12:1 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split12:2 %add_ln31 = add i8 %shl_ln, i8 24

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln31, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
.split12:4 %zext_ln31 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:5 %best_points_addr = getelementptr i64 %best_points, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="best_points_addr"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8">
<![CDATA[
.split12:6 %store_ln31 = store void @_ssdm_op_Write.bram.i64, i5 %best_points_addr, i64 9218868437227405311, i8 255

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="5">
<![CDATA[
.split12:7 %trunc_ln33 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="3">
<![CDATA[
.split12:8 %zext_ln33 = zext i3 %trunc_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split12:9 %shl_ln33 = shl i8 1, i8 %zext_ln33

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:13 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split12:10 %shl_ln33_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln33, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
.split12:11 %zext_ln33_1 = zext i6 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:12 %shl_ln33_2 = shl i64 255, i64 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="shl_ln33_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="2">
<![CDATA[
.split12:14 %zext_ln33_2 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:15 %best_points_addr_1 = getelementptr i64 %best_points, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="best_points_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.split12:16 %store_ln33 = store void @_ssdm_op_Write.bram.p0i64, i5 %best_points_addr_1, i64 %shl_ln33_2, i8 %shl_ln33

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split12:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
initialize_best.exit:0 %new_point_features_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %new_point_features

]]></Node>
<StgValue><ssdm name="new_point_features_read"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
initialize_best.exit:1 %bitcast_ln84 = bitcast i64 %new_point_features_read

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:2 %best_points_addr_3 = getelementptr i64 %best_points, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="best_points_addr_3"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:3 %best_points_addr_6 = getelementptr i64 %best_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="best_points_addr_6"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:4 %best_points_addr_7 = getelementptr i64 %best_points, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="best_points_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:5 %best_points_addr_8 = getelementptr i64 %best_points, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="best_points_addr_8"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:6 %best_points_addr_9 = getelementptr i64 %best_points, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="best_points_addr_9"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:7 %best_points_addr_10 = getelementptr i64 %best_points, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="best_points_addr_10"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:8 %best_points_addr_11 = getelementptr i64 %best_points, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="best_points_addr_11"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:9 %best_points_addr_12 = getelementptr i64 %best_points, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="best_points_addr_12"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:10 %best_points_addr_13 = getelementptr i64 %best_points, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="best_points_addr_13"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:11 %best_points_addr_14 = getelementptr i64 %best_points, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="best_points_addr_14"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:12 %best_points_addr_15 = getelementptr i64 %best_points, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="best_points_addr_15"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:13 %best_points_addr_16 = getelementptr i64 %best_points, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="best_points_addr_16"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:14 %best_points_addr_17 = getelementptr i64 %best_points, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="best_points_addr_17"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:15 %best_points_addr_18 = getelementptr i64 %best_points, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="best_points_addr_18"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:16 %best_points_addr_19 = getelementptr i64 %best_points, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="best_points_addr_19"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:17 %best_points_addr_20 = getelementptr i64 %best_points, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="best_points_addr_20"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:18 %best_points_addr_21 = getelementptr i64 %best_points, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="best_points_addr_21"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:19 %best_points_addr_22 = getelementptr i64 %best_points, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="best_points_addr_22"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:20 %best_points_addr_23 = getelementptr i64 %best_points, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="best_points_addr_23"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize_best.exit:21 %best_points_addr_24 = getelementptr i64 %best_points, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="best_points_addr_24"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
initialize_best.exit:22 %br_ln77 = br void

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i32 %add_ln84, void %update_best.exit.i, i32 0, void %initialize_best.exit

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln84 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln77 = icmp_eq  i32 %i_1, i32 %num_points_read

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln77 = br i1 %icmp_ln77, void %.split10, void %knn.exit.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
.split10:0 %i_1_cast4 = zext i32 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast4"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:12 %known_points_soa_addr_1 = getelementptr i64 %known_points_soa, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="18">
<![CDATA[
.split10:13 %known_points_soa_load_1 = load i18 %known_points_soa_addr_1

]]></Node>
<StgValue><ssdm name="known_points_soa_load_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
.split10:18 %zext_ln85 = zext i32 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:19 %known_points_soa_addr_2 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="18">
<![CDATA[
.split10:20 %known_points_soa_load_2 = load i18 %known_points_soa_addr_2

]]></Node>
<StgValue><ssdm name="known_points_soa_load_2"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
update_best.exit.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="32">
<![CDATA[
.split10:1 %empty_22 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="32">
<![CDATA[
.split10:2 %empty_23 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split10:4 %add_ln80 = add i21 %empty_23, i21 1491584

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:5 %lshr_ln2 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %add_ln80, i32 3, i32 20

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="32">
<![CDATA[
.split10:9 %trunc_ln80 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="18">
<![CDATA[
.split10:13 %known_points_soa_load_1 = load i18 %known_points_soa_addr_1

]]></Node>
<StgValue><ssdm name="known_points_soa_load_1"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
.split10:14 %bitcast_ln85 = bitcast i64 %known_points_soa_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln85"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:15 %diff = dsub i64 %bitcast_ln84, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="18">
<![CDATA[
.split10:20 %known_points_soa_load_2 = load i18 %known_points_soa_addr_2

]]></Node>
<StgValue><ssdm name="known_points_soa_load_2"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
.split10:21 %bitcast_ln85_1 = bitcast i64 %known_points_soa_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln85_1"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:22 %diff_1 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:25 %add_ln84_1 = add i18 %empty_22, i18 2

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="18">
<![CDATA[
.split10:26 %zext_ln85_1 = zext i18 %add_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:27 %known_points_soa_addr_3 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_3"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="18">
<![CDATA[
.split10:28 %known_points_soa_load_3 = load i18 %known_points_soa_addr_3

]]></Node>
<StgValue><ssdm name="known_points_soa_load_3"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:33 %add_ln84_2 = add i18 %empty_22, i18 3

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="18">
<![CDATA[
.split10:34 %zext_ln85_2 = zext i18 %add_ln84_2

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:35 %known_points_soa_addr_4 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_4"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="18">
<![CDATA[
.split10:36 %known_points_soa_load_4 = load i18 %known_points_soa_addr_4

]]></Node>
<StgValue><ssdm name="known_points_soa_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="342" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:15 %diff = dsub i64 %bitcast_ln84, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:22 %diff_1 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="18">
<![CDATA[
.split10:28 %known_points_soa_load_3 = load i18 %known_points_soa_addr_3

]]></Node>
<StgValue><ssdm name="known_points_soa_load_3"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
.split10:29 %bitcast_ln85_2 = bitcast i64 %known_points_soa_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln85_2"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:30 %diff_2 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="18">
<![CDATA[
.split10:36 %known_points_soa_load_4 = load i18 %known_points_soa_addr_4

]]></Node>
<StgValue><ssdm name="known_points_soa_load_4"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
.split10:37 %bitcast_ln85_3 = bitcast i64 %known_points_soa_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln85_3"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:38 %diff_3 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:41 %add_ln84_3 = add i18 %empty_22, i18 4

]]></Node>
<StgValue><ssdm name="add_ln84_3"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="18">
<![CDATA[
.split10:42 %zext_ln85_3 = zext i18 %add_ln84_3

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:43 %known_points_soa_addr_5 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_5"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="18">
<![CDATA[
.split10:44 %known_points_soa_load_5 = load i18 %known_points_soa_addr_5

]]></Node>
<StgValue><ssdm name="known_points_soa_load_5"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:49 %add_ln84_4 = add i18 %empty_22, i18 5

]]></Node>
<StgValue><ssdm name="add_ln84_4"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="18">
<![CDATA[
.split10:50 %zext_ln85_4 = zext i18 %add_ln84_4

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:51 %known_points_soa_addr_6 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_6"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="18">
<![CDATA[
.split10:52 %known_points_soa_load_6 = load i18 %known_points_soa_addr_6

]]></Node>
<StgValue><ssdm name="known_points_soa_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="358" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:15 %diff = dsub i64 %bitcast_ln84, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:22 %diff_1 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:30 %diff_2 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:38 %diff_3 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="18">
<![CDATA[
.split10:44 %known_points_soa_load_5 = load i18 %known_points_soa_addr_5

]]></Node>
<StgValue><ssdm name="known_points_soa_load_5"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.split10:45 %bitcast_ln85_4 = bitcast i64 %known_points_soa_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln85_4"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:46 %diff_4 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="18">
<![CDATA[
.split10:52 %known_points_soa_load_6 = load i18 %known_points_soa_addr_6

]]></Node>
<StgValue><ssdm name="known_points_soa_load_6"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
.split10:53 %bitcast_ln85_5 = bitcast i64 %known_points_soa_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln85_5"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:54 %diff_5 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:57 %add_ln84_5 = add i18 %empty_22, i18 6

]]></Node>
<StgValue><ssdm name="add_ln84_5"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="18">
<![CDATA[
.split10:58 %zext_ln85_5 = zext i18 %add_ln84_5

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:59 %known_points_soa_addr_7 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_5

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_7"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="18">
<![CDATA[
.split10:60 %known_points_soa_load_7 = load i18 %known_points_soa_addr_7

]]></Node>
<StgValue><ssdm name="known_points_soa_load_7"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:65 %add_ln84_6 = add i18 %empty_22, i18 7

]]></Node>
<StgValue><ssdm name="add_ln84_6"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="18">
<![CDATA[
.split10:66 %zext_ln85_6 = zext i18 %add_ln84_6

]]></Node>
<StgValue><ssdm name="zext_ln85_6"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:67 %known_points_soa_addr_8 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_6

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_8"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="18">
<![CDATA[
.split10:68 %known_points_soa_load_8 = load i18 %known_points_soa_addr_8

]]></Node>
<StgValue><ssdm name="known_points_soa_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="376" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:15 %diff = dsub i64 %bitcast_ln84, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:22 %diff_1 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:30 %diff_2 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:38 %diff_3 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:46 %diff_4 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:54 %diff_5 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="18">
<![CDATA[
.split10:60 %known_points_soa_load_7 = load i18 %known_points_soa_addr_7

]]></Node>
<StgValue><ssdm name="known_points_soa_load_7"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
.split10:61 %bitcast_ln85_6 = bitcast i64 %known_points_soa_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln85_6"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:62 %diff_6 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="18">
<![CDATA[
.split10:68 %known_points_soa_load_8 = load i18 %known_points_soa_addr_8

]]></Node>
<StgValue><ssdm name="known_points_soa_load_8"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
.split10:69 %bitcast_ln85_7 = bitcast i64 %known_points_soa_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln85_7"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:70 %diff_7 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:73 %add_ln84_7 = add i18 %empty_22, i18 8

]]></Node>
<StgValue><ssdm name="add_ln84_7"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="18">
<![CDATA[
.split10:74 %zext_ln85_7 = zext i18 %add_ln84_7

]]></Node>
<StgValue><ssdm name="zext_ln85_7"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:75 %known_points_soa_addr_9 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_7

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_9"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="18">
<![CDATA[
.split10:76 %known_points_soa_load_9 = load i18 %known_points_soa_addr_9

]]></Node>
<StgValue><ssdm name="known_points_soa_load_9"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:81 %add_ln84_8 = add i18 %empty_22, i18 9

]]></Node>
<StgValue><ssdm name="add_ln84_8"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="18">
<![CDATA[
.split10:82 %zext_ln85_8 = zext i18 %add_ln84_8

]]></Node>
<StgValue><ssdm name="zext_ln85_8"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:83 %known_points_soa_addr_10 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_10"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="18">
<![CDATA[
.split10:84 %known_points_soa_load_10 = load i18 %known_points_soa_addr_10

]]></Node>
<StgValue><ssdm name="known_points_soa_load_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="396" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:15 %diff = dsub i64 %bitcast_ln84, i64 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:22 %diff_1 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:30 %diff_2 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:38 %diff_3 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:46 %diff_4 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:54 %diff_5 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:62 %diff_6 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:70 %diff_7 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="18">
<![CDATA[
.split10:76 %known_points_soa_load_9 = load i18 %known_points_soa_addr_9

]]></Node>
<StgValue><ssdm name="known_points_soa_load_9"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
.split10:77 %bitcast_ln85_8 = bitcast i64 %known_points_soa_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln85_8"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:78 %diff_8 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_8

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="18">
<![CDATA[
.split10:84 %known_points_soa_load_10 = load i18 %known_points_soa_addr_10

]]></Node>
<StgValue><ssdm name="known_points_soa_load_10"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
.split10:85 %bitcast_ln85_9 = bitcast i64 %known_points_soa_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln85_9"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:86 %diff_9 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_9

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:89 %add_ln84_9 = add i18 %empty_22, i18 10

]]></Node>
<StgValue><ssdm name="add_ln84_9"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="18">
<![CDATA[
.split10:90 %zext_ln85_9 = zext i18 %add_ln84_9

]]></Node>
<StgValue><ssdm name="zext_ln85_9"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:91 %known_points_soa_addr_11 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_9

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_11"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="18">
<![CDATA[
.split10:92 %known_points_soa_load_11 = load i18 %known_points_soa_addr_11

]]></Node>
<StgValue><ssdm name="known_points_soa_load_11"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:97 %add_ln84_10 = add i18 %empty_22, i18 11

]]></Node>
<StgValue><ssdm name="add_ln84_10"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="18">
<![CDATA[
.split10:98 %zext_ln85_10 = zext i18 %add_ln84_10

]]></Node>
<StgValue><ssdm name="zext_ln85_10"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:99 %known_points_soa_addr_12 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_10

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_12"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="18">
<![CDATA[
.split10:100 %known_points_soa_load_12 = load i18 %known_points_soa_addr_12

]]></Node>
<StgValue><ssdm name="known_points_soa_load_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="418" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:16 %mul_i = dmul i64 %diff, i64 %diff

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:23 %mul_i_1 = dmul i64 %diff_1, i64 %diff_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:30 %diff_2 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:38 %diff_3 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:46 %diff_4 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:54 %diff_5 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:62 %diff_6 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:70 %diff_7 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:78 %diff_8 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_8

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:86 %diff_9 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_9

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="18">
<![CDATA[
.split10:92 %known_points_soa_load_11 = load i18 %known_points_soa_addr_11

]]></Node>
<StgValue><ssdm name="known_points_soa_load_11"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
.split10:93 %bitcast_ln85_10 = bitcast i64 %known_points_soa_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln85_10"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:94 %diff_s = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_10

]]></Node>
<StgValue><ssdm name="diff_s"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="18">
<![CDATA[
.split10:100 %known_points_soa_load_12 = load i18 %known_points_soa_addr_12

]]></Node>
<StgValue><ssdm name="known_points_soa_load_12"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
.split10:101 %bitcast_ln85_11 = bitcast i64 %known_points_soa_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln85_11"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:102 %diff_10 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_11

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:105 %add_ln84_11 = add i18 %empty_22, i18 12

]]></Node>
<StgValue><ssdm name="add_ln84_11"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="18">
<![CDATA[
.split10:106 %zext_ln85_11 = zext i18 %add_ln84_11

]]></Node>
<StgValue><ssdm name="zext_ln85_11"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:107 %known_points_soa_addr_13 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_11

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_13"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="18">
<![CDATA[
.split10:108 %known_points_soa_load_13 = load i18 %known_points_soa_addr_13

]]></Node>
<StgValue><ssdm name="known_points_soa_load_13"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:113 %add_ln84_12 = add i18 %empty_22, i18 13

]]></Node>
<StgValue><ssdm name="add_ln84_12"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="18">
<![CDATA[
.split10:114 %zext_ln85_12 = zext i18 %add_ln84_12

]]></Node>
<StgValue><ssdm name="zext_ln85_12"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:115 %known_points_soa_addr_14 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_12

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_14"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="18">
<![CDATA[
.split10:116 %known_points_soa_load_14 = load i18 %known_points_soa_addr_14

]]></Node>
<StgValue><ssdm name="known_points_soa_load_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="442" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:16 %mul_i = dmul i64 %diff, i64 %diff

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:23 %mul_i_1 = dmul i64 %diff_1, i64 %diff_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:31 %mul_i_2 = dmul i64 %diff_2, i64 %diff_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:39 %mul_i_3 = dmul i64 %diff_3, i64 %diff_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:46 %diff_4 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:54 %diff_5 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:62 %diff_6 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:70 %diff_7 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:78 %diff_8 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_8

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:86 %diff_9 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_9

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:94 %diff_s = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_10

]]></Node>
<StgValue><ssdm name="diff_s"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:102 %diff_10 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_11

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="18">
<![CDATA[
.split10:108 %known_points_soa_load_13 = load i18 %known_points_soa_addr_13

]]></Node>
<StgValue><ssdm name="known_points_soa_load_13"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64">
<![CDATA[
.split10:109 %bitcast_ln85_12 = bitcast i64 %known_points_soa_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln85_12"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:110 %diff_11 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_12

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="18">
<![CDATA[
.split10:116 %known_points_soa_load_14 = load i18 %known_points_soa_addr_14

]]></Node>
<StgValue><ssdm name="known_points_soa_load_14"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
.split10:117 %bitcast_ln85_13 = bitcast i64 %known_points_soa_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln85_13"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:118 %diff_12 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_13

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:121 %add_ln84_13 = add i18 %empty_22, i18 14

]]></Node>
<StgValue><ssdm name="add_ln84_13"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="18">
<![CDATA[
.split10:122 %zext_ln85_13 = zext i18 %add_ln84_13

]]></Node>
<StgValue><ssdm name="zext_ln85_13"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:123 %known_points_soa_addr_15 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_13

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_15"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="18">
<![CDATA[
.split10:124 %known_points_soa_load_15 = load i18 %known_points_soa_addr_15

]]></Node>
<StgValue><ssdm name="known_points_soa_load_15"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:129 %add_ln84_14 = add i18 %empty_22, i18 15

]]></Node>
<StgValue><ssdm name="add_ln84_14"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="18">
<![CDATA[
.split10:130 %zext_ln85_14 = zext i18 %add_ln84_14

]]></Node>
<StgValue><ssdm name="zext_ln85_14"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:131 %known_points_soa_addr_16 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_14

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_16"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="18">
<![CDATA[
.split10:132 %known_points_soa_load_16 = load i18 %known_points_soa_addr_16

]]></Node>
<StgValue><ssdm name="known_points_soa_load_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="468" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:16 %mul_i = dmul i64 %diff, i64 %diff

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:23 %mul_i_1 = dmul i64 %diff_1, i64 %diff_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:31 %mul_i_2 = dmul i64 %diff_2, i64 %diff_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:39 %mul_i_3 = dmul i64 %diff_3, i64 %diff_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:47 %mul_i_4 = dmul i64 %diff_4, i64 %diff_4

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:55 %mul_i_5 = dmul i64 %diff_5, i64 %diff_5

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:62 %diff_6 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:70 %diff_7 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:78 %diff_8 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_8

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:86 %diff_9 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_9

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:94 %diff_s = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_10

]]></Node>
<StgValue><ssdm name="diff_s"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:102 %diff_10 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_11

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:110 %diff_11 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_12

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:118 %diff_12 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_13

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="18">
<![CDATA[
.split10:124 %known_points_soa_load_15 = load i18 %known_points_soa_addr_15

]]></Node>
<StgValue><ssdm name="known_points_soa_load_15"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64">
<![CDATA[
.split10:125 %bitcast_ln85_14 = bitcast i64 %known_points_soa_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln85_14"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:126 %diff_13 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_14

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="18">
<![CDATA[
.split10:132 %known_points_soa_load_16 = load i18 %known_points_soa_addr_16

]]></Node>
<StgValue><ssdm name="known_points_soa_load_16"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64">
<![CDATA[
.split10:133 %bitcast_ln85_15 = bitcast i64 %known_points_soa_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln85_15"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:134 %diff_14 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_15

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:137 %add_ln84_15 = add i18 %empty_22, i18 16

]]></Node>
<StgValue><ssdm name="add_ln84_15"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="18">
<![CDATA[
.split10:138 %zext_ln85_15 = zext i18 %add_ln84_15

]]></Node>
<StgValue><ssdm name="zext_ln85_15"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:139 %known_points_soa_addr_17 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_15

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_17"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="18">
<![CDATA[
.split10:140 %known_points_soa_load_17 = load i18 %known_points_soa_addr_17

]]></Node>
<StgValue><ssdm name="known_points_soa_load_17"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:145 %add_ln84_16 = add i18 %empty_22, i18 17

]]></Node>
<StgValue><ssdm name="add_ln84_16"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="18">
<![CDATA[
.split10:146 %zext_ln85_16 = zext i18 %add_ln84_16

]]></Node>
<StgValue><ssdm name="zext_ln85_16"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:147 %known_points_soa_addr_18 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_16

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_18"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="18">
<![CDATA[
.split10:148 %known_points_soa_load_18 = load i18 %known_points_soa_addr_18

]]></Node>
<StgValue><ssdm name="known_points_soa_load_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="496" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:16 %mul_i = dmul i64 %diff, i64 %diff

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:23 %mul_i_1 = dmul i64 %diff_1, i64 %diff_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:31 %mul_i_2 = dmul i64 %diff_2, i64 %diff_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:39 %mul_i_3 = dmul i64 %diff_3, i64 %diff_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:47 %mul_i_4 = dmul i64 %diff_4, i64 %diff_4

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:55 %mul_i_5 = dmul i64 %diff_5, i64 %diff_5

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:63 %mul_i_6 = dmul i64 %diff_6, i64 %diff_6

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:71 %mul_i_7 = dmul i64 %diff_7, i64 %diff_7

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:78 %diff_8 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_8

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:86 %diff_9 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_9

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:94 %diff_s = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_10

]]></Node>
<StgValue><ssdm name="diff_s"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:102 %diff_10 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_11

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:110 %diff_11 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_12

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:118 %diff_12 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_13

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:126 %diff_13 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_14

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:134 %diff_14 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_15

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="18">
<![CDATA[
.split10:140 %known_points_soa_load_17 = load i18 %known_points_soa_addr_17

]]></Node>
<StgValue><ssdm name="known_points_soa_load_17"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64">
<![CDATA[
.split10:141 %bitcast_ln85_16 = bitcast i64 %known_points_soa_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln85_16"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:142 %diff_15 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_16

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="18">
<![CDATA[
.split10:148 %known_points_soa_load_18 = load i18 %known_points_soa_addr_18

]]></Node>
<StgValue><ssdm name="known_points_soa_load_18"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64">
<![CDATA[
.split10:149 %bitcast_ln85_17 = bitcast i64 %known_points_soa_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln85_17"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:150 %diff_16 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_17

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:153 %add_ln84_17 = add i18 %empty_22, i18 18

]]></Node>
<StgValue><ssdm name="add_ln84_17"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="18">
<![CDATA[
.split10:154 %zext_ln85_17 = zext i18 %add_ln84_17

]]></Node>
<StgValue><ssdm name="zext_ln85_17"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:155 %known_points_soa_addr_19 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_17

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_19"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="18">
<![CDATA[
.split10:156 %known_points_soa_load_19 = load i18 %known_points_soa_addr_19

]]></Node>
<StgValue><ssdm name="known_points_soa_load_19"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:161 %add_ln84_18 = add i18 %empty_22, i18 19

]]></Node>
<StgValue><ssdm name="add_ln84_18"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="18">
<![CDATA[
.split10:162 %zext_ln85_18 = zext i18 %add_ln84_18

]]></Node>
<StgValue><ssdm name="zext_ln85_18"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:163 %known_points_soa_addr_20 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_18

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_20"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="18">
<![CDATA[
.split10:164 %known_points_soa_load_20 = load i18 %known_points_soa_addr_20

]]></Node>
<StgValue><ssdm name="known_points_soa_load_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="526" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:17 %distance_1 = dadd i64 %mul_i, i64 0

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:31 %mul_i_2 = dmul i64 %diff_2, i64 %diff_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:39 %mul_i_3 = dmul i64 %diff_3, i64 %diff_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:47 %mul_i_4 = dmul i64 %diff_4, i64 %diff_4

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:55 %mul_i_5 = dmul i64 %diff_5, i64 %diff_5

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:63 %mul_i_6 = dmul i64 %diff_6, i64 %diff_6

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:71 %mul_i_7 = dmul i64 %diff_7, i64 %diff_7

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:79 %mul_i_8 = dmul i64 %diff_8, i64 %diff_8

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:87 %mul_i_9 = dmul i64 %diff_9, i64 %diff_9

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:94 %diff_s = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_10

]]></Node>
<StgValue><ssdm name="diff_s"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:102 %diff_10 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_11

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:110 %diff_11 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_12

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:118 %diff_12 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_13

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:126 %diff_13 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_14

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:134 %diff_14 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_15

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:142 %diff_15 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_16

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:150 %diff_16 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_17

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="18">
<![CDATA[
.split10:156 %known_points_soa_load_19 = load i18 %known_points_soa_addr_19

]]></Node>
<StgValue><ssdm name="known_points_soa_load_19"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
.split10:157 %bitcast_ln85_18 = bitcast i64 %known_points_soa_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln85_18"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:158 %diff_17 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_18

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="18">
<![CDATA[
.split10:164 %known_points_soa_load_20 = load i18 %known_points_soa_addr_20

]]></Node>
<StgValue><ssdm name="known_points_soa_load_20"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64">
<![CDATA[
.split10:165 %bitcast_ln85_19 = bitcast i64 %known_points_soa_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln85_19"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:166 %diff_18 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_19

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:169 %add_ln84_19 = add i18 %empty_22, i18 20

]]></Node>
<StgValue><ssdm name="add_ln84_19"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="18">
<![CDATA[
.split10:170 %zext_ln85_19 = zext i18 %add_ln84_19

]]></Node>
<StgValue><ssdm name="zext_ln85_19"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:171 %known_points_soa_addr_21 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_19

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_21"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="18">
<![CDATA[
.split10:172 %known_points_soa_load_21 = load i18 %known_points_soa_addr_21

]]></Node>
<StgValue><ssdm name="known_points_soa_load_21"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:177 %add_ln84_20 = add i18 %empty_22, i18 21

]]></Node>
<StgValue><ssdm name="add_ln84_20"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="18">
<![CDATA[
.split10:178 %zext_ln85_20 = zext i18 %add_ln84_20

]]></Node>
<StgValue><ssdm name="zext_ln85_20"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:179 %known_points_soa_addr_22 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_20

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_22"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="18">
<![CDATA[
.split10:180 %known_points_soa_load_22 = load i18 %known_points_soa_addr_22

]]></Node>
<StgValue><ssdm name="known_points_soa_load_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="557" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:17 %distance_1 = dadd i64 %mul_i, i64 0

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:47 %mul_i_4 = dmul i64 %diff_4, i64 %diff_4

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:55 %mul_i_5 = dmul i64 %diff_5, i64 %diff_5

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:63 %mul_i_6 = dmul i64 %diff_6, i64 %diff_6

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:71 %mul_i_7 = dmul i64 %diff_7, i64 %diff_7

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:79 %mul_i_8 = dmul i64 %diff_8, i64 %diff_8

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:87 %mul_i_9 = dmul i64 %diff_9, i64 %diff_9

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:95 %mul_i_s = dmul i64 %diff_s, i64 %diff_s

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:103 %mul_i_10 = dmul i64 %diff_10, i64 %diff_10

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:110 %diff_11 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_12

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:118 %diff_12 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_13

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:126 %diff_13 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_14

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:134 %diff_14 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_15

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:142 %diff_15 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_16

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:150 %diff_16 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_17

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:158 %diff_17 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_18

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:166 %diff_18 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_19

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="18">
<![CDATA[
.split10:172 %known_points_soa_load_21 = load i18 %known_points_soa_addr_21

]]></Node>
<StgValue><ssdm name="known_points_soa_load_21"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split10:173 %bitcast_ln85_20 = bitcast i64 %known_points_soa_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln85_20"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:174 %diff_19 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_20

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="18">
<![CDATA[
.split10:180 %known_points_soa_load_22 = load i18 %known_points_soa_addr_22

]]></Node>
<StgValue><ssdm name="known_points_soa_load_22"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64">
<![CDATA[
.split10:181 %bitcast_ln85_21 = bitcast i64 %known_points_soa_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln85_21"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:182 %diff_20 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_21

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:185 %add_ln84_21 = add i18 %empty_22, i18 22

]]></Node>
<StgValue><ssdm name="add_ln84_21"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="18">
<![CDATA[
.split10:186 %zext_ln85_21 = zext i18 %add_ln84_21

]]></Node>
<StgValue><ssdm name="zext_ln85_21"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:187 %known_points_soa_addr_23 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_21

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_23"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="18">
<![CDATA[
.split10:188 %known_points_soa_load_23 = load i18 %known_points_soa_addr_23

]]></Node>
<StgValue><ssdm name="known_points_soa_load_23"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:193 %add_ln84_22 = add i18 %empty_22, i18 23

]]></Node>
<StgValue><ssdm name="add_ln84_22"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="18">
<![CDATA[
.split10:194 %zext_ln85_22 = zext i18 %add_ln84_22

]]></Node>
<StgValue><ssdm name="zext_ln85_22"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:195 %known_points_soa_addr_24 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_22

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_24"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="18">
<![CDATA[
.split10:196 %known_points_soa_load_24 = load i18 %known_points_soa_addr_24

]]></Node>
<StgValue><ssdm name="known_points_soa_load_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="588" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:17 %distance_1 = dadd i64 %mul_i, i64 0

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:63 %mul_i_6 = dmul i64 %diff_6, i64 %diff_6

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:71 %mul_i_7 = dmul i64 %diff_7, i64 %diff_7

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:79 %mul_i_8 = dmul i64 %diff_8, i64 %diff_8

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:87 %mul_i_9 = dmul i64 %diff_9, i64 %diff_9

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:95 %mul_i_s = dmul i64 %diff_s, i64 %diff_s

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:103 %mul_i_10 = dmul i64 %diff_10, i64 %diff_10

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:111 %mul_i_11 = dmul i64 %diff_11, i64 %diff_11

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:119 %mul_i_12 = dmul i64 %diff_12, i64 %diff_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:126 %diff_13 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_14

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:134 %diff_14 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_15

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:142 %diff_15 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_16

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:150 %diff_16 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_17

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:158 %diff_17 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_18

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:166 %diff_18 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_19

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:174 %diff_19 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_20

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:182 %diff_20 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_21

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="18">
<![CDATA[
.split10:188 %known_points_soa_load_23 = load i18 %known_points_soa_addr_23

]]></Node>
<StgValue><ssdm name="known_points_soa_load_23"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64">
<![CDATA[
.split10:189 %bitcast_ln85_22 = bitcast i64 %known_points_soa_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln85_22"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:190 %diff_21 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_22

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="18">
<![CDATA[
.split10:196 %known_points_soa_load_24 = load i18 %known_points_soa_addr_24

]]></Node>
<StgValue><ssdm name="known_points_soa_load_24"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64">
<![CDATA[
.split10:197 %bitcast_ln85_23 = bitcast i64 %known_points_soa_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln85_23"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:198 %diff_22 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_23

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:201 %add_ln84_23 = add i18 %empty_22, i18 24

]]></Node>
<StgValue><ssdm name="add_ln84_23"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="18">
<![CDATA[
.split10:202 %zext_ln85_23 = zext i18 %add_ln84_23

]]></Node>
<StgValue><ssdm name="zext_ln85_23"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:203 %known_points_soa_addr_25 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_23

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_25"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="18">
<![CDATA[
.split10:204 %known_points_soa_load_25 = load i18 %known_points_soa_addr_25

]]></Node>
<StgValue><ssdm name="known_points_soa_load_25"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:209 %add_ln84_24 = add i18 %empty_22, i18 25

]]></Node>
<StgValue><ssdm name="add_ln84_24"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="18">
<![CDATA[
.split10:210 %zext_ln85_24 = zext i18 %add_ln84_24

]]></Node>
<StgValue><ssdm name="zext_ln85_24"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:211 %known_points_soa_addr_26 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_24

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_26"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="18">
<![CDATA[
.split10:212 %known_points_soa_load_26 = load i18 %known_points_soa_addr_26

]]></Node>
<StgValue><ssdm name="known_points_soa_load_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="619" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:17 %distance_1 = dadd i64 %mul_i, i64 0

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:79 %mul_i_8 = dmul i64 %diff_8, i64 %diff_8

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:87 %mul_i_9 = dmul i64 %diff_9, i64 %diff_9

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:95 %mul_i_s = dmul i64 %diff_s, i64 %diff_s

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:103 %mul_i_10 = dmul i64 %diff_10, i64 %diff_10

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:111 %mul_i_11 = dmul i64 %diff_11, i64 %diff_11

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:119 %mul_i_12 = dmul i64 %diff_12, i64 %diff_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:127 %mul_i_13 = dmul i64 %diff_13, i64 %diff_13

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:135 %mul_i_14 = dmul i64 %diff_14, i64 %diff_14

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:142 %diff_15 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_16

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:150 %diff_16 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_17

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:158 %diff_17 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_18

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:166 %diff_18 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_19

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:174 %diff_19 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_20

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:182 %diff_20 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_21

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:190 %diff_21 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_22

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:198 %diff_22 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_23

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="18">
<![CDATA[
.split10:204 %known_points_soa_load_25 = load i18 %known_points_soa_addr_25

]]></Node>
<StgValue><ssdm name="known_points_soa_load_25"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64">
<![CDATA[
.split10:205 %bitcast_ln85_24 = bitcast i64 %known_points_soa_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln85_24"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:206 %diff_23 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_24

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="18">
<![CDATA[
.split10:212 %known_points_soa_load_26 = load i18 %known_points_soa_addr_26

]]></Node>
<StgValue><ssdm name="known_points_soa_load_26"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
.split10:213 %bitcast_ln85_25 = bitcast i64 %known_points_soa_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln85_25"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:214 %diff_24 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_25

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:217 %add_ln84_25 = add i18 %empty_22, i18 26

]]></Node>
<StgValue><ssdm name="add_ln84_25"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="18">
<![CDATA[
.split10:218 %zext_ln85_25 = zext i18 %add_ln84_25

]]></Node>
<StgValue><ssdm name="zext_ln85_25"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:219 %known_points_soa_addr_27 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_25

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_27"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="18">
<![CDATA[
.split10:220 %known_points_soa_load_27 = load i18 %known_points_soa_addr_27

]]></Node>
<StgValue><ssdm name="known_points_soa_load_27"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:225 %add_ln84_26 = add i18 %empty_22, i18 27

]]></Node>
<StgValue><ssdm name="add_ln84_26"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="18">
<![CDATA[
.split10:226 %zext_ln85_26 = zext i18 %add_ln84_26

]]></Node>
<StgValue><ssdm name="zext_ln85_26"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:227 %known_points_soa_addr_28 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_26

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_28"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="18">
<![CDATA[
.split10:228 %known_points_soa_load_28 = load i18 %known_points_soa_addr_28

]]></Node>
<StgValue><ssdm name="known_points_soa_load_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="650" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:17 %distance_1 = dadd i64 %mul_i, i64 0

]]></Node>
<StgValue><ssdm name="distance_1"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:95 %mul_i_s = dmul i64 %diff_s, i64 %diff_s

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:103 %mul_i_10 = dmul i64 %diff_10, i64 %diff_10

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:111 %mul_i_11 = dmul i64 %diff_11, i64 %diff_11

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:119 %mul_i_12 = dmul i64 %diff_12, i64 %diff_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:127 %mul_i_13 = dmul i64 %diff_13, i64 %diff_13

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:135 %mul_i_14 = dmul i64 %diff_14, i64 %diff_14

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:143 %mul_i_15 = dmul i64 %diff_15, i64 %diff_15

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:151 %mul_i_16 = dmul i64 %diff_16, i64 %diff_16

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:158 %diff_17 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_18

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:166 %diff_18 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_19

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:174 %diff_19 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_20

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:182 %diff_20 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_21

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:190 %diff_21 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_22

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:198 %diff_22 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_23

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:206 %diff_23 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_24

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:214 %diff_24 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_25

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="18">
<![CDATA[
.split10:220 %known_points_soa_load_27 = load i18 %known_points_soa_addr_27

]]></Node>
<StgValue><ssdm name="known_points_soa_load_27"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
.split10:221 %bitcast_ln85_26 = bitcast i64 %known_points_soa_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln85_26"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:222 %diff_25 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_26

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="18">
<![CDATA[
.split10:228 %known_points_soa_load_28 = load i18 %known_points_soa_addr_28

]]></Node>
<StgValue><ssdm name="known_points_soa_load_28"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
.split10:229 %bitcast_ln85_27 = bitcast i64 %known_points_soa_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln85_27"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:230 %diff_26 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_27

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:233 %add_ln84_27 = add i18 %empty_22, i18 28

]]></Node>
<StgValue><ssdm name="add_ln84_27"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="18">
<![CDATA[
.split10:234 %zext_ln85_27 = zext i18 %add_ln84_27

]]></Node>
<StgValue><ssdm name="zext_ln85_27"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:235 %known_points_soa_addr_29 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_27

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_29"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="18">
<![CDATA[
.split10:236 %known_points_soa_load_29 = load i18 %known_points_soa_addr_29

]]></Node>
<StgValue><ssdm name="known_points_soa_load_29"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:241 %add_ln84_28 = add i18 %empty_22, i18 29

]]></Node>
<StgValue><ssdm name="add_ln84_28"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="18">
<![CDATA[
.split10:242 %zext_ln85_28 = zext i18 %add_ln84_28

]]></Node>
<StgValue><ssdm name="zext_ln85_28"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:243 %known_points_soa_addr_30 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_28

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_30"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="18">
<![CDATA[
.split10:244 %known_points_soa_load_30 = load i18 %known_points_soa_addr_30

]]></Node>
<StgValue><ssdm name="known_points_soa_load_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="681" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:24 %distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="distance_1_1"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:111 %mul_i_11 = dmul i64 %diff_11, i64 %diff_11

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:119 %mul_i_12 = dmul i64 %diff_12, i64 %diff_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:127 %mul_i_13 = dmul i64 %diff_13, i64 %diff_13

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:135 %mul_i_14 = dmul i64 %diff_14, i64 %diff_14

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:143 %mul_i_15 = dmul i64 %diff_15, i64 %diff_15

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:151 %mul_i_16 = dmul i64 %diff_16, i64 %diff_16

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:159 %mul_i_17 = dmul i64 %diff_17, i64 %diff_17

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:167 %mul_i_18 = dmul i64 %diff_18, i64 %diff_18

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:174 %diff_19 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_20

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:182 %diff_20 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_21

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:190 %diff_21 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_22

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:198 %diff_22 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_23

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:206 %diff_23 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_24

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:214 %diff_24 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_25

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:222 %diff_25 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_26

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:230 %diff_26 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_27

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="18">
<![CDATA[
.split10:236 %known_points_soa_load_29 = load i18 %known_points_soa_addr_29

]]></Node>
<StgValue><ssdm name="known_points_soa_load_29"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64">
<![CDATA[
.split10:237 %bitcast_ln85_28 = bitcast i64 %known_points_soa_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln85_28"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:238 %diff_27 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_28

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="18">
<![CDATA[
.split10:244 %known_points_soa_load_30 = load i18 %known_points_soa_addr_30

]]></Node>
<StgValue><ssdm name="known_points_soa_load_30"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
.split10:245 %bitcast_ln85_29 = bitcast i64 %known_points_soa_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln85_29"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:246 %diff_28 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_29

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:249 %add_ln84_29 = add i18 %empty_22, i18 30

]]></Node>
<StgValue><ssdm name="add_ln84_29"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="18">
<![CDATA[
.split10:250 %zext_ln85_29 = zext i18 %add_ln84_29

]]></Node>
<StgValue><ssdm name="zext_ln85_29"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:251 %known_points_soa_addr_31 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_29

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_31"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="18">
<![CDATA[
.split10:252 %known_points_soa_load_31 = load i18 %known_points_soa_addr_31

]]></Node>
<StgValue><ssdm name="known_points_soa_load_31"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:257 %add_ln84_30 = add i18 %empty_22, i18 31

]]></Node>
<StgValue><ssdm name="add_ln84_30"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="18">
<![CDATA[
.split10:258 %zext_ln85_30 = zext i18 %add_ln84_30

]]></Node>
<StgValue><ssdm name="zext_ln85_30"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:259 %known_points_soa_addr_32 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_30

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_32"/></StgValue>
</operation>

<operation id="711" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="18">
<![CDATA[
.split10:260 %known_points_soa_load_32 = load i18 %known_points_soa_addr_32

]]></Node>
<StgValue><ssdm name="known_points_soa_load_32"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="712" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:24 %distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="distance_1_1"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:127 %mul_i_13 = dmul i64 %diff_13, i64 %diff_13

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:135 %mul_i_14 = dmul i64 %diff_14, i64 %diff_14

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:143 %mul_i_15 = dmul i64 %diff_15, i64 %diff_15

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:151 %mul_i_16 = dmul i64 %diff_16, i64 %diff_16

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:159 %mul_i_17 = dmul i64 %diff_17, i64 %diff_17

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:167 %mul_i_18 = dmul i64 %diff_18, i64 %diff_18

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:175 %mul_i_19 = dmul i64 %diff_19, i64 %diff_19

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:183 %mul_i_20 = dmul i64 %diff_20, i64 %diff_20

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:190 %diff_21 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_22

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:198 %diff_22 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_23

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:206 %diff_23 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_24

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:214 %diff_24 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_25

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:222 %diff_25 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_26

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:230 %diff_26 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_27

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:238 %diff_27 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_28

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:246 %diff_28 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_29

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="18">
<![CDATA[
.split10:252 %known_points_soa_load_31 = load i18 %known_points_soa_addr_31

]]></Node>
<StgValue><ssdm name="known_points_soa_load_31"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
.split10:253 %bitcast_ln85_30 = bitcast i64 %known_points_soa_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln85_30"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:254 %diff_29 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_30

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="18">
<![CDATA[
.split10:260 %known_points_soa_load_32 = load i18 %known_points_soa_addr_32

]]></Node>
<StgValue><ssdm name="known_points_soa_load_32"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64">
<![CDATA[
.split10:261 %bitcast_ln85_31 = bitcast i64 %known_points_soa_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln85_31"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:262 %diff_30 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_31

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:265 %add_ln84_31 = add i18 %empty_22, i18 32

]]></Node>
<StgValue><ssdm name="add_ln84_31"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="18">
<![CDATA[
.split10:266 %zext_ln85_31 = zext i18 %add_ln84_31

]]></Node>
<StgValue><ssdm name="zext_ln85_31"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:267 %known_points_soa_addr_33 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_31

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_33"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="18">
<![CDATA[
.split10:268 %known_points_soa_load_33 = load i18 %known_points_soa_addr_33

]]></Node>
<StgValue><ssdm name="known_points_soa_load_33"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:273 %add_ln84_32 = add i18 %empty_22, i18 33

]]></Node>
<StgValue><ssdm name="add_ln84_32"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="18">
<![CDATA[
.split10:274 %zext_ln85_32 = zext i18 %add_ln84_32

]]></Node>
<StgValue><ssdm name="zext_ln85_32"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:275 %known_points_soa_addr_34 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_32

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_34"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="18">
<![CDATA[
.split10:276 %known_points_soa_load_34 = load i18 %known_points_soa_addr_34

]]></Node>
<StgValue><ssdm name="known_points_soa_load_34"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="743" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:24 %distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="distance_1_1"/></StgValue>
</operation>

<operation id="744" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:143 %mul_i_15 = dmul i64 %diff_15, i64 %diff_15

]]></Node>
<StgValue><ssdm name="mul_i_15"/></StgValue>
</operation>

<operation id="745" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:151 %mul_i_16 = dmul i64 %diff_16, i64 %diff_16

]]></Node>
<StgValue><ssdm name="mul_i_16"/></StgValue>
</operation>

<operation id="746" st_id="22" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:159 %mul_i_17 = dmul i64 %diff_17, i64 %diff_17

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>

<operation id="747" st_id="22" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:167 %mul_i_18 = dmul i64 %diff_18, i64 %diff_18

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>

<operation id="748" st_id="22" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:175 %mul_i_19 = dmul i64 %diff_19, i64 %diff_19

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>

<operation id="749" st_id="22" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:183 %mul_i_20 = dmul i64 %diff_20, i64 %diff_20

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>

<operation id="750" st_id="22" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:191 %mul_i_21 = dmul i64 %diff_21, i64 %diff_21

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>

<operation id="751" st_id="22" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:199 %mul_i_22 = dmul i64 %diff_22, i64 %diff_22

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>

<operation id="752" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:206 %diff_23 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_24

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:214 %diff_24 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_25

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:222 %diff_25 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_26

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:230 %diff_26 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_27

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:238 %diff_27 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_28

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:246 %diff_28 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_29

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:254 %diff_29 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_30

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:262 %diff_30 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_31

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="18">
<![CDATA[
.split10:268 %known_points_soa_load_33 = load i18 %known_points_soa_addr_33

]]></Node>
<StgValue><ssdm name="known_points_soa_load_33"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
.split10:269 %bitcast_ln85_32 = bitcast i64 %known_points_soa_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln85_32"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:270 %diff_31 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_32

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="18">
<![CDATA[
.split10:276 %known_points_soa_load_34 = load i18 %known_points_soa_addr_34

]]></Node>
<StgValue><ssdm name="known_points_soa_load_34"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
.split10:277 %bitcast_ln85_33 = bitcast i64 %known_points_soa_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln85_33"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:278 %diff_32 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_33

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:281 %add_ln84_33 = add i18 %empty_22, i18 34

]]></Node>
<StgValue><ssdm name="add_ln84_33"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="18">
<![CDATA[
.split10:282 %zext_ln85_33 = zext i18 %add_ln84_33

]]></Node>
<StgValue><ssdm name="zext_ln85_33"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:283 %known_points_soa_addr_35 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_33

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_35"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="18">
<![CDATA[
.split10:284 %known_points_soa_load_35 = load i18 %known_points_soa_addr_35

]]></Node>
<StgValue><ssdm name="known_points_soa_load_35"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:289 %add_ln84_34 = add i18 %empty_22, i18 35

]]></Node>
<StgValue><ssdm name="add_ln84_34"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="18">
<![CDATA[
.split10:290 %zext_ln85_34 = zext i18 %add_ln84_34

]]></Node>
<StgValue><ssdm name="zext_ln85_34"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:291 %known_points_soa_addr_36 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_34

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_36"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="18">
<![CDATA[
.split10:292 %known_points_soa_load_36 = load i18 %known_points_soa_addr_36

]]></Node>
<StgValue><ssdm name="known_points_soa_load_36"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="774" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:24 %distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="distance_1_1"/></StgValue>
</operation>

<operation id="775" st_id="23" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:159 %mul_i_17 = dmul i64 %diff_17, i64 %diff_17

]]></Node>
<StgValue><ssdm name="mul_i_17"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:167 %mul_i_18 = dmul i64 %diff_18, i64 %diff_18

]]></Node>
<StgValue><ssdm name="mul_i_18"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:175 %mul_i_19 = dmul i64 %diff_19, i64 %diff_19

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:183 %mul_i_20 = dmul i64 %diff_20, i64 %diff_20

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>

<operation id="779" st_id="23" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:191 %mul_i_21 = dmul i64 %diff_21, i64 %diff_21

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>

<operation id="780" st_id="23" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:199 %mul_i_22 = dmul i64 %diff_22, i64 %diff_22

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>

<operation id="781" st_id="23" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:207 %mul_i_23 = dmul i64 %diff_23, i64 %diff_23

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>

<operation id="782" st_id="23" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:215 %mul_i_24 = dmul i64 %diff_24, i64 %diff_24

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>

<operation id="783" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:222 %diff_25 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_26

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="784" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:230 %diff_26 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_27

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="785" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:238 %diff_27 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_28

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="786" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:246 %diff_28 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_29

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="787" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:254 %diff_29 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_30

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="788" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:262 %diff_30 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_31

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="789" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:270 %diff_31 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_32

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:278 %diff_32 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_33

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="18">
<![CDATA[
.split10:284 %known_points_soa_load_35 = load i18 %known_points_soa_addr_35

]]></Node>
<StgValue><ssdm name="known_points_soa_load_35"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
.split10:285 %bitcast_ln85_34 = bitcast i64 %known_points_soa_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln85_34"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:286 %diff_33 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_34

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="18">
<![CDATA[
.split10:292 %known_points_soa_load_36 = load i18 %known_points_soa_addr_36

]]></Node>
<StgValue><ssdm name="known_points_soa_load_36"/></StgValue>
</operation>

<operation id="795" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64">
<![CDATA[
.split10:293 %bitcast_ln85_35 = bitcast i64 %known_points_soa_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln85_35"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:294 %diff_34 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_35

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:297 %add_ln84_35 = add i18 %empty_22, i18 36

]]></Node>
<StgValue><ssdm name="add_ln84_35"/></StgValue>
</operation>

<operation id="798" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="18">
<![CDATA[
.split10:298 %zext_ln85_35 = zext i18 %add_ln84_35

]]></Node>
<StgValue><ssdm name="zext_ln85_35"/></StgValue>
</operation>

<operation id="799" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:299 %known_points_soa_addr_37 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_35

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_37"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="18">
<![CDATA[
.split10:300 %known_points_soa_load_37 = load i18 %known_points_soa_addr_37

]]></Node>
<StgValue><ssdm name="known_points_soa_load_37"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:305 %add_ln84_36 = add i18 %empty_22, i18 37

]]></Node>
<StgValue><ssdm name="add_ln84_36"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="18">
<![CDATA[
.split10:306 %zext_ln85_36 = zext i18 %add_ln84_36

]]></Node>
<StgValue><ssdm name="zext_ln85_36"/></StgValue>
</operation>

<operation id="803" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:307 %known_points_soa_addr_38 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_36

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_38"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="18">
<![CDATA[
.split10:308 %known_points_soa_load_38 = load i18 %known_points_soa_addr_38

]]></Node>
<StgValue><ssdm name="known_points_soa_load_38"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="805" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:24 %distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="distance_1_1"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:175 %mul_i_19 = dmul i64 %diff_19, i64 %diff_19

]]></Node>
<StgValue><ssdm name="mul_i_19"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:183 %mul_i_20 = dmul i64 %diff_20, i64 %diff_20

]]></Node>
<StgValue><ssdm name="mul_i_20"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:191 %mul_i_21 = dmul i64 %diff_21, i64 %diff_21

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:199 %mul_i_22 = dmul i64 %diff_22, i64 %diff_22

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:207 %mul_i_23 = dmul i64 %diff_23, i64 %diff_23

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:215 %mul_i_24 = dmul i64 %diff_24, i64 %diff_24

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:223 %mul_i_25 = dmul i64 %diff_25, i64 %diff_25

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:231 %mul_i_26 = dmul i64 %diff_26, i64 %diff_26

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:238 %diff_27 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_28

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:246 %diff_28 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_29

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:254 %diff_29 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_30

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:262 %diff_30 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_31

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:270 %diff_31 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_32

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:278 %diff_32 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_33

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:286 %diff_33 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_34

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:294 %diff_34 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_35

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="18">
<![CDATA[
.split10:300 %known_points_soa_load_37 = load i18 %known_points_soa_addr_37

]]></Node>
<StgValue><ssdm name="known_points_soa_load_37"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
.split10:301 %bitcast_ln85_36 = bitcast i64 %known_points_soa_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln85_36"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:302 %diff_35 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_36

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="825" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="18">
<![CDATA[
.split10:308 %known_points_soa_load_38 = load i18 %known_points_soa_addr_38

]]></Node>
<StgValue><ssdm name="known_points_soa_load_38"/></StgValue>
</operation>

<operation id="826" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64">
<![CDATA[
.split10:309 %bitcast_ln85_37 = bitcast i64 %known_points_soa_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln85_37"/></StgValue>
</operation>

<operation id="827" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:310 %diff_36 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_37

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="828" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:313 %add_ln84_37 = add i18 %empty_22, i18 38

]]></Node>
<StgValue><ssdm name="add_ln84_37"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="18">
<![CDATA[
.split10:314 %zext_ln85_37 = zext i18 %add_ln84_37

]]></Node>
<StgValue><ssdm name="zext_ln85_37"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:315 %known_points_soa_addr_39 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_37

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_39"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="18">
<![CDATA[
.split10:316 %known_points_soa_load_39 = load i18 %known_points_soa_addr_39

]]></Node>
<StgValue><ssdm name="known_points_soa_load_39"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:321 %add_ln84_38 = add i18 %empty_22, i18 39

]]></Node>
<StgValue><ssdm name="add_ln84_38"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="18">
<![CDATA[
.split10:322 %zext_ln85_38 = zext i18 %add_ln84_38

]]></Node>
<StgValue><ssdm name="zext_ln85_38"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:323 %known_points_soa_addr_40 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_38

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_40"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="18">
<![CDATA[
.split10:324 %known_points_soa_load_40 = load i18 %known_points_soa_addr_40

]]></Node>
<StgValue><ssdm name="known_points_soa_load_40"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="836" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:32 %distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="distance_1_2"/></StgValue>
</operation>

<operation id="837" st_id="25" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:191 %mul_i_21 = dmul i64 %diff_21, i64 %diff_21

]]></Node>
<StgValue><ssdm name="mul_i_21"/></StgValue>
</operation>

<operation id="838" st_id="25" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:199 %mul_i_22 = dmul i64 %diff_22, i64 %diff_22

]]></Node>
<StgValue><ssdm name="mul_i_22"/></StgValue>
</operation>

<operation id="839" st_id="25" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:207 %mul_i_23 = dmul i64 %diff_23, i64 %diff_23

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>

<operation id="840" st_id="25" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:215 %mul_i_24 = dmul i64 %diff_24, i64 %diff_24

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>

<operation id="841" st_id="25" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:223 %mul_i_25 = dmul i64 %diff_25, i64 %diff_25

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>

<operation id="842" st_id="25" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:231 %mul_i_26 = dmul i64 %diff_26, i64 %diff_26

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>

<operation id="843" st_id="25" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:239 %mul_i_27 = dmul i64 %diff_27, i64 %diff_27

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>

<operation id="844" st_id="25" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:247 %mul_i_28 = dmul i64 %diff_28, i64 %diff_28

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>

<operation id="845" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:254 %diff_29 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_30

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="846" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:262 %diff_30 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_31

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="847" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:270 %diff_31 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_32

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="848" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:278 %diff_32 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_33

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="849" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:286 %diff_33 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_34

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="850" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:294 %diff_34 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_35

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="851" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:302 %diff_35 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_36

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="852" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:310 %diff_36 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_37

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="853" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="18">
<![CDATA[
.split10:316 %known_points_soa_load_39 = load i18 %known_points_soa_addr_39

]]></Node>
<StgValue><ssdm name="known_points_soa_load_39"/></StgValue>
</operation>

<operation id="854" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64">
<![CDATA[
.split10:317 %bitcast_ln85_38 = bitcast i64 %known_points_soa_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln85_38"/></StgValue>
</operation>

<operation id="855" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:318 %diff_37 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_38

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="856" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="18">
<![CDATA[
.split10:324 %known_points_soa_load_40 = load i18 %known_points_soa_addr_40

]]></Node>
<StgValue><ssdm name="known_points_soa_load_40"/></StgValue>
</operation>

<operation id="857" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
.split10:325 %bitcast_ln85_39 = bitcast i64 %known_points_soa_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln85_39"/></StgValue>
</operation>

<operation id="858" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:326 %diff_38 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_39

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="859" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:329 %add_ln84_39 = add i18 %empty_22, i18 40

]]></Node>
<StgValue><ssdm name="add_ln84_39"/></StgValue>
</operation>

<operation id="860" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="18">
<![CDATA[
.split10:330 %zext_ln85_39 = zext i18 %add_ln84_39

]]></Node>
<StgValue><ssdm name="zext_ln85_39"/></StgValue>
</operation>

<operation id="861" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:331 %known_points_soa_addr_41 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_39

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_41"/></StgValue>
</operation>

<operation id="862" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="18">
<![CDATA[
.split10:332 %known_points_soa_load_41 = load i18 %known_points_soa_addr_41

]]></Node>
<StgValue><ssdm name="known_points_soa_load_41"/></StgValue>
</operation>

<operation id="863" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:337 %add_ln84_40 = add i18 %empty_22, i18 41

]]></Node>
<StgValue><ssdm name="add_ln84_40"/></StgValue>
</operation>

<operation id="864" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="18">
<![CDATA[
.split10:338 %zext_ln85_40 = zext i18 %add_ln84_40

]]></Node>
<StgValue><ssdm name="zext_ln85_40"/></StgValue>
</operation>

<operation id="865" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:339 %known_points_soa_addr_42 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_40

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_42"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="18">
<![CDATA[
.split10:340 %known_points_soa_load_42 = load i18 %known_points_soa_addr_42

]]></Node>
<StgValue><ssdm name="known_points_soa_load_42"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="18">
<![CDATA[
.split10:6 %zext_ln80 = zext i18 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:7 %known_points_soa_addr = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="known_points_soa_addr"/></StgValue>
</operation>

<operation id="869" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="18">
<![CDATA[
.split10:8 %known_points_soa_load = load i18 %known_points_soa_addr

]]></Node>
<StgValue><ssdm name="known_points_soa_load"/></StgValue>
</operation>

<operation id="870" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:32 %distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="distance_1_2"/></StgValue>
</operation>

<operation id="871" st_id="26" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:207 %mul_i_23 = dmul i64 %diff_23, i64 %diff_23

]]></Node>
<StgValue><ssdm name="mul_i_23"/></StgValue>
</operation>

<operation id="872" st_id="26" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:215 %mul_i_24 = dmul i64 %diff_24, i64 %diff_24

]]></Node>
<StgValue><ssdm name="mul_i_24"/></StgValue>
</operation>

<operation id="873" st_id="26" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:223 %mul_i_25 = dmul i64 %diff_25, i64 %diff_25

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>

<operation id="874" st_id="26" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:231 %mul_i_26 = dmul i64 %diff_26, i64 %diff_26

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>

<operation id="875" st_id="26" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:239 %mul_i_27 = dmul i64 %diff_27, i64 %diff_27

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>

<operation id="876" st_id="26" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:247 %mul_i_28 = dmul i64 %diff_28, i64 %diff_28

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>

<operation id="877" st_id="26" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:255 %mul_i_29 = dmul i64 %diff_29, i64 %diff_29

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>

<operation id="878" st_id="26" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:263 %mul_i_30 = dmul i64 %diff_30, i64 %diff_30

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>

<operation id="879" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:270 %diff_31 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_32

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="880" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:278 %diff_32 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_33

]]></Node>
<StgValue><ssdm name="diff_32"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:286 %diff_33 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_34

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:294 %diff_34 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_35

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:302 %diff_35 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_36

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:310 %diff_36 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_37

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:318 %diff_37 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_38

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:326 %diff_38 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_39

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="18">
<![CDATA[
.split10:332 %known_points_soa_load_41 = load i18 %known_points_soa_addr_41

]]></Node>
<StgValue><ssdm name="known_points_soa_load_41"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
.split10:333 %bitcast_ln85_40 = bitcast i64 %known_points_soa_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln85_40"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:334 %diff_39 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_40

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="18">
<![CDATA[
.split10:340 %known_points_soa_load_42 = load i18 %known_points_soa_addr_42

]]></Node>
<StgValue><ssdm name="known_points_soa_load_42"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
.split10:341 %bitcast_ln85_41 = bitcast i64 %known_points_soa_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln85_41"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:342 %diff_40 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_41

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="893" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split10:345 %add_ln84_41 = add i18 %empty_22, i18 42

]]></Node>
<StgValue><ssdm name="add_ln84_41"/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="18">
<![CDATA[
.split10:346 %zext_ln85_41 = zext i18 %add_ln84_41

]]></Node>
<StgValue><ssdm name="zext_ln85_41"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:347 %known_points_soa_addr_43 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln85_41

]]></Node>
<StgValue><ssdm name="known_points_soa_addr_43"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="18">
<![CDATA[
.split10:348 %known_points_soa_load_43 = load i18 %known_points_soa_addr_43

]]></Node>
<StgValue><ssdm name="known_points_soa_load_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="897" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="18">
<![CDATA[
.split10:8 %known_points_soa_load = load i18 %known_points_soa_addr

]]></Node>
<StgValue><ssdm name="known_points_soa_load"/></StgValue>
</operation>

<operation id="898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:10 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln80, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
.split10:11 %zext_ln80_1 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="900" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:32 %distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="distance_1_2"/></StgValue>
</operation>

<operation id="901" st_id="27" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:223 %mul_i_25 = dmul i64 %diff_25, i64 %diff_25

]]></Node>
<StgValue><ssdm name="mul_i_25"/></StgValue>
</operation>

<operation id="902" st_id="27" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:231 %mul_i_26 = dmul i64 %diff_26, i64 %diff_26

]]></Node>
<StgValue><ssdm name="mul_i_26"/></StgValue>
</operation>

<operation id="903" st_id="27" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:239 %mul_i_27 = dmul i64 %diff_27, i64 %diff_27

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>

<operation id="904" st_id="27" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:247 %mul_i_28 = dmul i64 %diff_28, i64 %diff_28

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>

<operation id="905" st_id="27" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:255 %mul_i_29 = dmul i64 %diff_29, i64 %diff_29

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>

<operation id="906" st_id="27" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:263 %mul_i_30 = dmul i64 %diff_30, i64 %diff_30

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>

<operation id="907" st_id="27" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:271 %mul_i_31 = dmul i64 %diff_31, i64 %diff_31

]]></Node>
<StgValue><ssdm name="mul_i_31"/></StgValue>
</operation>

<operation id="908" st_id="27" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:279 %mul_i_32 = dmul i64 %diff_32, i64 %diff_32

]]></Node>
<StgValue><ssdm name="mul_i_32"/></StgValue>
</operation>

<operation id="909" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:286 %diff_33 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_34

]]></Node>
<StgValue><ssdm name="diff_33"/></StgValue>
</operation>

<operation id="910" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:294 %diff_34 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_35

]]></Node>
<StgValue><ssdm name="diff_34"/></StgValue>
</operation>

<operation id="911" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:302 %diff_35 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_36

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="912" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:310 %diff_36 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_37

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="913" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:318 %diff_37 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_38

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="914" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:326 %diff_38 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_39

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="915" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:334 %diff_39 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_40

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="916" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:342 %diff_40 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_41

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="917" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="18">
<![CDATA[
.split10:348 %known_points_soa_load_43 = load i18 %known_points_soa_addr_43

]]></Node>
<StgValue><ssdm name="known_points_soa_load_43"/></StgValue>
</operation>

<operation id="918" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
.split10:349 %bitcast_ln85_42 = bitcast i64 %known_points_soa_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln85_42"/></StgValue>
</operation>

<operation id="919" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:350 %diff_41 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_42

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>

<operation id="920" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:717 %lshr_ln80 = lshr i64 %known_points_soa_load, i64 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="lshr_ln80"/></StgValue>
</operation>

<operation id="921" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="64">
<![CDATA[
.split10:718 %known_point_classification_id = trunc i64 %lshr_ln80

]]></Node>
<StgValue><ssdm name="known_point_classification_id"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="922" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:32 %distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="distance_1_2"/></StgValue>
</operation>

<operation id="923" st_id="28" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:239 %mul_i_27 = dmul i64 %diff_27, i64 %diff_27

]]></Node>
<StgValue><ssdm name="mul_i_27"/></StgValue>
</operation>

<operation id="924" st_id="28" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:247 %mul_i_28 = dmul i64 %diff_28, i64 %diff_28

]]></Node>
<StgValue><ssdm name="mul_i_28"/></StgValue>
</operation>

<operation id="925" st_id="28" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:255 %mul_i_29 = dmul i64 %diff_29, i64 %diff_29

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>

<operation id="926" st_id="28" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:263 %mul_i_30 = dmul i64 %diff_30, i64 %diff_30

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>

<operation id="927" st_id="28" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:271 %mul_i_31 = dmul i64 %diff_31, i64 %diff_31

]]></Node>
<StgValue><ssdm name="mul_i_31"/></StgValue>
</operation>

<operation id="928" st_id="28" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:279 %mul_i_32 = dmul i64 %diff_32, i64 %diff_32

]]></Node>
<StgValue><ssdm name="mul_i_32"/></StgValue>
</operation>

<operation id="929" st_id="28" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:287 %mul_i_33 = dmul i64 %diff_33, i64 %diff_33

]]></Node>
<StgValue><ssdm name="mul_i_33"/></StgValue>
</operation>

<operation id="930" st_id="28" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:295 %mul_i_34 = dmul i64 %diff_34, i64 %diff_34

]]></Node>
<StgValue><ssdm name="mul_i_34"/></StgValue>
</operation>

<operation id="931" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:302 %diff_35 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_36

]]></Node>
<StgValue><ssdm name="diff_35"/></StgValue>
</operation>

<operation id="932" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:310 %diff_36 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_37

]]></Node>
<StgValue><ssdm name="diff_36"/></StgValue>
</operation>

<operation id="933" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:318 %diff_37 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_38

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="934" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:326 %diff_38 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_39

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="935" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:334 %diff_39 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_40

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="936" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:342 %diff_40 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_41

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="937" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:350 %diff_41 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_42

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="938" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:32 %distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="distance_1_2"/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:255 %mul_i_29 = dmul i64 %diff_29, i64 %diff_29

]]></Node>
<StgValue><ssdm name="mul_i_29"/></StgValue>
</operation>

<operation id="940" st_id="29" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:263 %mul_i_30 = dmul i64 %diff_30, i64 %diff_30

]]></Node>
<StgValue><ssdm name="mul_i_30"/></StgValue>
</operation>

<operation id="941" st_id="29" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:271 %mul_i_31 = dmul i64 %diff_31, i64 %diff_31

]]></Node>
<StgValue><ssdm name="mul_i_31"/></StgValue>
</operation>

<operation id="942" st_id="29" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:279 %mul_i_32 = dmul i64 %diff_32, i64 %diff_32

]]></Node>
<StgValue><ssdm name="mul_i_32"/></StgValue>
</operation>

<operation id="943" st_id="29" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:287 %mul_i_33 = dmul i64 %diff_33, i64 %diff_33

]]></Node>
<StgValue><ssdm name="mul_i_33"/></StgValue>
</operation>

<operation id="944" st_id="29" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:295 %mul_i_34 = dmul i64 %diff_34, i64 %diff_34

]]></Node>
<StgValue><ssdm name="mul_i_34"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:303 %mul_i_35 = dmul i64 %diff_35, i64 %diff_35

]]></Node>
<StgValue><ssdm name="mul_i_35"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:311 %mul_i_36 = dmul i64 %diff_36, i64 %diff_36

]]></Node>
<StgValue><ssdm name="mul_i_36"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:318 %diff_37 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_38

]]></Node>
<StgValue><ssdm name="diff_37"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:326 %diff_38 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_39

]]></Node>
<StgValue><ssdm name="diff_38"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:334 %diff_39 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_40

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:342 %diff_40 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_41

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:350 %diff_41 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_42

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="952" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:40 %distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="distance_1_3"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:271 %mul_i_31 = dmul i64 %diff_31, i64 %diff_31

]]></Node>
<StgValue><ssdm name="mul_i_31"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:279 %mul_i_32 = dmul i64 %diff_32, i64 %diff_32

]]></Node>
<StgValue><ssdm name="mul_i_32"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:287 %mul_i_33 = dmul i64 %diff_33, i64 %diff_33

]]></Node>
<StgValue><ssdm name="mul_i_33"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:295 %mul_i_34 = dmul i64 %diff_34, i64 %diff_34

]]></Node>
<StgValue><ssdm name="mul_i_34"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:303 %mul_i_35 = dmul i64 %diff_35, i64 %diff_35

]]></Node>
<StgValue><ssdm name="mul_i_35"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:311 %mul_i_36 = dmul i64 %diff_36, i64 %diff_36

]]></Node>
<StgValue><ssdm name="mul_i_36"/></StgValue>
</operation>

<operation id="959" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:319 %mul_i_37 = dmul i64 %diff_37, i64 %diff_37

]]></Node>
<StgValue><ssdm name="mul_i_37"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:327 %mul_i_38 = dmul i64 %diff_38, i64 %diff_38

]]></Node>
<StgValue><ssdm name="mul_i_38"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:334 %diff_39 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_40

]]></Node>
<StgValue><ssdm name="diff_39"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:342 %diff_40 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_41

]]></Node>
<StgValue><ssdm name="diff_40"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:350 %diff_41 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_42

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="964" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:40 %distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="distance_1_3"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:287 %mul_i_33 = dmul i64 %diff_33, i64 %diff_33

]]></Node>
<StgValue><ssdm name="mul_i_33"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:295 %mul_i_34 = dmul i64 %diff_34, i64 %diff_34

]]></Node>
<StgValue><ssdm name="mul_i_34"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:303 %mul_i_35 = dmul i64 %diff_35, i64 %diff_35

]]></Node>
<StgValue><ssdm name="mul_i_35"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:311 %mul_i_36 = dmul i64 %diff_36, i64 %diff_36

]]></Node>
<StgValue><ssdm name="mul_i_36"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:319 %mul_i_37 = dmul i64 %diff_37, i64 %diff_37

]]></Node>
<StgValue><ssdm name="mul_i_37"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:327 %mul_i_38 = dmul i64 %diff_38, i64 %diff_38

]]></Node>
<StgValue><ssdm name="mul_i_38"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:335 %mul_i_39 = dmul i64 %diff_39, i64 %diff_39

]]></Node>
<StgValue><ssdm name="mul_i_39"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:343 %mul_i_40 = dmul i64 %diff_40, i64 %diff_40

]]></Node>
<StgValue><ssdm name="mul_i_40"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:350 %diff_41 = dsub i64 %bitcast_ln84, i64 %bitcast_ln85_42

]]></Node>
<StgValue><ssdm name="diff_41"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="974" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:40 %distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="distance_1_3"/></StgValue>
</operation>

<operation id="975" st_id="32" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:303 %mul_i_35 = dmul i64 %diff_35, i64 %diff_35

]]></Node>
<StgValue><ssdm name="mul_i_35"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:311 %mul_i_36 = dmul i64 %diff_36, i64 %diff_36

]]></Node>
<StgValue><ssdm name="mul_i_36"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:319 %mul_i_37 = dmul i64 %diff_37, i64 %diff_37

]]></Node>
<StgValue><ssdm name="mul_i_37"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:327 %mul_i_38 = dmul i64 %diff_38, i64 %diff_38

]]></Node>
<StgValue><ssdm name="mul_i_38"/></StgValue>
</operation>

<operation id="979" st_id="32" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:335 %mul_i_39 = dmul i64 %diff_39, i64 %diff_39

]]></Node>
<StgValue><ssdm name="mul_i_39"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:343 %mul_i_40 = dmul i64 %diff_40, i64 %diff_40

]]></Node>
<StgValue><ssdm name="mul_i_40"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:351 %mul_i_41 = dmul i64 %diff_41, i64 %diff_41

]]></Node>
<StgValue><ssdm name="mul_i_41"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="982" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:40 %distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="distance_1_3"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:319 %mul_i_37 = dmul i64 %diff_37, i64 %diff_37

]]></Node>
<StgValue><ssdm name="mul_i_37"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:327 %mul_i_38 = dmul i64 %diff_38, i64 %diff_38

]]></Node>
<StgValue><ssdm name="mul_i_38"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:335 %mul_i_39 = dmul i64 %diff_39, i64 %diff_39

]]></Node>
<StgValue><ssdm name="mul_i_39"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:343 %mul_i_40 = dmul i64 %diff_40, i64 %diff_40

]]></Node>
<StgValue><ssdm name="mul_i_40"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:351 %mul_i_41 = dmul i64 %diff_41, i64 %diff_41

]]></Node>
<StgValue><ssdm name="mul_i_41"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="988" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:40 %distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="distance_1_3"/></StgValue>
</operation>

<operation id="989" st_id="34" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:335 %mul_i_39 = dmul i64 %diff_39, i64 %diff_39

]]></Node>
<StgValue><ssdm name="mul_i_39"/></StgValue>
</operation>

<operation id="990" st_id="34" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:343 %mul_i_40 = dmul i64 %diff_40, i64 %diff_40

]]></Node>
<StgValue><ssdm name="mul_i_40"/></StgValue>
</operation>

<operation id="991" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:351 %mul_i_41 = dmul i64 %diff_41, i64 %diff_41

]]></Node>
<StgValue><ssdm name="mul_i_41"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="992" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:48 %distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="distance_1_4"/></StgValue>
</operation>

<operation id="993" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:351 %mul_i_41 = dmul i64 %diff_41, i64 %diff_41

]]></Node>
<StgValue><ssdm name="mul_i_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="994" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:48 %distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="distance_1_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="995" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:48 %distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="distance_1_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="996" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:48 %distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="distance_1_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="997" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:48 %distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="distance_1_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="998" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:56 %distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="distance_1_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="999" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:56 %distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="distance_1_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1000" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:56 %distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="distance_1_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1001" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:56 %distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="distance_1_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1002" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:56 %distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="distance_1_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1003" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:64 %distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="distance_1_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1004" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:64 %distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="distance_1_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1005" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:64 %distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="distance_1_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1006" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:64 %distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="distance_1_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1007" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:64 %distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="distance_1_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1008" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:72 %distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="distance_1_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1009" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:72 %distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="distance_1_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1010" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:72 %distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="distance_1_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1011" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:72 %distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="distance_1_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1012" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:72 %distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="distance_1_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1013" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:80 %distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="distance_1_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1014" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:80 %distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="distance_1_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1015" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:80 %distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="distance_1_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1016" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:80 %distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="distance_1_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1017" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:80 %distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="distance_1_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1018" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:88 %distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="distance_1_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1019" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:88 %distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="distance_1_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1020" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:88 %distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="distance_1_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1021" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:88 %distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="distance_1_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1022" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:88 %distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="distance_1_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1023" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:96 %distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s

]]></Node>
<StgValue><ssdm name="distance_1_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1024" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:96 %distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s

]]></Node>
<StgValue><ssdm name="distance_1_s"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1025" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:96 %distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s

]]></Node>
<StgValue><ssdm name="distance_1_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1026" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:96 %distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s

]]></Node>
<StgValue><ssdm name="distance_1_s"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1027" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:96 %distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s

]]></Node>
<StgValue><ssdm name="distance_1_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1028" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:104 %distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10

]]></Node>
<StgValue><ssdm name="distance_1_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1029" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:104 %distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10

]]></Node>
<StgValue><ssdm name="distance_1_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1030" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:104 %distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10

]]></Node>
<StgValue><ssdm name="distance_1_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1031" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:104 %distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10

]]></Node>
<StgValue><ssdm name="distance_1_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1032" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:104 %distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10

]]></Node>
<StgValue><ssdm name="distance_1_10"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1033" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:112 %distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11

]]></Node>
<StgValue><ssdm name="distance_1_11"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1034" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:112 %distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11

]]></Node>
<StgValue><ssdm name="distance_1_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1035" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:112 %distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11

]]></Node>
<StgValue><ssdm name="distance_1_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1036" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:112 %distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11

]]></Node>
<StgValue><ssdm name="distance_1_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1037" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:112 %distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11

]]></Node>
<StgValue><ssdm name="distance_1_11"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1038" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:120 %distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12

]]></Node>
<StgValue><ssdm name="distance_1_12"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1039" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:120 %distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12

]]></Node>
<StgValue><ssdm name="distance_1_12"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1040" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:120 %distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12

]]></Node>
<StgValue><ssdm name="distance_1_12"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1041" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:120 %distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12

]]></Node>
<StgValue><ssdm name="distance_1_12"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1042" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:120 %distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12

]]></Node>
<StgValue><ssdm name="distance_1_12"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1043" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:128 %distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13

]]></Node>
<StgValue><ssdm name="distance_1_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1044" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:128 %distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13

]]></Node>
<StgValue><ssdm name="distance_1_13"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1045" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:128 %distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13

]]></Node>
<StgValue><ssdm name="distance_1_13"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1046" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:128 %distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13

]]></Node>
<StgValue><ssdm name="distance_1_13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1047" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:128 %distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13

]]></Node>
<StgValue><ssdm name="distance_1_13"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1048" st_id="90" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:136 %distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14

]]></Node>
<StgValue><ssdm name="distance_1_14"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1049" st_id="91" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:136 %distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14

]]></Node>
<StgValue><ssdm name="distance_1_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1050" st_id="92" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:136 %distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14

]]></Node>
<StgValue><ssdm name="distance_1_14"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1051" st_id="93" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:136 %distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14

]]></Node>
<StgValue><ssdm name="distance_1_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1052" st_id="94" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:136 %distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14

]]></Node>
<StgValue><ssdm name="distance_1_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1053" st_id="95" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:144 %distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15

]]></Node>
<StgValue><ssdm name="distance_1_15"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1054" st_id="96" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:144 %distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15

]]></Node>
<StgValue><ssdm name="distance_1_15"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1055" st_id="97" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:144 %distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15

]]></Node>
<StgValue><ssdm name="distance_1_15"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1056" st_id="98" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:144 %distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15

]]></Node>
<StgValue><ssdm name="distance_1_15"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1057" st_id="99" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:144 %distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15

]]></Node>
<StgValue><ssdm name="distance_1_15"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1058" st_id="100" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:152 %distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16

]]></Node>
<StgValue><ssdm name="distance_1_16"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1059" st_id="101" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:152 %distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16

]]></Node>
<StgValue><ssdm name="distance_1_16"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1060" st_id="102" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:152 %distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16

]]></Node>
<StgValue><ssdm name="distance_1_16"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1061" st_id="103" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:152 %distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16

]]></Node>
<StgValue><ssdm name="distance_1_16"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1062" st_id="104" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:152 %distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16

]]></Node>
<StgValue><ssdm name="distance_1_16"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1063" st_id="105" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:160 %distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17

]]></Node>
<StgValue><ssdm name="distance_1_17"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1064" st_id="106" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:160 %distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17

]]></Node>
<StgValue><ssdm name="distance_1_17"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1065" st_id="107" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:160 %distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17

]]></Node>
<StgValue><ssdm name="distance_1_17"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1066" st_id="108" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:160 %distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17

]]></Node>
<StgValue><ssdm name="distance_1_17"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1067" st_id="109" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:160 %distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17

]]></Node>
<StgValue><ssdm name="distance_1_17"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1068" st_id="110" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:168 %distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18

]]></Node>
<StgValue><ssdm name="distance_1_18"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1069" st_id="111" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:168 %distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18

]]></Node>
<StgValue><ssdm name="distance_1_18"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1070" st_id="112" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:168 %distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18

]]></Node>
<StgValue><ssdm name="distance_1_18"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1071" st_id="113" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:168 %distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18

]]></Node>
<StgValue><ssdm name="distance_1_18"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1072" st_id="114" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:168 %distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18

]]></Node>
<StgValue><ssdm name="distance_1_18"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1073" st_id="115" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:176 %distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19

]]></Node>
<StgValue><ssdm name="distance_1_19"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1074" st_id="116" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:176 %distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19

]]></Node>
<StgValue><ssdm name="distance_1_19"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1075" st_id="117" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:176 %distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19

]]></Node>
<StgValue><ssdm name="distance_1_19"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1076" st_id="118" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:176 %distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19

]]></Node>
<StgValue><ssdm name="distance_1_19"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1077" st_id="119" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:176 %distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19

]]></Node>
<StgValue><ssdm name="distance_1_19"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1078" st_id="120" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:184 %distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20

]]></Node>
<StgValue><ssdm name="distance_1_20"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1079" st_id="121" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:184 %distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20

]]></Node>
<StgValue><ssdm name="distance_1_20"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1080" st_id="122" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:184 %distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20

]]></Node>
<StgValue><ssdm name="distance_1_20"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1081" st_id="123" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:184 %distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20

]]></Node>
<StgValue><ssdm name="distance_1_20"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1082" st_id="124" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:184 %distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20

]]></Node>
<StgValue><ssdm name="distance_1_20"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1083" st_id="125" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:192 %distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21

]]></Node>
<StgValue><ssdm name="distance_1_21"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1084" st_id="126" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:192 %distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21

]]></Node>
<StgValue><ssdm name="distance_1_21"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1085" st_id="127" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:192 %distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21

]]></Node>
<StgValue><ssdm name="distance_1_21"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1086" st_id="128" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:192 %distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21

]]></Node>
<StgValue><ssdm name="distance_1_21"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1087" st_id="129" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:192 %distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21

]]></Node>
<StgValue><ssdm name="distance_1_21"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1088" st_id="130" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:200 %distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22

]]></Node>
<StgValue><ssdm name="distance_1_22"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1089" st_id="131" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:200 %distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22

]]></Node>
<StgValue><ssdm name="distance_1_22"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1090" st_id="132" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:200 %distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22

]]></Node>
<StgValue><ssdm name="distance_1_22"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1091" st_id="133" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:200 %distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22

]]></Node>
<StgValue><ssdm name="distance_1_22"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1092" st_id="134" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:200 %distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22

]]></Node>
<StgValue><ssdm name="distance_1_22"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1093" st_id="135" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:208 %distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23

]]></Node>
<StgValue><ssdm name="distance_1_23"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1094" st_id="136" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:208 %distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23

]]></Node>
<StgValue><ssdm name="distance_1_23"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1095" st_id="137" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:208 %distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23

]]></Node>
<StgValue><ssdm name="distance_1_23"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1096" st_id="138" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:208 %distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23

]]></Node>
<StgValue><ssdm name="distance_1_23"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1097" st_id="139" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:208 %distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23

]]></Node>
<StgValue><ssdm name="distance_1_23"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1098" st_id="140" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:216 %distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24

]]></Node>
<StgValue><ssdm name="distance_1_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1099" st_id="141" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:216 %distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24

]]></Node>
<StgValue><ssdm name="distance_1_24"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1100" st_id="142" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:216 %distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24

]]></Node>
<StgValue><ssdm name="distance_1_24"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1101" st_id="143" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:216 %distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24

]]></Node>
<StgValue><ssdm name="distance_1_24"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1102" st_id="144" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:216 %distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24

]]></Node>
<StgValue><ssdm name="distance_1_24"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1103" st_id="145" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:224 %distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25

]]></Node>
<StgValue><ssdm name="distance_1_25"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1104" st_id="146" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:224 %distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25

]]></Node>
<StgValue><ssdm name="distance_1_25"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1105" st_id="147" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:224 %distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25

]]></Node>
<StgValue><ssdm name="distance_1_25"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1106" st_id="148" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:224 %distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25

]]></Node>
<StgValue><ssdm name="distance_1_25"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1107" st_id="149" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:224 %distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25

]]></Node>
<StgValue><ssdm name="distance_1_25"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1108" st_id="150" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:232 %distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26

]]></Node>
<StgValue><ssdm name="distance_1_26"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1109" st_id="151" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:232 %distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26

]]></Node>
<StgValue><ssdm name="distance_1_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1110" st_id="152" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:232 %distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26

]]></Node>
<StgValue><ssdm name="distance_1_26"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1111" st_id="153" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:232 %distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26

]]></Node>
<StgValue><ssdm name="distance_1_26"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1112" st_id="154" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:232 %distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26

]]></Node>
<StgValue><ssdm name="distance_1_26"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1113" st_id="155" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:240 %distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27

]]></Node>
<StgValue><ssdm name="distance_1_27"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1114" st_id="156" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:240 %distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27

]]></Node>
<StgValue><ssdm name="distance_1_27"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1115" st_id="157" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:240 %distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27

]]></Node>
<StgValue><ssdm name="distance_1_27"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1116" st_id="158" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:240 %distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27

]]></Node>
<StgValue><ssdm name="distance_1_27"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1117" st_id="159" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:240 %distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27

]]></Node>
<StgValue><ssdm name="distance_1_27"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1118" st_id="160" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:248 %distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28

]]></Node>
<StgValue><ssdm name="distance_1_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1119" st_id="161" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:248 %distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28

]]></Node>
<StgValue><ssdm name="distance_1_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1120" st_id="162" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:248 %distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28

]]></Node>
<StgValue><ssdm name="distance_1_28"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1121" st_id="163" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:248 %distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28

]]></Node>
<StgValue><ssdm name="distance_1_28"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1122" st_id="164" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:248 %distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28

]]></Node>
<StgValue><ssdm name="distance_1_28"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1123" st_id="165" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:256 %distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29

]]></Node>
<StgValue><ssdm name="distance_1_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1124" st_id="166" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:256 %distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29

]]></Node>
<StgValue><ssdm name="distance_1_29"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1125" st_id="167" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:256 %distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29

]]></Node>
<StgValue><ssdm name="distance_1_29"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1126" st_id="168" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:256 %distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29

]]></Node>
<StgValue><ssdm name="distance_1_29"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1127" st_id="169" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:256 %distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29

]]></Node>
<StgValue><ssdm name="distance_1_29"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1128" st_id="170" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:264 %distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30

]]></Node>
<StgValue><ssdm name="distance_1_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1129" st_id="171" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:264 %distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30

]]></Node>
<StgValue><ssdm name="distance_1_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1130" st_id="172" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:264 %distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30

]]></Node>
<StgValue><ssdm name="distance_1_30"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1131" st_id="173" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:264 %distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30

]]></Node>
<StgValue><ssdm name="distance_1_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1132" st_id="174" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:264 %distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30

]]></Node>
<StgValue><ssdm name="distance_1_30"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1133" st_id="175" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:272 %distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31

]]></Node>
<StgValue><ssdm name="distance_1_31"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1134" st_id="176" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:272 %distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31

]]></Node>
<StgValue><ssdm name="distance_1_31"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1135" st_id="177" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:272 %distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31

]]></Node>
<StgValue><ssdm name="distance_1_31"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1136" st_id="178" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:272 %distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31

]]></Node>
<StgValue><ssdm name="distance_1_31"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1137" st_id="179" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:272 %distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31

]]></Node>
<StgValue><ssdm name="distance_1_31"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1138" st_id="180" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:280 %distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32

]]></Node>
<StgValue><ssdm name="distance_1_32"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1139" st_id="181" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:280 %distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32

]]></Node>
<StgValue><ssdm name="distance_1_32"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1140" st_id="182" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:280 %distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32

]]></Node>
<StgValue><ssdm name="distance_1_32"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1141" st_id="183" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:280 %distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32

]]></Node>
<StgValue><ssdm name="distance_1_32"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1142" st_id="184" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:280 %distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32

]]></Node>
<StgValue><ssdm name="distance_1_32"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1143" st_id="185" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:288 %distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33

]]></Node>
<StgValue><ssdm name="distance_1_33"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1144" st_id="186" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:288 %distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33

]]></Node>
<StgValue><ssdm name="distance_1_33"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1145" st_id="187" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:288 %distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33

]]></Node>
<StgValue><ssdm name="distance_1_33"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1146" st_id="188" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:288 %distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33

]]></Node>
<StgValue><ssdm name="distance_1_33"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1147" st_id="189" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:288 %distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33

]]></Node>
<StgValue><ssdm name="distance_1_33"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1148" st_id="190" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:296 %distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34

]]></Node>
<StgValue><ssdm name="distance_1_34"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1149" st_id="191" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:296 %distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34

]]></Node>
<StgValue><ssdm name="distance_1_34"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1150" st_id="192" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:296 %distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34

]]></Node>
<StgValue><ssdm name="distance_1_34"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1151" st_id="193" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:296 %distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34

]]></Node>
<StgValue><ssdm name="distance_1_34"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1152" st_id="194" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:296 %distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34

]]></Node>
<StgValue><ssdm name="distance_1_34"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1153" st_id="195" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:304 %distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35

]]></Node>
<StgValue><ssdm name="distance_1_35"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1154" st_id="196" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:304 %distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35

]]></Node>
<StgValue><ssdm name="distance_1_35"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1155" st_id="197" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:304 %distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35

]]></Node>
<StgValue><ssdm name="distance_1_35"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1156" st_id="198" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:304 %distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35

]]></Node>
<StgValue><ssdm name="distance_1_35"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1157" st_id="199" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:304 %distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35

]]></Node>
<StgValue><ssdm name="distance_1_35"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1158" st_id="200" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:312 %distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36

]]></Node>
<StgValue><ssdm name="distance_1_36"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1159" st_id="201" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:312 %distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36

]]></Node>
<StgValue><ssdm name="distance_1_36"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1160" st_id="202" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:312 %distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36

]]></Node>
<StgValue><ssdm name="distance_1_36"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1161" st_id="203" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:312 %distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36

]]></Node>
<StgValue><ssdm name="distance_1_36"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1162" st_id="204" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:312 %distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36

]]></Node>
<StgValue><ssdm name="distance_1_36"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1163" st_id="205" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:320 %distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37

]]></Node>
<StgValue><ssdm name="distance_1_37"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1164" st_id="206" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:320 %distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37

]]></Node>
<StgValue><ssdm name="distance_1_37"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1165" st_id="207" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:320 %distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37

]]></Node>
<StgValue><ssdm name="distance_1_37"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1166" st_id="208" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:320 %distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37

]]></Node>
<StgValue><ssdm name="distance_1_37"/></StgValue>
</operation>

<operation id="1167" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="5">
<![CDATA[
.split10:353 %best_points_load_1 = load i5 %best_points_addr_3

]]></Node>
<StgValue><ssdm name="best_points_load_1"/></StgValue>
</operation>

<operation id="1168" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="5">
<![CDATA[
.split10:363 %best_points_load_2 = load i5 %best_points_addr_6

]]></Node>
<StgValue><ssdm name="best_points_load_2"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1169" st_id="209" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:320 %distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37

]]></Node>
<StgValue><ssdm name="distance_1_37"/></StgValue>
</operation>

<operation id="1170" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="5">
<![CDATA[
.split10:353 %best_points_load_1 = load i5 %best_points_addr_3

]]></Node>
<StgValue><ssdm name="best_points_load_1"/></StgValue>
</operation>

<operation id="1171" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
.split10:354 %bitcast_ln49 = bitcast i64 %best_points_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="1172" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:355 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1173" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="52" op_0_bw="64">
<![CDATA[
.split10:356 %trunc_ln49 = trunc i64 %best_points_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="1174" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:357 %icmp_ln49 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="1175" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:358 %icmp_ln49_1 = icmp_eq  i52 %trunc_ln49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="1176" st_id="209" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:360 %tmp_1 = fcmp_ogt  i64 %bitcast_ln49, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1177" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="5">
<![CDATA[
.split10:363 %best_points_load_2 = load i5 %best_points_addr_6

]]></Node>
<StgValue><ssdm name="best_points_load_2"/></StgValue>
</operation>

<operation id="1178" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:365 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1179" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="52" op_0_bw="64">
<![CDATA[
.split10:366 %trunc_ln49_1 = trunc i64 %best_points_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="1180" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:370 %icmp_ln49_2 = icmp_ne  i11 %tmp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_2"/></StgValue>
</operation>

<operation id="1181" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:371 %icmp_ln49_3 = icmp_eq  i52 %trunc_ln49_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_3"/></StgValue>
</operation>

<operation id="1182" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="5">
<![CDATA[
.split10:381 %best_points_load_3 = load i5 %best_points_addr_7

]]></Node>
<StgValue><ssdm name="best_points_load_3"/></StgValue>
</operation>

<operation id="1183" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="5">
<![CDATA[
.split10:398 %best_points_load_4 = load i5 %best_points_addr_8

]]></Node>
<StgValue><ssdm name="best_points_load_4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1184" st_id="210" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:328 %distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38

]]></Node>
<StgValue><ssdm name="distance_1_38"/></StgValue>
</operation>

<operation id="1185" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:359 %or_ln49_9 = or i1 %icmp_ln49_1, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_9"/></StgValue>
</operation>

<operation id="1186" st_id="210" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:360 %tmp_1 = fcmp_ogt  i64 %bitcast_ln49, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1187" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:361 %and_ln49 = and i1 %or_ln49_9, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="1188" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:362 %select_ln49 = select i1 %and_ln49, i64 %bitcast_ln49, i64 0

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="1189" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64">
<![CDATA[
.split10:364 %bitcast_ln49_1 = bitcast i64 %best_points_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln49_1"/></StgValue>
</operation>

<operation id="1190" st_id="210" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:377 %tmp_4 = fcmp_ogt  i64 %bitcast_ln49_1, i64 %select_ln49

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1191" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="5">
<![CDATA[
.split10:381 %best_points_load_3 = load i5 %best_points_addr_7

]]></Node>
<StgValue><ssdm name="best_points_load_3"/></StgValue>
</operation>

<operation id="1192" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:383 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1193" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="52" op_0_bw="64">
<![CDATA[
.split10:384 %trunc_ln49_3 = trunc i64 %best_points_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln49_3"/></StgValue>
</operation>

<operation id="1194" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:388 %icmp_ln49_6 = icmp_ne  i11 %tmp_5, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_6"/></StgValue>
</operation>

<operation id="1195" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:389 %icmp_ln49_7 = icmp_eq  i52 %trunc_ln49_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_7"/></StgValue>
</operation>

<operation id="1196" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="5">
<![CDATA[
.split10:398 %best_points_load_4 = load i5 %best_points_addr_8

]]></Node>
<StgValue><ssdm name="best_points_load_4"/></StgValue>
</operation>

<operation id="1197" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:400 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1198" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="64">
<![CDATA[
.split10:401 %trunc_ln49_5 = trunc i64 %best_points_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln49_5"/></StgValue>
</operation>

<operation id="1199" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:405 %icmp_ln49_10 = icmp_ne  i11 %tmp_8, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_10"/></StgValue>
</operation>

<operation id="1200" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:406 %icmp_ln49_11 = icmp_eq  i52 %trunc_ln49_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_11"/></StgValue>
</operation>

<operation id="1201" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="5">
<![CDATA[
.split10:419 %best_points_load_5 = load i5 %best_points_addr_9

]]></Node>
<StgValue><ssdm name="best_points_load_5"/></StgValue>
</operation>

<operation id="1202" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="5">
<![CDATA[
.split10:436 %best_points_load_6 = load i5 %best_points_addr_10

]]></Node>
<StgValue><ssdm name="best_points_load_6"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1203" st_id="211" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:328 %distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38

]]></Node>
<StgValue><ssdm name="distance_1_38"/></StgValue>
</operation>

<operation id="1204" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
.split10:367 %bitcast_ln49_20 = bitcast i64 %select_ln49

]]></Node>
<StgValue><ssdm name="bitcast_ln49_20"/></StgValue>
</operation>

<operation id="1205" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:368 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1206" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="52" op_0_bw="64">
<![CDATA[
.split10:369 %trunc_ln49_2 = trunc i64 %bitcast_ln49_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_2"/></StgValue>
</operation>

<operation id="1207" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:372 %or_ln49_10 = or i1 %icmp_ln49_3, i1 %icmp_ln49_2

]]></Node>
<StgValue><ssdm name="or_ln49_10"/></StgValue>
</operation>

<operation id="1208" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:373 %icmp_ln49_4 = icmp_ne  i11 %tmp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_4"/></StgValue>
</operation>

<operation id="1209" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:374 %icmp_ln49_5 = icmp_eq  i52 %trunc_ln49_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_5"/></StgValue>
</operation>

<operation id="1210" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:375 %or_ln49_11 = or i1 %icmp_ln49_5, i1 %icmp_ln49_4

]]></Node>
<StgValue><ssdm name="or_ln49_11"/></StgValue>
</operation>

<operation id="1211" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:376 %and_ln49_1 = and i1 %or_ln49_10, i1 %or_ln49_11

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="1212" st_id="211" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:377 %tmp_4 = fcmp_ogt  i64 %bitcast_ln49_1, i64 %select_ln49

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1213" st_id="211" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:378 %and_ln49_2 = and i1 %and_ln49_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln49_2"/></StgValue>
</operation>

<operation id="1214" st_id="211" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:379 %select_ln49_1 = select i1 %and_ln49_2, i64 %bitcast_ln49_1, i64 %select_ln49

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="1215" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
.split10:382 %bitcast_ln49_2 = bitcast i64 %best_points_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln49_2"/></StgValue>
</operation>

<operation id="1216" st_id="211" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:395 %tmp_7 = fcmp_ogt  i64 %bitcast_ln49_2, i64 %select_ln49_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1217" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="5">
<![CDATA[
.split10:419 %best_points_load_5 = load i5 %best_points_addr_9

]]></Node>
<StgValue><ssdm name="best_points_load_5"/></StgValue>
</operation>

<operation id="1218" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:421 %tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1219" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="52" op_0_bw="64">
<![CDATA[
.split10:422 %trunc_ln49_7 = trunc i64 %best_points_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln49_7"/></StgValue>
</operation>

<operation id="1220" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:426 %icmp_ln49_14 = icmp_ne  i11 %tmp_10, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_14"/></StgValue>
</operation>

<operation id="1221" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:427 %icmp_ln49_15 = icmp_eq  i52 %trunc_ln49_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_15"/></StgValue>
</operation>

<operation id="1222" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="5">
<![CDATA[
.split10:436 %best_points_load_6 = load i5 %best_points_addr_10

]]></Node>
<StgValue><ssdm name="best_points_load_6"/></StgValue>
</operation>

<operation id="1223" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:438 %tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1224" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="52" op_0_bw="64">
<![CDATA[
.split10:439 %trunc_ln49_9 = trunc i64 %best_points_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln49_9"/></StgValue>
</operation>

<operation id="1225" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:443 %icmp_ln49_18 = icmp_ne  i11 %tmp_13, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_18"/></StgValue>
</operation>

<operation id="1226" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:444 %icmp_ln49_19 = icmp_eq  i52 %trunc_ln49_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_19"/></StgValue>
</operation>

<operation id="1227" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="5">
<![CDATA[
.split10:456 %best_points_load_7 = load i5 %best_points_addr_11

]]></Node>
<StgValue><ssdm name="best_points_load_7"/></StgValue>
</operation>

<operation id="1228" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="5">
<![CDATA[
.split10:473 %best_points_load_8 = load i5 %best_points_addr_12

]]></Node>
<StgValue><ssdm name="best_points_load_8"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1229" st_id="212" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:328 %distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38

]]></Node>
<StgValue><ssdm name="distance_1_38"/></StgValue>
</operation>

<operation id="1230" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
.split10:385 %bitcast_ln49_21 = bitcast i64 %select_ln49_1

]]></Node>
<StgValue><ssdm name="bitcast_ln49_21"/></StgValue>
</operation>

<operation id="1231" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:386 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1232" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="52" op_0_bw="64">
<![CDATA[
.split10:387 %trunc_ln49_4 = trunc i64 %bitcast_ln49_21

]]></Node>
<StgValue><ssdm name="trunc_ln49_4"/></StgValue>
</operation>

<operation id="1233" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:390 %or_ln49_12 = or i1 %icmp_ln49_7, i1 %icmp_ln49_6

]]></Node>
<StgValue><ssdm name="or_ln49_12"/></StgValue>
</operation>

<operation id="1234" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:391 %icmp_ln49_8 = icmp_ne  i11 %tmp_6, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_8"/></StgValue>
</operation>

<operation id="1235" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:392 %icmp_ln49_9 = icmp_eq  i52 %trunc_ln49_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_9"/></StgValue>
</operation>

<operation id="1236" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:393 %or_ln49_13 = or i1 %icmp_ln49_9, i1 %icmp_ln49_8

]]></Node>
<StgValue><ssdm name="or_ln49_13"/></StgValue>
</operation>

<operation id="1237" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:394 %and_ln49_3 = and i1 %or_ln49_12, i1 %or_ln49_13

]]></Node>
<StgValue><ssdm name="and_ln49_3"/></StgValue>
</operation>

<operation id="1238" st_id="212" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:395 %tmp_7 = fcmp_ogt  i64 %bitcast_ln49_2, i64 %select_ln49_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1239" st_id="212" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:396 %and_ln49_4 = and i1 %and_ln49_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln49_4"/></StgValue>
</operation>

<operation id="1240" st_id="212" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:397 %select_ln49_2 = select i1 %and_ln49_4, i64 %bitcast_ln49_2, i64 %select_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="1241" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
.split10:399 %bitcast_ln49_3 = bitcast i64 %best_points_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln49_3"/></StgValue>
</operation>

<operation id="1242" st_id="212" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:412 %tmp_s = fcmp_ogt  i64 %bitcast_ln49_3, i64 %select_ln49_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1243" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="5">
<![CDATA[
.split10:456 %best_points_load_7 = load i5 %best_points_addr_11

]]></Node>
<StgValue><ssdm name="best_points_load_7"/></StgValue>
</operation>

<operation id="1244" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:458 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1245" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="52" op_0_bw="64">
<![CDATA[
.split10:459 %trunc_ln49_11 = trunc i64 %best_points_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln49_11"/></StgValue>
</operation>

<operation id="1246" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:463 %icmp_ln49_22 = icmp_ne  i11 %tmp_16, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_22"/></StgValue>
</operation>

<operation id="1247" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:464 %icmp_ln49_23 = icmp_eq  i52 %trunc_ln49_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_23"/></StgValue>
</operation>

<operation id="1248" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="5">
<![CDATA[
.split10:473 %best_points_load_8 = load i5 %best_points_addr_12

]]></Node>
<StgValue><ssdm name="best_points_load_8"/></StgValue>
</operation>

<operation id="1249" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:475 %tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1250" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="52" op_0_bw="64">
<![CDATA[
.split10:476 %trunc_ln49_13 = trunc i64 %best_points_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln49_13"/></StgValue>
</operation>

<operation id="1251" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:480 %icmp_ln49_26 = icmp_ne  i11 %tmp_19, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_26"/></StgValue>
</operation>

<operation id="1252" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:481 %icmp_ln49_27 = icmp_eq  i52 %trunc_ln49_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_27"/></StgValue>
</operation>

<operation id="1253" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="5">
<![CDATA[
.split10:494 %best_points_load_9 = load i5 %best_points_addr_13

]]></Node>
<StgValue><ssdm name="best_points_load_9"/></StgValue>
</operation>

<operation id="1254" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="5">
<![CDATA[
.split10:511 %best_points_load_10 = load i5 %best_points_addr_14

]]></Node>
<StgValue><ssdm name="best_points_load_10"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1255" st_id="213" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:328 %distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38

]]></Node>
<StgValue><ssdm name="distance_1_38"/></StgValue>
</operation>

<operation id="1256" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="1">
<![CDATA[
.split10:380 %zext_ln49 = zext i1 %and_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="1257" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64">
<![CDATA[
.split10:402 %bitcast_ln49_22 = bitcast i64 %select_ln49_2

]]></Node>
<StgValue><ssdm name="bitcast_ln49_22"/></StgValue>
</operation>

<operation id="1258" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:403 %tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1259" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="52" op_0_bw="64">
<![CDATA[
.split10:404 %trunc_ln49_6 = trunc i64 %bitcast_ln49_22

]]></Node>
<StgValue><ssdm name="trunc_ln49_6"/></StgValue>
</operation>

<operation id="1260" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:407 %or_ln49_14 = or i1 %icmp_ln49_11, i1 %icmp_ln49_10

]]></Node>
<StgValue><ssdm name="or_ln49_14"/></StgValue>
</operation>

<operation id="1261" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:408 %icmp_ln49_12 = icmp_ne  i11 %tmp_9, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_12"/></StgValue>
</operation>

<operation id="1262" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:409 %icmp_ln49_13 = icmp_eq  i52 %trunc_ln49_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_13"/></StgValue>
</operation>

<operation id="1263" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:410 %or_ln49_15 = or i1 %icmp_ln49_13, i1 %icmp_ln49_12

]]></Node>
<StgValue><ssdm name="or_ln49_15"/></StgValue>
</operation>

<operation id="1264" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:411 %and_ln49_5 = and i1 %or_ln49_14, i1 %or_ln49_15

]]></Node>
<StgValue><ssdm name="and_ln49_5"/></StgValue>
</operation>

<operation id="1265" st_id="213" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:412 %tmp_s = fcmp_ogt  i64 %bitcast_ln49_3, i64 %select_ln49_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1266" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:413 %and_ln49_6 = and i1 %and_ln49_5, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln49_6"/></StgValue>
</operation>

<operation id="1267" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:414 %select_ln49_3 = select i1 %and_ln49_6, i64 %bitcast_ln49_3, i64 %select_ln49_2

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="1268" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:415 %select_ln49_4 = select i1 %and_ln49_6, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="1269" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:416 %or_ln49 = or i1 %and_ln49_6, i1 %and_ln49_4

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="1270" st_id="213" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:417 %select_ln49_5 = select i1 %or_ln49, i2 %select_ln49_4, i2 %zext_ln49

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>

<operation id="1271" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64">
<![CDATA[
.split10:420 %bitcast_ln49_4 = bitcast i64 %best_points_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln49_4"/></StgValue>
</operation>

<operation id="1272" st_id="213" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:433 %tmp_12 = fcmp_ogt  i64 %bitcast_ln49_4, i64 %select_ln49_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1273" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="5">
<![CDATA[
.split10:494 %best_points_load_9 = load i5 %best_points_addr_13

]]></Node>
<StgValue><ssdm name="best_points_load_9"/></StgValue>
</operation>

<operation id="1274" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:496 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1275" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="52" op_0_bw="64">
<![CDATA[
.split10:497 %trunc_ln49_15 = trunc i64 %best_points_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln49_15"/></StgValue>
</operation>

<operation id="1276" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:501 %icmp_ln49_30 = icmp_ne  i11 %tmp_22, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_30"/></StgValue>
</operation>

<operation id="1277" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:502 %icmp_ln49_31 = icmp_eq  i52 %trunc_ln49_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_31"/></StgValue>
</operation>

<operation id="1278" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="5">
<![CDATA[
.split10:511 %best_points_load_10 = load i5 %best_points_addr_14

]]></Node>
<StgValue><ssdm name="best_points_load_10"/></StgValue>
</operation>

<operation id="1279" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:513 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1280" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="52" op_0_bw="64">
<![CDATA[
.split10:514 %trunc_ln49_17 = trunc i64 %best_points_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln49_17"/></StgValue>
</operation>

<operation id="1281" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:518 %icmp_ln49_34 = icmp_ne  i11 %tmp_25, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_34"/></StgValue>
</operation>

<operation id="1282" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:519 %icmp_ln49_35 = icmp_eq  i52 %trunc_ln49_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_35"/></StgValue>
</operation>

<operation id="1283" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="5">
<![CDATA[
.split10:531 %best_points_load_11 = load i5 %best_points_addr_15

]]></Node>
<StgValue><ssdm name="best_points_load_11"/></StgValue>
</operation>

<operation id="1284" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="5">
<![CDATA[
.split10:548 %best_points_load_12 = load i5 %best_points_addr_16

]]></Node>
<StgValue><ssdm name="best_points_load_12"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1285" st_id="214" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:328 %distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38

]]></Node>
<StgValue><ssdm name="distance_1_38"/></StgValue>
</operation>

<operation id="1286" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
.split10:423 %bitcast_ln49_23 = bitcast i64 %select_ln49_3

]]></Node>
<StgValue><ssdm name="bitcast_ln49_23"/></StgValue>
</operation>

<operation id="1287" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:424 %tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1288" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="52" op_0_bw="64">
<![CDATA[
.split10:425 %trunc_ln49_8 = trunc i64 %bitcast_ln49_23

]]></Node>
<StgValue><ssdm name="trunc_ln49_8"/></StgValue>
</operation>

<operation id="1289" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:428 %or_ln49_16 = or i1 %icmp_ln49_15, i1 %icmp_ln49_14

]]></Node>
<StgValue><ssdm name="or_ln49_16"/></StgValue>
</operation>

<operation id="1290" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:429 %icmp_ln49_16 = icmp_ne  i11 %tmp_11, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_16"/></StgValue>
</operation>

<operation id="1291" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:430 %icmp_ln49_17 = icmp_eq  i52 %trunc_ln49_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_17"/></StgValue>
</operation>

<operation id="1292" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:431 %or_ln49_17 = or i1 %icmp_ln49_17, i1 %icmp_ln49_16

]]></Node>
<StgValue><ssdm name="or_ln49_17"/></StgValue>
</operation>

<operation id="1293" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:432 %and_ln49_7 = and i1 %or_ln49_16, i1 %or_ln49_17

]]></Node>
<StgValue><ssdm name="and_ln49_7"/></StgValue>
</operation>

<operation id="1294" st_id="214" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:433 %tmp_12 = fcmp_ogt  i64 %bitcast_ln49_4, i64 %select_ln49_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1295" st_id="214" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:434 %and_ln49_8 = and i1 %and_ln49_7, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln49_8"/></StgValue>
</operation>

<operation id="1296" st_id="214" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:435 %select_ln49_6 = select i1 %and_ln49_8, i64 %bitcast_ln49_4, i64 %select_ln49_3

]]></Node>
<StgValue><ssdm name="select_ln49_6"/></StgValue>
</operation>

<operation id="1297" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64">
<![CDATA[
.split10:437 %bitcast_ln49_5 = bitcast i64 %best_points_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln49_5"/></StgValue>
</operation>

<operation id="1298" st_id="214" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:450 %tmp_15 = fcmp_ogt  i64 %bitcast_ln49_5, i64 %select_ln49_6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1299" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="5">
<![CDATA[
.split10:531 %best_points_load_11 = load i5 %best_points_addr_15

]]></Node>
<StgValue><ssdm name="best_points_load_11"/></StgValue>
</operation>

<operation id="1300" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:533 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1301" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="52" op_0_bw="64">
<![CDATA[
.split10:534 %trunc_ln49_19 = trunc i64 %best_points_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln49_19"/></StgValue>
</operation>

<operation id="1302" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:538 %icmp_ln49_38 = icmp_ne  i11 %tmp_28, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_38"/></StgValue>
</operation>

<operation id="1303" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:539 %icmp_ln49_39 = icmp_eq  i52 %trunc_ln49_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_39"/></StgValue>
</operation>

<operation id="1304" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="5">
<![CDATA[
.split10:548 %best_points_load_12 = load i5 %best_points_addr_16

]]></Node>
<StgValue><ssdm name="best_points_load_12"/></StgValue>
</operation>

<operation id="1305" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:550 %tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1306" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="52" op_0_bw="64">
<![CDATA[
.split10:551 %trunc_ln49_21 = trunc i64 %best_points_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln49_21"/></StgValue>
</operation>

<operation id="1307" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:555 %icmp_ln49_42 = icmp_ne  i11 %tmp_31, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_42"/></StgValue>
</operation>

<operation id="1308" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:556 %icmp_ln49_43 = icmp_eq  i52 %trunc_ln49_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_43"/></StgValue>
</operation>

<operation id="1309" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="5">
<![CDATA[
.split10:568 %best_points_load_13 = load i5 %best_points_addr_17

]]></Node>
<StgValue><ssdm name="best_points_load_13"/></StgValue>
</operation>

<operation id="1310" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="5">
<![CDATA[
.split10:585 %best_points_load_14 = load i5 %best_points_addr_18

]]></Node>
<StgValue><ssdm name="best_points_load_14"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1311" st_id="215" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:336 %distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39

]]></Node>
<StgValue><ssdm name="distance_1_39"/></StgValue>
</operation>

<operation id="1312" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="2">
<![CDATA[
.split10:418 %zext_ln49_1 = zext i2 %select_ln49_5

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="1313" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64">
<![CDATA[
.split10:440 %bitcast_ln49_24 = bitcast i64 %select_ln49_6

]]></Node>
<StgValue><ssdm name="bitcast_ln49_24"/></StgValue>
</operation>

<operation id="1314" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:441 %tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1315" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="52" op_0_bw="64">
<![CDATA[
.split10:442 %trunc_ln49_10 = trunc i64 %bitcast_ln49_24

]]></Node>
<StgValue><ssdm name="trunc_ln49_10"/></StgValue>
</operation>

<operation id="1316" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:445 %or_ln49_18 = or i1 %icmp_ln49_19, i1 %icmp_ln49_18

]]></Node>
<StgValue><ssdm name="or_ln49_18"/></StgValue>
</operation>

<operation id="1317" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:446 %icmp_ln49_20 = icmp_ne  i11 %tmp_14, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_20"/></StgValue>
</operation>

<operation id="1318" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:447 %icmp_ln49_21 = icmp_eq  i52 %trunc_ln49_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_21"/></StgValue>
</operation>

<operation id="1319" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:448 %or_ln49_19 = or i1 %icmp_ln49_21, i1 %icmp_ln49_20

]]></Node>
<StgValue><ssdm name="or_ln49_19"/></StgValue>
</operation>

<operation id="1320" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:449 %and_ln49_9 = and i1 %or_ln49_18, i1 %or_ln49_19

]]></Node>
<StgValue><ssdm name="and_ln49_9"/></StgValue>
</operation>

<operation id="1321" st_id="215" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:450 %tmp_15 = fcmp_ogt  i64 %bitcast_ln49_5, i64 %select_ln49_6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1322" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:451 %and_ln49_10 = and i1 %and_ln49_9, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln49_10"/></StgValue>
</operation>

<operation id="1323" st_id="215" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:452 %select_ln49_7 = select i1 %and_ln49_10, i64 %bitcast_ln49_5, i64 %select_ln49_6

]]></Node>
<StgValue><ssdm name="select_ln49_7"/></StgValue>
</operation>

<operation id="1324" st_id="215" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:453 %select_ln49_8 = select i1 %and_ln49_10, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln49_8"/></StgValue>
</operation>

<operation id="1325" st_id="215" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:454 %or_ln49_1 = or i1 %and_ln49_10, i1 %and_ln49_8

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="1326" st_id="215" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:455 %select_ln49_9 = select i1 %or_ln49_1, i3 %select_ln49_8, i3 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln49_9"/></StgValue>
</operation>

<operation id="1327" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64">
<![CDATA[
.split10:457 %bitcast_ln49_6 = bitcast i64 %best_points_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln49_6"/></StgValue>
</operation>

<operation id="1328" st_id="215" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:470 %tmp_18 = fcmp_ogt  i64 %bitcast_ln49_6, i64 %select_ln49_7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1329" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="5">
<![CDATA[
.split10:568 %best_points_load_13 = load i5 %best_points_addr_17

]]></Node>
<StgValue><ssdm name="best_points_load_13"/></StgValue>
</operation>

<operation id="1330" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:570 %tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1331" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="52" op_0_bw="64">
<![CDATA[
.split10:571 %trunc_ln49_23 = trunc i64 %best_points_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln49_23"/></StgValue>
</operation>

<operation id="1332" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:575 %icmp_ln49_46 = icmp_ne  i11 %tmp_34, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_46"/></StgValue>
</operation>

<operation id="1333" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:576 %icmp_ln49_47 = icmp_eq  i52 %trunc_ln49_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_47"/></StgValue>
</operation>

<operation id="1334" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="5">
<![CDATA[
.split10:585 %best_points_load_14 = load i5 %best_points_addr_18

]]></Node>
<StgValue><ssdm name="best_points_load_14"/></StgValue>
</operation>

<operation id="1335" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:587 %tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1336" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="52" op_0_bw="64">
<![CDATA[
.split10:588 %trunc_ln49_25 = trunc i64 %best_points_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln49_25"/></StgValue>
</operation>

<operation id="1337" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:592 %icmp_ln49_50 = icmp_ne  i11 %tmp_37, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_50"/></StgValue>
</operation>

<operation id="1338" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:593 %icmp_ln49_51 = icmp_eq  i52 %trunc_ln49_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_51"/></StgValue>
</operation>

<operation id="1339" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="5">
<![CDATA[
.split10:605 %best_points_load_15 = load i5 %best_points_addr_19

]]></Node>
<StgValue><ssdm name="best_points_load_15"/></StgValue>
</operation>

<operation id="1340" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="5">
<![CDATA[
.split10:622 %best_points_load_16 = load i5 %best_points_addr_20

]]></Node>
<StgValue><ssdm name="best_points_load_16"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1341" st_id="216" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:336 %distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39

]]></Node>
<StgValue><ssdm name="distance_1_39"/></StgValue>
</operation>

<operation id="1342" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64">
<![CDATA[
.split10:460 %bitcast_ln49_25 = bitcast i64 %select_ln49_7

]]></Node>
<StgValue><ssdm name="bitcast_ln49_25"/></StgValue>
</operation>

<operation id="1343" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:461 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1344" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="52" op_0_bw="64">
<![CDATA[
.split10:462 %trunc_ln49_12 = trunc i64 %bitcast_ln49_25

]]></Node>
<StgValue><ssdm name="trunc_ln49_12"/></StgValue>
</operation>

<operation id="1345" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:465 %or_ln49_20 = or i1 %icmp_ln49_23, i1 %icmp_ln49_22

]]></Node>
<StgValue><ssdm name="or_ln49_20"/></StgValue>
</operation>

<operation id="1346" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:466 %icmp_ln49_24 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_24"/></StgValue>
</operation>

<operation id="1347" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:467 %icmp_ln49_25 = icmp_eq  i52 %trunc_ln49_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_25"/></StgValue>
</operation>

<operation id="1348" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:468 %or_ln49_21 = or i1 %icmp_ln49_25, i1 %icmp_ln49_24

]]></Node>
<StgValue><ssdm name="or_ln49_21"/></StgValue>
</operation>

<operation id="1349" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:469 %and_ln49_11 = and i1 %or_ln49_20, i1 %or_ln49_21

]]></Node>
<StgValue><ssdm name="and_ln49_11"/></StgValue>
</operation>

<operation id="1350" st_id="216" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:470 %tmp_18 = fcmp_ogt  i64 %bitcast_ln49_6, i64 %select_ln49_7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1351" st_id="216" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:471 %and_ln49_12 = and i1 %and_ln49_11, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln49_12"/></StgValue>
</operation>

<operation id="1352" st_id="216" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:472 %select_ln49_10 = select i1 %and_ln49_12, i64 %bitcast_ln49_6, i64 %select_ln49_7

]]></Node>
<StgValue><ssdm name="select_ln49_10"/></StgValue>
</operation>

<operation id="1353" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64">
<![CDATA[
.split10:474 %bitcast_ln49_7 = bitcast i64 %best_points_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln49_7"/></StgValue>
</operation>

<operation id="1354" st_id="216" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:487 %tmp_21 = fcmp_ogt  i64 %bitcast_ln49_7, i64 %select_ln49_10

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1355" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="5">
<![CDATA[
.split10:605 %best_points_load_15 = load i5 %best_points_addr_19

]]></Node>
<StgValue><ssdm name="best_points_load_15"/></StgValue>
</operation>

<operation id="1356" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:607 %tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1357" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="52" op_0_bw="64">
<![CDATA[
.split10:608 %trunc_ln49_27 = trunc i64 %best_points_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln49_27"/></StgValue>
</operation>

<operation id="1358" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:612 %icmp_ln49_54 = icmp_ne  i11 %tmp_40, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_54"/></StgValue>
</operation>

<operation id="1359" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:613 %icmp_ln49_55 = icmp_eq  i52 %trunc_ln49_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_55"/></StgValue>
</operation>

<operation id="1360" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="5">
<![CDATA[
.split10:622 %best_points_load_16 = load i5 %best_points_addr_20

]]></Node>
<StgValue><ssdm name="best_points_load_16"/></StgValue>
</operation>

<operation id="1361" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:624 %tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1362" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="52" op_0_bw="64">
<![CDATA[
.split10:625 %trunc_ln49_29 = trunc i64 %best_points_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln49_29"/></StgValue>
</operation>

<operation id="1363" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:629 %icmp_ln49_58 = icmp_ne  i11 %tmp_43, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_58"/></StgValue>
</operation>

<operation id="1364" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:630 %icmp_ln49_59 = icmp_eq  i52 %trunc_ln49_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_59"/></StgValue>
</operation>

<operation id="1365" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="5">
<![CDATA[
.split10:643 %best_points_load_17 = load i5 %best_points_addr_21

]]></Node>
<StgValue><ssdm name="best_points_load_17"/></StgValue>
</operation>

<operation id="1366" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="5">
<![CDATA[
.split10:660 %best_points_load_18 = load i5 %best_points_addr_22

]]></Node>
<StgValue><ssdm name="best_points_load_18"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1367" st_id="217" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:336 %distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39

]]></Node>
<StgValue><ssdm name="distance_1_39"/></StgValue>
</operation>

<operation id="1368" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
.split10:477 %bitcast_ln49_26 = bitcast i64 %select_ln49_10

]]></Node>
<StgValue><ssdm name="bitcast_ln49_26"/></StgValue>
</operation>

<operation id="1369" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:478 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1370" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="52" op_0_bw="64">
<![CDATA[
.split10:479 %trunc_ln49_14 = trunc i64 %bitcast_ln49_26

]]></Node>
<StgValue><ssdm name="trunc_ln49_14"/></StgValue>
</operation>

<operation id="1371" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:482 %or_ln49_22 = or i1 %icmp_ln49_27, i1 %icmp_ln49_26

]]></Node>
<StgValue><ssdm name="or_ln49_22"/></StgValue>
</operation>

<operation id="1372" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:483 %icmp_ln49_28 = icmp_ne  i11 %tmp_20, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_28"/></StgValue>
</operation>

<operation id="1373" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:484 %icmp_ln49_29 = icmp_eq  i52 %trunc_ln49_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_29"/></StgValue>
</operation>

<operation id="1374" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:485 %or_ln49_23 = or i1 %icmp_ln49_29, i1 %icmp_ln49_28

]]></Node>
<StgValue><ssdm name="or_ln49_23"/></StgValue>
</operation>

<operation id="1375" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:486 %and_ln49_13 = and i1 %or_ln49_22, i1 %or_ln49_23

]]></Node>
<StgValue><ssdm name="and_ln49_13"/></StgValue>
</operation>

<operation id="1376" st_id="217" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:487 %tmp_21 = fcmp_ogt  i64 %bitcast_ln49_7, i64 %select_ln49_10

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1377" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:488 %and_ln49_14 = and i1 %and_ln49_13, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln49_14"/></StgValue>
</operation>

<operation id="1378" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:489 %select_ln49_11 = select i1 %and_ln49_14, i64 %bitcast_ln49_7, i64 %select_ln49_10

]]></Node>
<StgValue><ssdm name="select_ln49_11"/></StgValue>
</operation>

<operation id="1379" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:490 %select_ln49_12 = select i1 %and_ln49_14, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln49_12"/></StgValue>
</operation>

<operation id="1380" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:491 %or_ln49_2 = or i1 %and_ln49_14, i1 %and_ln49_12

]]></Node>
<StgValue><ssdm name="or_ln49_2"/></StgValue>
</operation>

<operation id="1381" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:492 %select_ln49_13 = select i1 %or_ln49_2, i3 %select_ln49_12, i3 %select_ln49_9

]]></Node>
<StgValue><ssdm name="select_ln49_13"/></StgValue>
</operation>

<operation id="1382" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64">
<![CDATA[
.split10:495 %bitcast_ln49_8 = bitcast i64 %best_points_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln49_8"/></StgValue>
</operation>

<operation id="1383" st_id="217" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:508 %tmp_24 = fcmp_ogt  i64 %bitcast_ln49_8, i64 %select_ln49_11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1384" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="5">
<![CDATA[
.split10:643 %best_points_load_17 = load i5 %best_points_addr_21

]]></Node>
<StgValue><ssdm name="best_points_load_17"/></StgValue>
</operation>

<operation id="1385" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:645 %tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1386" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="52" op_0_bw="64">
<![CDATA[
.split10:646 %trunc_ln49_31 = trunc i64 %best_points_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln49_31"/></StgValue>
</operation>

<operation id="1387" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:650 %icmp_ln49_62 = icmp_ne  i11 %tmp_46, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_62"/></StgValue>
</operation>

<operation id="1388" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:651 %icmp_ln49_63 = icmp_eq  i52 %trunc_ln49_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_63"/></StgValue>
</operation>

<operation id="1389" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="5">
<![CDATA[
.split10:660 %best_points_load_18 = load i5 %best_points_addr_22

]]></Node>
<StgValue><ssdm name="best_points_load_18"/></StgValue>
</operation>

<operation id="1390" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:662 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1391" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="52" op_0_bw="64">
<![CDATA[
.split10:663 %trunc_ln49_33 = trunc i64 %best_points_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln49_33"/></StgValue>
</operation>

<operation id="1392" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:667 %icmp_ln49_66 = icmp_ne  i11 %tmp_49, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_66"/></StgValue>
</operation>

<operation id="1393" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:668 %icmp_ln49_67 = icmp_eq  i52 %trunc_ln49_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_67"/></StgValue>
</operation>

<operation id="1394" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="5">
<![CDATA[
.split10:680 %best_points_load_19 = load i5 %best_points_addr_23

]]></Node>
<StgValue><ssdm name="best_points_load_19"/></StgValue>
</operation>

<operation id="1395" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="5">
<![CDATA[
.split10:697 %best_points_load_20 = load i5 %best_points_addr_24

]]></Node>
<StgValue><ssdm name="best_points_load_20"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1396" st_id="218" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:336 %distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39

]]></Node>
<StgValue><ssdm name="distance_1_39"/></StgValue>
</operation>

<operation id="1397" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64">
<![CDATA[
.split10:498 %bitcast_ln49_27 = bitcast i64 %select_ln49_11

]]></Node>
<StgValue><ssdm name="bitcast_ln49_27"/></StgValue>
</operation>

<operation id="1398" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:499 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1399" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="52" op_0_bw="64">
<![CDATA[
.split10:500 %trunc_ln49_16 = trunc i64 %bitcast_ln49_27

]]></Node>
<StgValue><ssdm name="trunc_ln49_16"/></StgValue>
</operation>

<operation id="1400" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:503 %or_ln49_24 = or i1 %icmp_ln49_31, i1 %icmp_ln49_30

]]></Node>
<StgValue><ssdm name="or_ln49_24"/></StgValue>
</operation>

<operation id="1401" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:504 %icmp_ln49_32 = icmp_ne  i11 %tmp_23, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_32"/></StgValue>
</operation>

<operation id="1402" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:505 %icmp_ln49_33 = icmp_eq  i52 %trunc_ln49_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_33"/></StgValue>
</operation>

<operation id="1403" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:506 %or_ln49_25 = or i1 %icmp_ln49_33, i1 %icmp_ln49_32

]]></Node>
<StgValue><ssdm name="or_ln49_25"/></StgValue>
</operation>

<operation id="1404" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:507 %and_ln49_15 = and i1 %or_ln49_24, i1 %or_ln49_25

]]></Node>
<StgValue><ssdm name="and_ln49_15"/></StgValue>
</operation>

<operation id="1405" st_id="218" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:508 %tmp_24 = fcmp_ogt  i64 %bitcast_ln49_8, i64 %select_ln49_11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1406" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:509 %and_ln49_16 = and i1 %and_ln49_15, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln49_16"/></StgValue>
</operation>

<operation id="1407" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:510 %select_ln49_14 = select i1 %and_ln49_16, i64 %bitcast_ln49_8, i64 %select_ln49_11

]]></Node>
<StgValue><ssdm name="select_ln49_14"/></StgValue>
</operation>

<operation id="1408" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64">
<![CDATA[
.split10:512 %bitcast_ln49_9 = bitcast i64 %best_points_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln49_9"/></StgValue>
</operation>

<operation id="1409" st_id="218" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:525 %tmp_27 = fcmp_ogt  i64 %bitcast_ln49_9, i64 %select_ln49_14

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1410" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="5">
<![CDATA[
.split10:680 %best_points_load_19 = load i5 %best_points_addr_23

]]></Node>
<StgValue><ssdm name="best_points_load_19"/></StgValue>
</operation>

<operation id="1411" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:682 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1412" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="52" op_0_bw="64">
<![CDATA[
.split10:683 %trunc_ln49_35 = trunc i64 %best_points_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln49_35"/></StgValue>
</operation>

<operation id="1413" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:687 %icmp_ln49_70 = icmp_ne  i11 %tmp_52, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_70"/></StgValue>
</operation>

<operation id="1414" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:688 %icmp_ln49_71 = icmp_eq  i52 %trunc_ln49_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_71"/></StgValue>
</operation>

<operation id="1415" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="5">
<![CDATA[
.split10:697 %best_points_load_20 = load i5 %best_points_addr_24

]]></Node>
<StgValue><ssdm name="best_points_load_20"/></StgValue>
</operation>

<operation id="1416" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:699 %tmp_55 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1417" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="52" op_0_bw="64">
<![CDATA[
.split10:700 %trunc_ln49_37 = trunc i64 %best_points_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_37"/></StgValue>
</operation>

<operation id="1418" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:704 %icmp_ln49_74 = icmp_ne  i11 %tmp_55, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_74"/></StgValue>
</operation>

<operation id="1419" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:705 %icmp_ln49_75 = icmp_eq  i52 %trunc_ln49_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_75"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1420" st_id="219" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:336 %distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39

]]></Node>
<StgValue><ssdm name="distance_1_39"/></StgValue>
</operation>

<operation id="1421" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="3">
<![CDATA[
.split10:493 %zext_ln49_2 = zext i3 %select_ln49_13

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="1422" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
.split10:515 %bitcast_ln49_28 = bitcast i64 %select_ln49_14

]]></Node>
<StgValue><ssdm name="bitcast_ln49_28"/></StgValue>
</operation>

<operation id="1423" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:516 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1424" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="52" op_0_bw="64">
<![CDATA[
.split10:517 %trunc_ln49_18 = trunc i64 %bitcast_ln49_28

]]></Node>
<StgValue><ssdm name="trunc_ln49_18"/></StgValue>
</operation>

<operation id="1425" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:520 %or_ln49_26 = or i1 %icmp_ln49_35, i1 %icmp_ln49_34

]]></Node>
<StgValue><ssdm name="or_ln49_26"/></StgValue>
</operation>

<operation id="1426" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:521 %icmp_ln49_36 = icmp_ne  i11 %tmp_26, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_36"/></StgValue>
</operation>

<operation id="1427" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:522 %icmp_ln49_37 = icmp_eq  i52 %trunc_ln49_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_37"/></StgValue>
</operation>

<operation id="1428" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:523 %or_ln49_27 = or i1 %icmp_ln49_37, i1 %icmp_ln49_36

]]></Node>
<StgValue><ssdm name="or_ln49_27"/></StgValue>
</operation>

<operation id="1429" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:524 %and_ln49_17 = and i1 %or_ln49_26, i1 %or_ln49_27

]]></Node>
<StgValue><ssdm name="and_ln49_17"/></StgValue>
</operation>

<operation id="1430" st_id="219" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:525 %tmp_27 = fcmp_ogt  i64 %bitcast_ln49_9, i64 %select_ln49_14

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1431" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:526 %and_ln49_18 = and i1 %and_ln49_17, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln49_18"/></StgValue>
</operation>

<operation id="1432" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:527 %select_ln49_15 = select i1 %and_ln49_18, i64 %bitcast_ln49_9, i64 %select_ln49_14

]]></Node>
<StgValue><ssdm name="select_ln49_15"/></StgValue>
</operation>

<operation id="1433" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:528 %select_ln49_16 = select i1 %and_ln49_18, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln49_16"/></StgValue>
</operation>

<operation id="1434" st_id="219" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:529 %or_ln49_3 = or i1 %and_ln49_18, i1 %and_ln49_16

]]></Node>
<StgValue><ssdm name="or_ln49_3"/></StgValue>
</operation>

<operation id="1435" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:530 %select_ln49_17 = select i1 %or_ln49_3, i4 %select_ln49_16, i4 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="select_ln49_17"/></StgValue>
</operation>

<operation id="1436" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64">
<![CDATA[
.split10:532 %bitcast_ln49_10 = bitcast i64 %best_points_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln49_10"/></StgValue>
</operation>

<operation id="1437" st_id="219" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:545 %tmp_30 = fcmp_ogt  i64 %bitcast_ln49_10, i64 %select_ln49_15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1438" st_id="220" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:344 %distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40

]]></Node>
<StgValue><ssdm name="distance_1_40"/></StgValue>
</operation>

<operation id="1439" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64">
<![CDATA[
.split10:535 %bitcast_ln49_29 = bitcast i64 %select_ln49_15

]]></Node>
<StgValue><ssdm name="bitcast_ln49_29"/></StgValue>
</operation>

<operation id="1440" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:536 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1441" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="52" op_0_bw="64">
<![CDATA[
.split10:537 %trunc_ln49_20 = trunc i64 %bitcast_ln49_29

]]></Node>
<StgValue><ssdm name="trunc_ln49_20"/></StgValue>
</operation>

<operation id="1442" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:540 %or_ln49_28 = or i1 %icmp_ln49_39, i1 %icmp_ln49_38

]]></Node>
<StgValue><ssdm name="or_ln49_28"/></StgValue>
</operation>

<operation id="1443" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:541 %icmp_ln49_40 = icmp_ne  i11 %tmp_29, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_40"/></StgValue>
</operation>

<operation id="1444" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:542 %icmp_ln49_41 = icmp_eq  i52 %trunc_ln49_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_41"/></StgValue>
</operation>

<operation id="1445" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:543 %or_ln49_29 = or i1 %icmp_ln49_41, i1 %icmp_ln49_40

]]></Node>
<StgValue><ssdm name="or_ln49_29"/></StgValue>
</operation>

<operation id="1446" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:544 %and_ln49_19 = and i1 %or_ln49_28, i1 %or_ln49_29

]]></Node>
<StgValue><ssdm name="and_ln49_19"/></StgValue>
</operation>

<operation id="1447" st_id="220" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:545 %tmp_30 = fcmp_ogt  i64 %bitcast_ln49_10, i64 %select_ln49_15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1448" st_id="220" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:546 %and_ln49_20 = and i1 %and_ln49_19, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln49_20"/></StgValue>
</operation>

<operation id="1449" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:547 %select_ln49_18 = select i1 %and_ln49_20, i64 %bitcast_ln49_10, i64 %select_ln49_15

]]></Node>
<StgValue><ssdm name="select_ln49_18"/></StgValue>
</operation>

<operation id="1450" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
.split10:549 %bitcast_ln49_11 = bitcast i64 %best_points_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln49_11"/></StgValue>
</operation>

<operation id="1451" st_id="220" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:562 %tmp_33 = fcmp_ogt  i64 %bitcast_ln49_11, i64 %select_ln49_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1452" st_id="221" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:344 %distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40

]]></Node>
<StgValue><ssdm name="distance_1_40"/></StgValue>
</operation>

<operation id="1453" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64">
<![CDATA[
.split10:552 %bitcast_ln49_30 = bitcast i64 %select_ln49_18

]]></Node>
<StgValue><ssdm name="bitcast_ln49_30"/></StgValue>
</operation>

<operation id="1454" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:553 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1455" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="52" op_0_bw="64">
<![CDATA[
.split10:554 %trunc_ln49_22 = trunc i64 %bitcast_ln49_30

]]></Node>
<StgValue><ssdm name="trunc_ln49_22"/></StgValue>
</operation>

<operation id="1456" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:557 %or_ln49_30 = or i1 %icmp_ln49_43, i1 %icmp_ln49_42

]]></Node>
<StgValue><ssdm name="or_ln49_30"/></StgValue>
</operation>

<operation id="1457" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:558 %icmp_ln49_44 = icmp_ne  i11 %tmp_32, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_44"/></StgValue>
</operation>

<operation id="1458" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:559 %icmp_ln49_45 = icmp_eq  i52 %trunc_ln49_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_45"/></StgValue>
</operation>

<operation id="1459" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:560 %or_ln49_31 = or i1 %icmp_ln49_45, i1 %icmp_ln49_44

]]></Node>
<StgValue><ssdm name="or_ln49_31"/></StgValue>
</operation>

<operation id="1460" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:561 %and_ln49_21 = and i1 %or_ln49_30, i1 %or_ln49_31

]]></Node>
<StgValue><ssdm name="and_ln49_21"/></StgValue>
</operation>

<operation id="1461" st_id="221" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:562 %tmp_33 = fcmp_ogt  i64 %bitcast_ln49_11, i64 %select_ln49_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1462" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:563 %and_ln49_22 = and i1 %and_ln49_21, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln49_22"/></StgValue>
</operation>

<operation id="1463" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:564 %select_ln49_19 = select i1 %and_ln49_22, i64 %bitcast_ln49_11, i64 %select_ln49_18

]]></Node>
<StgValue><ssdm name="select_ln49_19"/></StgValue>
</operation>

<operation id="1464" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:565 %select_ln49_20 = select i1 %and_ln49_22, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln49_20"/></StgValue>
</operation>

<operation id="1465" st_id="221" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:566 %or_ln49_4 = or i1 %and_ln49_22, i1 %and_ln49_20

]]></Node>
<StgValue><ssdm name="or_ln49_4"/></StgValue>
</operation>

<operation id="1466" st_id="221" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:567 %select_ln49_21 = select i1 %or_ln49_4, i4 %select_ln49_20, i4 %select_ln49_17

]]></Node>
<StgValue><ssdm name="select_ln49_21"/></StgValue>
</operation>

<operation id="1467" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64">
<![CDATA[
.split10:569 %bitcast_ln49_12 = bitcast i64 %best_points_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln49_12"/></StgValue>
</operation>

<operation id="1468" st_id="221" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:582 %tmp_36 = fcmp_ogt  i64 %bitcast_ln49_12, i64 %select_ln49_19

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1469" st_id="222" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:344 %distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40

]]></Node>
<StgValue><ssdm name="distance_1_40"/></StgValue>
</operation>

<operation id="1470" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64">
<![CDATA[
.split10:572 %bitcast_ln49_31 = bitcast i64 %select_ln49_19

]]></Node>
<StgValue><ssdm name="bitcast_ln49_31"/></StgValue>
</operation>

<operation id="1471" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:573 %tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1472" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="52" op_0_bw="64">
<![CDATA[
.split10:574 %trunc_ln49_24 = trunc i64 %bitcast_ln49_31

]]></Node>
<StgValue><ssdm name="trunc_ln49_24"/></StgValue>
</operation>

<operation id="1473" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:577 %or_ln49_32 = or i1 %icmp_ln49_47, i1 %icmp_ln49_46

]]></Node>
<StgValue><ssdm name="or_ln49_32"/></StgValue>
</operation>

<operation id="1474" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:578 %icmp_ln49_48 = icmp_ne  i11 %tmp_35, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_48"/></StgValue>
</operation>

<operation id="1475" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:579 %icmp_ln49_49 = icmp_eq  i52 %trunc_ln49_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_49"/></StgValue>
</operation>

<operation id="1476" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:580 %or_ln49_33 = or i1 %icmp_ln49_49, i1 %icmp_ln49_48

]]></Node>
<StgValue><ssdm name="or_ln49_33"/></StgValue>
</operation>

<operation id="1477" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:581 %and_ln49_23 = and i1 %or_ln49_32, i1 %or_ln49_33

]]></Node>
<StgValue><ssdm name="and_ln49_23"/></StgValue>
</operation>

<operation id="1478" st_id="222" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:582 %tmp_36 = fcmp_ogt  i64 %bitcast_ln49_12, i64 %select_ln49_19

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1479" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:583 %and_ln49_24 = and i1 %and_ln49_23, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln49_24"/></StgValue>
</operation>

<operation id="1480" st_id="222" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:584 %select_ln49_22 = select i1 %and_ln49_24, i64 %bitcast_ln49_12, i64 %select_ln49_19

]]></Node>
<StgValue><ssdm name="select_ln49_22"/></StgValue>
</operation>

<operation id="1481" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64">
<![CDATA[
.split10:586 %bitcast_ln49_13 = bitcast i64 %best_points_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln49_13"/></StgValue>
</operation>

<operation id="1482" st_id="222" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:599 %tmp_39 = fcmp_ogt  i64 %bitcast_ln49_13, i64 %select_ln49_22

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1483" st_id="223" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:344 %distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40

]]></Node>
<StgValue><ssdm name="distance_1_40"/></StgValue>
</operation>

<operation id="1484" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64">
<![CDATA[
.split10:589 %bitcast_ln49_32 = bitcast i64 %select_ln49_22

]]></Node>
<StgValue><ssdm name="bitcast_ln49_32"/></StgValue>
</operation>

<operation id="1485" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:590 %tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1486" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="52" op_0_bw="64">
<![CDATA[
.split10:591 %trunc_ln49_26 = trunc i64 %bitcast_ln49_32

]]></Node>
<StgValue><ssdm name="trunc_ln49_26"/></StgValue>
</operation>

<operation id="1487" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:594 %or_ln49_34 = or i1 %icmp_ln49_51, i1 %icmp_ln49_50

]]></Node>
<StgValue><ssdm name="or_ln49_34"/></StgValue>
</operation>

<operation id="1488" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:595 %icmp_ln49_52 = icmp_ne  i11 %tmp_38, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_52"/></StgValue>
</operation>

<operation id="1489" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:596 %icmp_ln49_53 = icmp_eq  i52 %trunc_ln49_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_53"/></StgValue>
</operation>

<operation id="1490" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:597 %or_ln49_35 = or i1 %icmp_ln49_53, i1 %icmp_ln49_52

]]></Node>
<StgValue><ssdm name="or_ln49_35"/></StgValue>
</operation>

<operation id="1491" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:598 %and_ln49_25 = and i1 %or_ln49_34, i1 %or_ln49_35

]]></Node>
<StgValue><ssdm name="and_ln49_25"/></StgValue>
</operation>

<operation id="1492" st_id="223" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:599 %tmp_39 = fcmp_ogt  i64 %bitcast_ln49_13, i64 %select_ln49_22

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1493" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:600 %and_ln49_26 = and i1 %and_ln49_25, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln49_26"/></StgValue>
</operation>

<operation id="1494" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:601 %select_ln49_23 = select i1 %and_ln49_26, i64 %bitcast_ln49_13, i64 %select_ln49_22

]]></Node>
<StgValue><ssdm name="select_ln49_23"/></StgValue>
</operation>

<operation id="1495" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:602 %select_ln49_24 = select i1 %and_ln49_26, i4 13, i4 12

]]></Node>
<StgValue><ssdm name="select_ln49_24"/></StgValue>
</operation>

<operation id="1496" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:603 %or_ln49_5 = or i1 %and_ln49_26, i1 %and_ln49_24

]]></Node>
<StgValue><ssdm name="or_ln49_5"/></StgValue>
</operation>

<operation id="1497" st_id="223" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:604 %select_ln49_25 = select i1 %or_ln49_5, i4 %select_ln49_24, i4 %select_ln49_21

]]></Node>
<StgValue><ssdm name="select_ln49_25"/></StgValue>
</operation>

<operation id="1498" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
.split10:606 %bitcast_ln49_14 = bitcast i64 %best_points_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln49_14"/></StgValue>
</operation>

<operation id="1499" st_id="223" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:619 %tmp_42 = fcmp_ogt  i64 %bitcast_ln49_14, i64 %select_ln49_23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1500" st_id="224" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:344 %distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40

]]></Node>
<StgValue><ssdm name="distance_1_40"/></StgValue>
</operation>

<operation id="1501" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64">
<![CDATA[
.split10:609 %bitcast_ln49_33 = bitcast i64 %select_ln49_23

]]></Node>
<StgValue><ssdm name="bitcast_ln49_33"/></StgValue>
</operation>

<operation id="1502" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:610 %tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1503" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="52" op_0_bw="64">
<![CDATA[
.split10:611 %trunc_ln49_28 = trunc i64 %bitcast_ln49_33

]]></Node>
<StgValue><ssdm name="trunc_ln49_28"/></StgValue>
</operation>

<operation id="1504" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:614 %or_ln49_36 = or i1 %icmp_ln49_55, i1 %icmp_ln49_54

]]></Node>
<StgValue><ssdm name="or_ln49_36"/></StgValue>
</operation>

<operation id="1505" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:615 %icmp_ln49_56 = icmp_ne  i11 %tmp_41, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_56"/></StgValue>
</operation>

<operation id="1506" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:616 %icmp_ln49_57 = icmp_eq  i52 %trunc_ln49_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_57"/></StgValue>
</operation>

<operation id="1507" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:617 %or_ln49_37 = or i1 %icmp_ln49_57, i1 %icmp_ln49_56

]]></Node>
<StgValue><ssdm name="or_ln49_37"/></StgValue>
</operation>

<operation id="1508" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:618 %and_ln49_27 = and i1 %or_ln49_36, i1 %or_ln49_37

]]></Node>
<StgValue><ssdm name="and_ln49_27"/></StgValue>
</operation>

<operation id="1509" st_id="224" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:619 %tmp_42 = fcmp_ogt  i64 %bitcast_ln49_14, i64 %select_ln49_23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1510" st_id="224" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:620 %and_ln49_28 = and i1 %and_ln49_27, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln49_28"/></StgValue>
</operation>

<operation id="1511" st_id="224" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:621 %select_ln49_26 = select i1 %and_ln49_28, i64 %bitcast_ln49_14, i64 %select_ln49_23

]]></Node>
<StgValue><ssdm name="select_ln49_26"/></StgValue>
</operation>

<operation id="1512" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64">
<![CDATA[
.split10:623 %bitcast_ln49_15 = bitcast i64 %best_points_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln49_15"/></StgValue>
</operation>

<operation id="1513" st_id="224" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:636 %tmp_45 = fcmp_ogt  i64 %bitcast_ln49_15, i64 %select_ln49_26

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1514" st_id="225" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:352 %distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41

]]></Node>
<StgValue><ssdm name="distance_1_41"/></StgValue>
</operation>

<operation id="1515" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64">
<![CDATA[
.split10:626 %bitcast_ln49_34 = bitcast i64 %select_ln49_26

]]></Node>
<StgValue><ssdm name="bitcast_ln49_34"/></StgValue>
</operation>

<operation id="1516" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:627 %tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1517" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="52" op_0_bw="64">
<![CDATA[
.split10:628 %trunc_ln49_30 = trunc i64 %bitcast_ln49_34

]]></Node>
<StgValue><ssdm name="trunc_ln49_30"/></StgValue>
</operation>

<operation id="1518" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:631 %or_ln49_38 = or i1 %icmp_ln49_59, i1 %icmp_ln49_58

]]></Node>
<StgValue><ssdm name="or_ln49_38"/></StgValue>
</operation>

<operation id="1519" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:632 %icmp_ln49_60 = icmp_ne  i11 %tmp_44, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_60"/></StgValue>
</operation>

<operation id="1520" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:633 %icmp_ln49_61 = icmp_eq  i52 %trunc_ln49_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_61"/></StgValue>
</operation>

<operation id="1521" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:634 %or_ln49_39 = or i1 %icmp_ln49_61, i1 %icmp_ln49_60

]]></Node>
<StgValue><ssdm name="or_ln49_39"/></StgValue>
</operation>

<operation id="1522" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:635 %and_ln49_29 = and i1 %or_ln49_38, i1 %or_ln49_39

]]></Node>
<StgValue><ssdm name="and_ln49_29"/></StgValue>
</operation>

<operation id="1523" st_id="225" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:636 %tmp_45 = fcmp_ogt  i64 %bitcast_ln49_15, i64 %select_ln49_26

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1524" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:637 %and_ln49_30 = and i1 %and_ln49_29, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln49_30"/></StgValue>
</operation>

<operation id="1525" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:638 %select_ln49_27 = select i1 %and_ln49_30, i64 %bitcast_ln49_15, i64 %select_ln49_26

]]></Node>
<StgValue><ssdm name="select_ln49_27"/></StgValue>
</operation>

<operation id="1526" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:639 %select_ln49_28 = select i1 %and_ln49_30, i4 15, i4 14

]]></Node>
<StgValue><ssdm name="select_ln49_28"/></StgValue>
</operation>

<operation id="1527" st_id="225" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:640 %or_ln49_6 = or i1 %and_ln49_30, i1 %and_ln49_28

]]></Node>
<StgValue><ssdm name="or_ln49_6"/></StgValue>
</operation>

<operation id="1528" st_id="225" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:641 %select_ln49_29 = select i1 %or_ln49_6, i4 %select_ln49_28, i4 %select_ln49_25

]]></Node>
<StgValue><ssdm name="select_ln49_29"/></StgValue>
</operation>

<operation id="1529" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64">
<![CDATA[
.split10:644 %bitcast_ln49_16 = bitcast i64 %best_points_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln49_16"/></StgValue>
</operation>

<operation id="1530" st_id="225" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:657 %tmp_48 = fcmp_ogt  i64 %bitcast_ln49_16, i64 %select_ln49_27

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1531" st_id="226" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:352 %distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41

]]></Node>
<StgValue><ssdm name="distance_1_41"/></StgValue>
</operation>

<operation id="1532" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64">
<![CDATA[
.split10:647 %bitcast_ln49_35 = bitcast i64 %select_ln49_27

]]></Node>
<StgValue><ssdm name="bitcast_ln49_35"/></StgValue>
</operation>

<operation id="1533" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:648 %tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1534" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="52" op_0_bw="64">
<![CDATA[
.split10:649 %trunc_ln49_32 = trunc i64 %bitcast_ln49_35

]]></Node>
<StgValue><ssdm name="trunc_ln49_32"/></StgValue>
</operation>

<operation id="1535" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:652 %or_ln49_40 = or i1 %icmp_ln49_63, i1 %icmp_ln49_62

]]></Node>
<StgValue><ssdm name="or_ln49_40"/></StgValue>
</operation>

<operation id="1536" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:653 %icmp_ln49_64 = icmp_ne  i11 %tmp_47, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_64"/></StgValue>
</operation>

<operation id="1537" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:654 %icmp_ln49_65 = icmp_eq  i52 %trunc_ln49_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_65"/></StgValue>
</operation>

<operation id="1538" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:655 %or_ln49_41 = or i1 %icmp_ln49_65, i1 %icmp_ln49_64

]]></Node>
<StgValue><ssdm name="or_ln49_41"/></StgValue>
</operation>

<operation id="1539" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:656 %and_ln49_31 = and i1 %or_ln49_40, i1 %or_ln49_41

]]></Node>
<StgValue><ssdm name="and_ln49_31"/></StgValue>
</operation>

<operation id="1540" st_id="226" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:657 %tmp_48 = fcmp_ogt  i64 %bitcast_ln49_16, i64 %select_ln49_27

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1541" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:658 %and_ln49_32 = and i1 %and_ln49_31, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln49_32"/></StgValue>
</operation>

<operation id="1542" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:659 %select_ln49_30 = select i1 %and_ln49_32, i64 %bitcast_ln49_16, i64 %select_ln49_27

]]></Node>
<StgValue><ssdm name="select_ln49_30"/></StgValue>
</operation>

<operation id="1543" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64">
<![CDATA[
.split10:661 %bitcast_ln49_17 = bitcast i64 %best_points_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln49_17"/></StgValue>
</operation>

<operation id="1544" st_id="226" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:674 %tmp_51 = fcmp_ogt  i64 %bitcast_ln49_17, i64 %select_ln49_30

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1545" st_id="227" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:352 %distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41

]]></Node>
<StgValue><ssdm name="distance_1_41"/></StgValue>
</operation>

<operation id="1546" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="4">
<![CDATA[
.split10:642 %zext_ln49_3 = zext i4 %select_ln49_29

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="1547" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64">
<![CDATA[
.split10:664 %bitcast_ln49_36 = bitcast i64 %select_ln49_30

]]></Node>
<StgValue><ssdm name="bitcast_ln49_36"/></StgValue>
</operation>

<operation id="1548" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:665 %tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1549" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="52" op_0_bw="64">
<![CDATA[
.split10:666 %trunc_ln49_34 = trunc i64 %bitcast_ln49_36

]]></Node>
<StgValue><ssdm name="trunc_ln49_34"/></StgValue>
</operation>

<operation id="1550" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:669 %or_ln49_42 = or i1 %icmp_ln49_67, i1 %icmp_ln49_66

]]></Node>
<StgValue><ssdm name="or_ln49_42"/></StgValue>
</operation>

<operation id="1551" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:670 %icmp_ln49_68 = icmp_ne  i11 %tmp_50, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_68"/></StgValue>
</operation>

<operation id="1552" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:671 %icmp_ln49_69 = icmp_eq  i52 %trunc_ln49_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_69"/></StgValue>
</operation>

<operation id="1553" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:672 %or_ln49_43 = or i1 %icmp_ln49_69, i1 %icmp_ln49_68

]]></Node>
<StgValue><ssdm name="or_ln49_43"/></StgValue>
</operation>

<operation id="1554" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:673 %and_ln49_33 = and i1 %or_ln49_42, i1 %or_ln49_43

]]></Node>
<StgValue><ssdm name="and_ln49_33"/></StgValue>
</operation>

<operation id="1555" st_id="227" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:674 %tmp_51 = fcmp_ogt  i64 %bitcast_ln49_17, i64 %select_ln49_30

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1556" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:675 %and_ln49_34 = and i1 %and_ln49_33, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="and_ln49_34"/></StgValue>
</operation>

<operation id="1557" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:676 %select_ln49_31 = select i1 %and_ln49_34, i64 %bitcast_ln49_17, i64 %select_ln49_30

]]></Node>
<StgValue><ssdm name="select_ln49_31"/></StgValue>
</operation>

<operation id="1558" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:677 %select_ln49_32 = select i1 %and_ln49_34, i5 17, i5 16

]]></Node>
<StgValue><ssdm name="select_ln49_32"/></StgValue>
</operation>

<operation id="1559" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:678 %or_ln49_7 = or i1 %and_ln49_34, i1 %and_ln49_32

]]></Node>
<StgValue><ssdm name="or_ln49_7"/></StgValue>
</operation>

<operation id="1560" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:679 %select_ln49_33 = select i1 %or_ln49_7, i5 %select_ln49_32, i5 %zext_ln49_3

]]></Node>
<StgValue><ssdm name="select_ln49_33"/></StgValue>
</operation>

<operation id="1561" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64">
<![CDATA[
.split10:681 %bitcast_ln49_18 = bitcast i64 %best_points_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln49_18"/></StgValue>
</operation>

<operation id="1562" st_id="227" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:694 %tmp_54 = fcmp_ogt  i64 %bitcast_ln49_18, i64 %select_ln49_31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1563" st_id="228" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:352 %distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41

]]></Node>
<StgValue><ssdm name="distance_1_41"/></StgValue>
</operation>

<operation id="1564" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64">
<![CDATA[
.split10:684 %bitcast_ln49_37 = bitcast i64 %select_ln49_31

]]></Node>
<StgValue><ssdm name="bitcast_ln49_37"/></StgValue>
</operation>

<operation id="1565" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:685 %tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1566" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="52" op_0_bw="64">
<![CDATA[
.split10:686 %trunc_ln49_36 = trunc i64 %bitcast_ln49_37

]]></Node>
<StgValue><ssdm name="trunc_ln49_36"/></StgValue>
</operation>

<operation id="1567" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:689 %or_ln49_44 = or i1 %icmp_ln49_71, i1 %icmp_ln49_70

]]></Node>
<StgValue><ssdm name="or_ln49_44"/></StgValue>
</operation>

<operation id="1568" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:690 %icmp_ln49_72 = icmp_ne  i11 %tmp_53, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_72"/></StgValue>
</operation>

<operation id="1569" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:691 %icmp_ln49_73 = icmp_eq  i52 %trunc_ln49_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_73"/></StgValue>
</operation>

<operation id="1570" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:692 %or_ln49_45 = or i1 %icmp_ln49_73, i1 %icmp_ln49_72

]]></Node>
<StgValue><ssdm name="or_ln49_45"/></StgValue>
</operation>

<operation id="1571" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:693 %and_ln49_35 = and i1 %or_ln49_44, i1 %or_ln49_45

]]></Node>
<StgValue><ssdm name="and_ln49_35"/></StgValue>
</operation>

<operation id="1572" st_id="228" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:694 %tmp_54 = fcmp_ogt  i64 %bitcast_ln49_18, i64 %select_ln49_31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1573" st_id="228" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:695 %and_ln49_36 = and i1 %and_ln49_35, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln49_36"/></StgValue>
</operation>

<operation id="1574" st_id="228" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:696 %select_ln49_34 = select i1 %and_ln49_36, i64 %bitcast_ln49_18, i64 %select_ln49_31

]]></Node>
<StgValue><ssdm name="select_ln49_34"/></StgValue>
</operation>

<operation id="1575" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64">
<![CDATA[
.split10:698 %bitcast_ln49_19 = bitcast i64 %best_points_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln49_19"/></StgValue>
</operation>

<operation id="1576" st_id="228" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:711 %tmp_57 = fcmp_ogt  i64 %bitcast_ln49_19, i64 %select_ln49_34

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1577" st_id="229" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:352 %distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41

]]></Node>
<StgValue><ssdm name="distance_1_41"/></StgValue>
</operation>

<operation id="1578" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64">
<![CDATA[
.split10:701 %bitcast_ln49_38 = bitcast i64 %select_ln49_34

]]></Node>
<StgValue><ssdm name="bitcast_ln49_38"/></StgValue>
</operation>

<operation id="1579" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:702 %tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1580" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="52" op_0_bw="64">
<![CDATA[
.split10:703 %trunc_ln49_38 = trunc i64 %bitcast_ln49_38

]]></Node>
<StgValue><ssdm name="trunc_ln49_38"/></StgValue>
</operation>

<operation id="1581" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:706 %or_ln49_46 = or i1 %icmp_ln49_75, i1 %icmp_ln49_74

]]></Node>
<StgValue><ssdm name="or_ln49_46"/></StgValue>
</operation>

<operation id="1582" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:707 %icmp_ln49_76 = icmp_ne  i11 %tmp_56, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln49_76"/></StgValue>
</operation>

<operation id="1583" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:708 %icmp_ln49_77 = icmp_eq  i52 %trunc_ln49_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_77"/></StgValue>
</operation>

<operation id="1584" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:709 %or_ln49_47 = or i1 %icmp_ln49_77, i1 %icmp_ln49_76

]]></Node>
<StgValue><ssdm name="or_ln49_47"/></StgValue>
</operation>

<operation id="1585" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:710 %and_ln49_37 = and i1 %or_ln49_46, i1 %or_ln49_47

]]></Node>
<StgValue><ssdm name="and_ln49_37"/></StgValue>
</operation>

<operation id="1586" st_id="229" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:711 %tmp_57 = fcmp_ogt  i64 %bitcast_ln49_19, i64 %select_ln49_34

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1587" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:712 %and_ln49_38 = and i1 %and_ln49_37, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln49_38"/></StgValue>
</operation>

<operation id="1588" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:713 %select_ln49_35 = select i1 %and_ln49_38, i64 %bitcast_ln49_19, i64 %select_ln49_34

]]></Node>
<StgValue><ssdm name="select_ln49_35"/></StgValue>
</operation>

<operation id="1589" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:714 %select_ln49_36 = select i1 %and_ln49_38, i5 19, i5 18

]]></Node>
<StgValue><ssdm name="select_ln49_36"/></StgValue>
</operation>

<operation id="1590" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:715 %or_ln49_8 = or i1 %and_ln49_38, i1 %and_ln49_36

]]></Node>
<StgValue><ssdm name="or_ln49_8"/></StgValue>
</operation>

<operation id="1591" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:716 %select_ln49_37 = select i1 %or_ln49_8, i5 %select_ln49_36, i5 %select_ln49_33

]]></Node>
<StgValue><ssdm name="select_ln49_37"/></StgValue>
</operation>

<operation id="1592" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64">
<![CDATA[
.split10:722 %bitcast_ln56_1 = bitcast i64 %select_ln49_35

]]></Node>
<StgValue><ssdm name="bitcast_ln56_1"/></StgValue>
</operation>

<operation id="1593" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:723 %tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln56_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1594" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="52" op_0_bw="64">
<![CDATA[
.split10:724 %trunc_ln56_1 = trunc i64 %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="1595" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:728 %icmp_ln56_2 = icmp_ne  i11 %tmp_59, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="1596" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:729 %icmp_ln56_3 = icmp_eq  i52 %trunc_ln56_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln56_3"/></StgValue>
</operation>

<operation id="1597" st_id="229" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:732 %tmp_60 = fcmp_olt  i64 %distance_1_41, i64 %select_ln49_35

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1598" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:3 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="1599" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64">
<![CDATA[
.split10:719 %bitcast_ln56 = bitcast i64 %distance_1_41

]]></Node>
<StgValue><ssdm name="bitcast_ln56"/></StgValue>
</operation>

<operation id="1600" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:720 %tmp_58 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1601" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="52" op_0_bw="64">
<![CDATA[
.split10:721 %trunc_ln56 = trunc i64 %bitcast_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="1602" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:725 %icmp_ln56 = icmp_ne  i11 %tmp_58, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="1603" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split10:726 %icmp_ln56_1 = icmp_eq  i52 %trunc_ln56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="1604" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:727 %or_ln56 = or i1 %icmp_ln56_1, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="1605" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:730 %or_ln56_1 = or i1 %icmp_ln56_3, i1 %icmp_ln56_2

]]></Node>
<StgValue><ssdm name="or_ln56_1"/></StgValue>
</operation>

<operation id="1606" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:731 %and_ln56 = and i1 %or_ln56, i1 %or_ln56_1

]]></Node>
<StgValue><ssdm name="and_ln56"/></StgValue>
</operation>

<operation id="1607" st_id="230" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:732 %tmp_60 = fcmp_olt  i64 %distance_1_41, i64 %select_ln49_35

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1608" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:733 %and_ln56_1 = and i1 %and_ln56, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln56_1"/></StgValue>
</operation>

<operation id="1609" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:734 %br_ln56 = br i1 %and_ln56_1, void %update_best.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1610" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="8">
<![CDATA[
:0 %zext_ln57 = zext i8 %known_point_classification_id

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="1611" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="3" op_0_bw="5">
<![CDATA[
:1 %trunc_ln57 = trunc i5 %select_ln49_37

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="1612" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="3">
<![CDATA[
:2 %zext_ln57_1 = zext i3 %trunc_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="1613" st_id="230" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %shl_ln57 = shl i8 1, i8 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="shl_ln57"/></StgValue>
</operation>

<operation id="1614" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4 %shl_ln57_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln57, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln57_1"/></StgValue>
</operation>

<operation id="1615" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="6">
<![CDATA[
:5 %zext_ln57_2 = zext i6 %shl_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="1616" st_id="230" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %shl_ln57_2 = shl i64 %zext_ln57, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="shl_ln57_2"/></StgValue>
</operation>

<operation id="1617" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln49_37, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="1618" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="2">
<![CDATA[
:8 %zext_ln57_3 = zext i2 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="1619" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %best_points_addr_4 = getelementptr i64 %best_points, i64 0, i64 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="best_points_addr_4"/></StgValue>
</operation>

<operation id="1620" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:10 %store_ln57 = store void @_ssdm_op_Write.bram.p0i64, i5 %best_points_addr_4, i64 %shl_ln57_2, i8 %shl_ln57

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1621" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:11 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln49_37, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="1622" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %add_ln58 = add i8 %shl_ln2, i8 24

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="1623" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln58, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="1624" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="5">
<![CDATA[
:14 %zext_ln58 = zext i5 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="1625" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %best_points_addr_5 = getelementptr i64 %best_points, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="best_points_addr_5"/></StgValue>
</operation>

<operation id="1626" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:16 %store_ln58 = store void @_ssdm_op_Write.bram.i64, i5 %best_points_addr_5, i64 %bitcast_ln56, i8 255

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1627" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln60 = br void %update_best.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1628" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
knn.exit.loopexit.preheader:0 %br_ln0 = br void %knn.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1629" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
knn.exit.loopexit:0 %i_2 = phi i3 %add_ln103, void %.split4, i3 0, void %knn.exit.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1630" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
knn.exit.loopexit:1 %add_ln103 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="1631" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
knn.exit.loopexit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1632" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
knn.exit.loopexit:3 %icmp_ln103 = icmp_eq  i3 %i_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="1633" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
knn.exit.loopexit:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1634" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
knn.exit.loopexit:5 %br_ln103 = br i1 %icmp_ln103, void %.split4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="1635" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="3">
<![CDATA[
.split4:0 %i_2_cast = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="1636" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="1637" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %histogram_addr = getelementptr i8 %histogram, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="histogram_addr"/></StgValue>
</operation>

<operation id="1638" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split4:3 %store_ln104 = store i8 0, i3 %histogram_addr

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1639" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
.split4:4 %br_ln0 = br void %knn.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1640" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:0 %store_ln0 = store i8 0, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1641" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1642" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1643" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0 %j = phi i5 %add_ln110, void %.split2, i5 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1644" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1 %add_ln110 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="1645" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1646" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3 %icmp_ln110 = icmp_eq  i5 %j, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="1647" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1648" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln110 = br i1 %icmp_ln110, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="1649" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:1 %lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %j, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="1650" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="2">
<![CDATA[
.split2:2 %zext_ln112 = zext i2 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="1651" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %best_points_addr_2 = getelementptr i64 %best_points, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="best_points_addr_2"/></StgValue>
</operation>

<operation id="1652" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="5">
<![CDATA[
.split2:4 %best_points_load = load i5 %best_points_addr_2

]]></Node>
<StgValue><ssdm name="best_points_load"/></StgValue>
</operation>

<operation id="1653" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="5">
<![CDATA[
.split2:5 %trunc_ln112 = trunc i5 %j

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1654" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="5">
<![CDATA[
.split2:4 %best_points_load = load i5 %best_points_addr_2

]]></Node>
<StgValue><ssdm name="best_points_load"/></StgValue>
</operation>

<operation id="1655" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:6 %shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln112, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="1656" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="6">
<![CDATA[
.split2:7 %zext_ln112_1 = zext i6 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="1657" st_id="236" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:8 %lshr_ln112 = lshr i64 %best_points_load, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="lshr_ln112"/></StgValue>
</operation>

<operation id="1658" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="64">
<![CDATA[
.split2:9 %trunc_ln112_1 = trunc i64 %lshr_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="1659" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="3">
<![CDATA[
.split2:10 %zext_ln119 = zext i3 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="1660" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:11 %histogram_addr_1 = getelementptr i8 %histogram, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="histogram_addr_1"/></StgValue>
</operation>

<operation id="1661" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:13 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="1662" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="3">
<![CDATA[
.split2:14 %histogram_load = load i3 %histogram_addr_1

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>

<operation id="1663" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:15 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="1664" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:20 %store_ln119 = store i64 %zext_ln119, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1665" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="1666" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split2:12 %reuse_reg_load = load i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="1667" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="3">
<![CDATA[
.split2:14 %histogram_load = load i3 %histogram_addr_1

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>

<operation id="1668" st_id="237" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split2:16 %reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %histogram_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="1669" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:17 %add_ln119 = add i8 %reuse_select, i8 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="1670" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split2:18 %store_ln119 = store i8 %add_ln119, i3 %histogram_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1671" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:19 %store_ln119 = store i8 %add_ln119, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1672" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
.split2:21 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1673" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1674" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %l = phi i3 %l_1, void %.split, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="1675" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %l_1 = add i3 %l, i3 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="1676" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5 %icmp_ln124 = icmp_eq  i3 %l, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="1677" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7 %br_ln124 = br i1 %icmp_ln124, void %.split, void %classify.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="1678" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %l_cast = zext i3 %l

]]></Node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="1679" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %histogram_addr_2 = getelementptr i8 %histogram, i64 0, i64 %l_cast

]]></Node>
<StgValue><ssdm name="histogram_addr_2"/></StgValue>
</operation>

<operation id="1680" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="3">
<![CDATA[
.split:3 %histogram_load_1 = load i3 %histogram_addr_2

]]></Node>
<StgValue><ssdm name="histogram_load_1"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1681" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:1 %classification_id = phi i8 %classification_id_1, void %.split, i8 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="classification_id"/></StgValue>
</operation>

<operation id="1682" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:2 %max = phi i8 %max_1, void %.split, i8 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="1683" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1684" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1685" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="1686" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="3">
<![CDATA[
.split:3 %histogram_load_1 = load i3 %histogram_addr_2

]]></Node>
<StgValue><ssdm name="histogram_load_1"/></StgValue>
</operation>

<operation id="1687" st_id="240" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:4 %icmp_ln126 = icmp_ugt  i8 %histogram_load_1, i8 %max

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="1688" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="3">
<![CDATA[
.split:5 %zext_ln128 = zext i3 %l

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="1689" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:6 %max_1 = select i1 %icmp_ln126, i8 %histogram_load_1, i8 %max

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="1690" st_id="240" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:7 %classification_id_1 = select i1 %icmp_ln126, i8 %zext_ln128, i8 %classification_id

]]></Node>
<StgValue><ssdm name="classification_id_1"/></StgValue>
</operation>

<operation id="1691" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1692" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="8">
<![CDATA[
classify.exit:0 %ret_ln154 = ret i8 %classification_id

]]></Node>
<StgValue><ssdm name="ret_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
