
AdhocDeck_App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018bc  08020298  08020298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08021b54  08021b54  00002b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08021b64  08021b64  00002b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08021b68  08021b68  00002b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08021b6c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24000010  08021b7c  00003010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000030  08021b7c  00003030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000063a7  00000000  00000000  0000303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000010bb  00000000  00000000  000093e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000005c8  00000000  00000000  0000a4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000043e  00000000  00000000  0000aa68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00001557  00000000  00000000  0000aea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00006865  00000000  00000000  0000c3fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014e7b8  00000000  00000000  00012c62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0016141a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000015e8  00000000  00000000  00161460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006d  00000000  00000000  00162a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020298 <__do_global_dtors_aux>:
 8020298:	b510      	push	{r4, lr}
 802029a:	4c05      	ldr	r4, [pc, #20]	@ (80202b0 <__do_global_dtors_aux+0x18>)
 802029c:	7823      	ldrb	r3, [r4, #0]
 802029e:	b933      	cbnz	r3, 80202ae <__do_global_dtors_aux+0x16>
 80202a0:	4b04      	ldr	r3, [pc, #16]	@ (80202b4 <__do_global_dtors_aux+0x1c>)
 80202a2:	b113      	cbz	r3, 80202aa <__do_global_dtors_aux+0x12>
 80202a4:	4804      	ldr	r0, [pc, #16]	@ (80202b8 <__do_global_dtors_aux+0x20>)
 80202a6:	f3af 8000 	nop.w
 80202aa:	2301      	movs	r3, #1
 80202ac:	7023      	strb	r3, [r4, #0]
 80202ae:	bd10      	pop	{r4, pc}
 80202b0:	24000010 	.word	0x24000010
 80202b4:	00000000 	.word	0x00000000
 80202b8:	08021b3c 	.word	0x08021b3c

080202bc <frame_dummy>:
 80202bc:	b508      	push	{r3, lr}
 80202be:	4b03      	ldr	r3, [pc, #12]	@ (80202cc <frame_dummy+0x10>)
 80202c0:	b11b      	cbz	r3, 80202ca <frame_dummy+0xe>
 80202c2:	4903      	ldr	r1, [pc, #12]	@ (80202d0 <frame_dummy+0x14>)
 80202c4:	4803      	ldr	r0, [pc, #12]	@ (80202d4 <frame_dummy+0x18>)
 80202c6:	f3af 8000 	nop.w
 80202ca:	bd08      	pop	{r3, pc}
 80202cc:	00000000 	.word	0x00000000
 80202d0:	24000014 	.word	0x24000014
 80202d4:	08021b3c 	.word	0x08021b3c

080202d8 <delay_ms>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void delay_ms(uint32_t ms) {
 80202d8:	b480      	push	{r7}
 80202da:	b085      	sub	sp, #20
 80202dc:	af00      	add	r7, sp, #0
 80202de:	6078      	str	r0, [r7, #4]
    uint32_t tick = ms * (SystemCoreClock / 1000 / 5);
 80202e0:	4b0b      	ldr	r3, [pc, #44]	@ (8020310 <delay_ms+0x38>)
 80202e2:	681b      	ldr	r3, [r3, #0]
 80202e4:	4a0b      	ldr	r2, [pc, #44]	@ (8020314 <delay_ms+0x3c>)
 80202e6:	fba2 2303 	umull	r2, r3, r2, r3
 80202ea:	0b1a      	lsrs	r2, r3, #12
 80202ec:	687b      	ldr	r3, [r7, #4]
 80202ee:	fb02 f303 	mul.w	r3, r2, r3
 80202f2:	60fb      	str	r3, [r7, #12]
    while(tick--);
 80202f4:	bf00      	nop
 80202f6:	68fb      	ldr	r3, [r7, #12]
 80202f8:	1e5a      	subs	r2, r3, #1
 80202fa:	60fa      	str	r2, [r7, #12]
 80202fc:	2b00      	cmp	r3, #0
 80202fe:	d1fa      	bne.n	80202f6 <delay_ms+0x1e>
}
 8020300:	bf00      	nop
 8020302:	bf00      	nop
 8020304:	3714      	adds	r7, #20
 8020306:	46bd      	mov	sp, r7
 8020308:	f85d 7b04 	ldr.w	r7, [sp], #4
 802030c:	4770      	bx	lr
 802030e:	bf00      	nop
 8020310:	24000000 	.word	0x24000000
 8020314:	d1b71759 	.word	0xd1b71759

08020318 <led_init>:

static void led_init(void) {
 8020318:	b480      	push	{r7}
 802031a:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB4ENR_GPIOAEN;
 802031c:	4b0f      	ldr	r3, [pc, #60]	@ (802035c <led_init+0x44>)
 802031e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8020322:	4a0e      	ldr	r2, [pc, #56]	@ (802035c <led_init+0x44>)
 8020324:	f043 0301 	orr.w	r3, r3, #1
 8020328:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
    GPIOA->MODER &= ~GPIO_MODER_MODE1;
 802032c:	4b0c      	ldr	r3, [pc, #48]	@ (8020360 <led_init+0x48>)
 802032e:	681b      	ldr	r3, [r3, #0]
 8020330:	4a0b      	ldr	r2, [pc, #44]	@ (8020360 <led_init+0x48>)
 8020332:	f023 030c 	bic.w	r3, r3, #12
 8020336:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE1_0;
 8020338:	4b09      	ldr	r3, [pc, #36]	@ (8020360 <led_init+0x48>)
 802033a:	681b      	ldr	r3, [r3, #0]
 802033c:	4a08      	ldr	r2, [pc, #32]	@ (8020360 <led_init+0x48>)
 802033e:	f043 0304 	orr.w	r3, r3, #4
 8020342:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~GPIO_OTYPER_OT1;
 8020344:	4b06      	ldr	r3, [pc, #24]	@ (8020360 <led_init+0x48>)
 8020346:	685b      	ldr	r3, [r3, #4]
 8020348:	4a05      	ldr	r2, [pc, #20]	@ (8020360 <led_init+0x48>)
 802034a:	f023 0302 	bic.w	r3, r3, #2
 802034e:	6053      	str	r3, [r2, #4]
}
 8020350:	bf00      	nop
 8020352:	46bd      	mov	sp, r7
 8020354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020358:	4770      	bx	lr
 802035a:	bf00      	nop
 802035c:	58024400 	.word	0x58024400
 8020360:	58020000 	.word	0x58020000

08020364 <main>:
/**
  * @brief The application entry point.
  * @retval int
  */
int main(void)
{
 8020364:	b580      	push	{r7, lr}
 8020366:	b082      	sub	sp, #8
 8020368:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 802036a:	b672      	cpsid	i
}
 802036c:	bf00      	nop
	__disable_irq();
	led_init();
 802036e:	f7ff ffd3 	bl	8020318 <led_init>
	/* USER CODE BEGIN 1 */

    /* USER CODE END 1 */

    MPU_Config();
 8020372:	f000 f899 	bl	80204a8 <MPU_Config>

    HAL_Init();
 8020376:	f000 f9f7 	bl	8020768 <HAL_Init>

    SystemClock_Config();
 802037a:	f000 f81d 	bl	80203b8 <SystemClock_Config>

    /* USER CODE BEGIN 2 */
    // 持续二连闪
    while(1){
    	delay_ms(800);
 802037e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8020382:	f7ff ffa9 	bl	80202d8 <delay_ms>
    	for(uint8_t i=0; i<2; i++) {
 8020386:	2300      	movs	r3, #0
 8020388:	71fb      	strb	r3, [r7, #7]
 802038a:	e00f      	b.n	80203ac <main+0x48>
    		GPIOA->BSRR = GPIO_PIN_1;
 802038c:	4b09      	ldr	r3, [pc, #36]	@ (80203b4 <main+0x50>)
 802038e:	2202      	movs	r2, #2
 8020390:	619a      	str	r2, [r3, #24]
    		delay_ms(150);
 8020392:	2096      	movs	r0, #150	@ 0x96
 8020394:	f7ff ffa0 	bl	80202d8 <delay_ms>
    		GPIOA->BSRR = GPIO_PIN_1 << 16;
 8020398:	4b06      	ldr	r3, [pc, #24]	@ (80203b4 <main+0x50>)
 802039a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 802039e:	619a      	str	r2, [r3, #24]
    		delay_ms(150);
 80203a0:	2096      	movs	r0, #150	@ 0x96
 80203a2:	f7ff ff99 	bl	80202d8 <delay_ms>
    	for(uint8_t i=0; i<2; i++) {
 80203a6:	79fb      	ldrb	r3, [r7, #7]
 80203a8:	3301      	adds	r3, #1
 80203aa:	71fb      	strb	r3, [r7, #7]
 80203ac:	79fb      	ldrb	r3, [r7, #7]
 80203ae:	2b01      	cmp	r3, #1
 80203b0:	d9ec      	bls.n	802038c <main+0x28>
    	delay_ms(800);
 80203b2:	e7e4      	b.n	802037e <main+0x1a>
 80203b4:	58020000 	.word	0x58020000

080203b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80203b8:	b580      	push	{r7, lr}
 80203ba:	b09c      	sub	sp, #112	@ 0x70
 80203bc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80203be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80203c2:	224c      	movs	r2, #76	@ 0x4c
 80203c4:	2100      	movs	r1, #0
 80203c6:	4618      	mov	r0, r3
 80203c8:	f001 fb8c 	bl	8021ae4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80203cc:	1d3b      	adds	r3, r7, #4
 80203ce:	2220      	movs	r2, #32
 80203d0:	2100      	movs	r1, #0
 80203d2:	4618      	mov	r0, r3
 80203d4:	f001 fb86 	bl	8021ae4 <memset>

    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80203d8:	2002      	movs	r0, #2
 80203da:	f000 fbbf 	bl	8020b5c <HAL_PWREx_ConfigSupply>

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80203de:	2300      	movs	r3, #0
 80203e0:	603b      	str	r3, [r7, #0]
 80203e2:	4b2f      	ldr	r3, [pc, #188]	@ (80204a0 <SystemClock_Config+0xe8>)
 80203e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80203e6:	4a2e      	ldr	r2, [pc, #184]	@ (80204a0 <SystemClock_Config+0xe8>)
 80203e8:	f023 0301 	bic.w	r3, r3, #1
 80203ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80203ee:	4b2c      	ldr	r3, [pc, #176]	@ (80204a0 <SystemClock_Config+0xe8>)
 80203f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80203f2:	f003 0301 	and.w	r3, r3, #1
 80203f6:	603b      	str	r3, [r7, #0]
 80203f8:	4b2a      	ldr	r3, [pc, #168]	@ (80204a4 <SystemClock_Config+0xec>)
 80203fa:	699b      	ldr	r3, [r3, #24]
 80203fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8020400:	4a28      	ldr	r2, [pc, #160]	@ (80204a4 <SystemClock_Config+0xec>)
 8020402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8020406:	6193      	str	r3, [r2, #24]
 8020408:	4b26      	ldr	r3, [pc, #152]	@ (80204a4 <SystemClock_Config+0xec>)
 802040a:	699b      	ldr	r3, [r3, #24]
 802040c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8020410:	603b      	str	r3, [r7, #0]
 8020412:	683b      	ldr	r3, [r7, #0]
    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8020414:	bf00      	nop
 8020416:	4b23      	ldr	r3, [pc, #140]	@ (80204a4 <SystemClock_Config+0xec>)
 8020418:	699b      	ldr	r3, [r3, #24]
 802041a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 802041e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8020422:	d1f8      	bne.n	8020416 <SystemClock_Config+0x5e>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8020424:	2301      	movs	r3, #1
 8020426:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8020428:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 802042c:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 802042e:	2302      	movs	r3, #2
 8020430:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020432:	2302      	movs	r3, #2
 8020434:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLM = 1;
 8020436:	2301      	movs	r3, #1
 8020438:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLN = 20;
 802043a:	2314      	movs	r3, #20
 802043c:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLP = 2;
 802043e:	2302      	movs	r3, #2
 8020440:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8020442:	2302      	movs	r3, #2
 8020444:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_OscInitStruct.PLL.PLLR = 2;
 8020446:	2302      	movs	r3, #2
 8020448:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 802044a:	2308      	movs	r3, #8
 802044c:	667b      	str	r3, [r7, #100]	@ 0x64
    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 802044e:	2302      	movs	r3, #2
 8020450:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8020452:	2300      	movs	r3, #0
 8020454:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8020456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 802045a:	4618      	mov	r0, r3
 802045c:	f000 fbb8 	bl	8020bd0 <HAL_RCC_OscConfig>
 8020460:	4603      	mov	r3, r0
 8020462:	2b00      	cmp	r3, #0
 8020464:	d001      	beq.n	802046a <SystemClock_Config+0xb2>
        Error_Handler();
 8020466:	f000 f84b 	bl	8020500 <Error_Handler>
    }

    // ⚠️ Only use clock types supported by your HAL version
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 802046a:	231b      	movs	r3, #27
 802046c:	607b      	str	r3, [r7, #4]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802046e:	2303      	movs	r3, #3
 8020470:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8020472:	2300      	movs	r3, #0
 8020474:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8020476:	2300      	movs	r3, #0
 8020478:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 802047a:	2300      	movs	r3, #0
 802047c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 802047e:	2300      	movs	r3, #0
 8020480:	61fb      	str	r3, [r7, #28]
    // Do NOT set APB3/APB4 if your HAL doesn't support them

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8020482:	1d3b      	adds	r3, r7, #4
 8020484:	2101      	movs	r1, #1
 8020486:	4618      	mov	r0, r3
 8020488:	f000 fffc 	bl	8021484 <HAL_RCC_ClockConfig>
 802048c:	4603      	mov	r3, r0
 802048e:	2b00      	cmp	r3, #0
 8020490:	d001      	beq.n	8020496 <SystemClock_Config+0xde>
        Error_Handler();
 8020492:	f000 f835 	bl	8020500 <Error_Handler>
    }
}
 8020496:	bf00      	nop
 8020498:	3770      	adds	r7, #112	@ 0x70
 802049a:	46bd      	mov	sp, r7
 802049c:	bd80      	pop	{r7, pc}
 802049e:	bf00      	nop
 80204a0:	58000400 	.word	0x58000400
 80204a4:	58024800 	.word	0x58024800

080204a8 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */
void MPU_Config(void)
{
 80204a8:	b580      	push	{r7, lr}
 80204aa:	b084      	sub	sp, #16
 80204ac:	af00      	add	r7, sp, #0
    MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80204ae:	463b      	mov	r3, r7
 80204b0:	2200      	movs	r2, #0
 80204b2:	601a      	str	r2, [r3, #0]
 80204b4:	605a      	str	r2, [r3, #4]
 80204b6:	609a      	str	r2, [r3, #8]
 80204b8:	60da      	str	r2, [r3, #12]

    HAL_MPU_Disable();
 80204ba:	f000 fad7 	bl	8020a6c <HAL_MPU_Disable>

    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80204be:	2301      	movs	r3, #1
 80204c0:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80204c2:	2300      	movs	r3, #0
 80204c4:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = 0x0;
 80204c6:	2300      	movs	r3, #0
 80204c8:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80204ca:	231f      	movs	r3, #31
 80204cc:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x87;
 80204ce:	2387      	movs	r3, #135	@ 0x87
 80204d0:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80204d2:	2300      	movs	r3, #0
 80204d4:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80204d6:	2300      	movs	r3, #0
 80204d8:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80204da:	2301      	movs	r3, #1
 80204dc:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80204de:	2301      	movs	r3, #1
 80204e0:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80204e2:	2300      	movs	r3, #0
 80204e4:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80204e6:	2300      	movs	r3, #0
 80204e8:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80204ea:	463b      	mov	r3, r7
 80204ec:	4618      	mov	r0, r3
 80204ee:	f000 faf5 	bl	8020adc <HAL_MPU_ConfigRegion>

    HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80204f2:	2004      	movs	r0, #4
 80204f4:	f000 fad2 	bl	8020a9c <HAL_MPU_Enable>
}
 80204f8:	bf00      	nop
 80204fa:	3710      	adds	r7, #16
 80204fc:	46bd      	mov	sp, r7
 80204fe:	bd80      	pop	{r7, pc}

08020500 <Error_Handler>:
/**
  * @brief This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020500:	b480      	push	{r7}
 8020502:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8020504:	b672      	cpsid	i
}
 8020506:	bf00      	nop
    __disable_irq();
    while (1) {
 8020508:	bf00      	nop
 802050a:	e7fd      	b.n	8020508 <Error_Handler+0x8>

0802050c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802050c:	b480      	push	{r7}
 802050e:	b083      	sub	sp, #12
 8020510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8020512:	4b0a      	ldr	r3, [pc, #40]	@ (802053c <HAL_MspInit+0x30>)
 8020514:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8020518:	4a08      	ldr	r2, [pc, #32]	@ (802053c <HAL_MspInit+0x30>)
 802051a:	f043 0302 	orr.w	r3, r3, #2
 802051e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8020522:	4b06      	ldr	r3, [pc, #24]	@ (802053c <HAL_MspInit+0x30>)
 8020524:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8020528:	f003 0302 	and.w	r3, r3, #2
 802052c:	607b      	str	r3, [r7, #4]
 802052e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8020530:	bf00      	nop
 8020532:	370c      	adds	r7, #12
 8020534:	46bd      	mov	sp, r7
 8020536:	f85d 7b04 	ldr.w	r7, [sp], #4
 802053a:	4770      	bx	lr
 802053c:	58024400 	.word	0x58024400

08020540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8020540:	b480      	push	{r7}
 8020542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8020544:	bf00      	nop
 8020546:	e7fd      	b.n	8020544 <NMI_Handler+0x4>

08020548 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8020548:	b480      	push	{r7}
 802054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802054c:	bf00      	nop
 802054e:	e7fd      	b.n	802054c <HardFault_Handler+0x4>

08020550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8020550:	b480      	push	{r7}
 8020552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8020554:	bf00      	nop
 8020556:	e7fd      	b.n	8020554 <MemManage_Handler+0x4>

08020558 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8020558:	b480      	push	{r7}
 802055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802055c:	bf00      	nop
 802055e:	e7fd      	b.n	802055c <BusFault_Handler+0x4>

08020560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8020560:	b480      	push	{r7}
 8020562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8020564:	bf00      	nop
 8020566:	e7fd      	b.n	8020564 <UsageFault_Handler+0x4>

08020568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8020568:	b480      	push	{r7}
 802056a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 802056c:	bf00      	nop
 802056e:	46bd      	mov	sp, r7
 8020570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020574:	4770      	bx	lr

08020576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8020576:	b480      	push	{r7}
 8020578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802057a:	bf00      	nop
 802057c:	46bd      	mov	sp, r7
 802057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020582:	4770      	bx	lr

08020584 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8020584:	b480      	push	{r7}
 8020586:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8020588:	bf00      	nop
 802058a:	46bd      	mov	sp, r7
 802058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020590:	4770      	bx	lr

08020592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8020592:	b580      	push	{r7, lr}
 8020594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8020596:	f000 f959 	bl	802084c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 802059a:	bf00      	nop
 802059c:	bd80      	pop	{r7, pc}
	...

080205a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80205a0:	b480      	push	{r7}
 80205a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80205a4:	4b43      	ldr	r3, [pc, #268]	@ (80206b4 <SystemInit+0x114>)
 80205a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80205aa:	4a42      	ldr	r2, [pc, #264]	@ (80206b4 <SystemInit+0x114>)
 80205ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80205b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80205b4:	4b40      	ldr	r3, [pc, #256]	@ (80206b8 <SystemInit+0x118>)
 80205b6:	681b      	ldr	r3, [r3, #0]
 80205b8:	f003 030f 	and.w	r3, r3, #15
 80205bc:	2b06      	cmp	r3, #6
 80205be:	d807      	bhi.n	80205d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80205c0:	4b3d      	ldr	r3, [pc, #244]	@ (80206b8 <SystemInit+0x118>)
 80205c2:	681b      	ldr	r3, [r3, #0]
 80205c4:	f023 030f 	bic.w	r3, r3, #15
 80205c8:	4a3b      	ldr	r2, [pc, #236]	@ (80206b8 <SystemInit+0x118>)
 80205ca:	f043 0307 	orr.w	r3, r3, #7
 80205ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80205d0:	4b3a      	ldr	r3, [pc, #232]	@ (80206bc <SystemInit+0x11c>)
 80205d2:	681b      	ldr	r3, [r3, #0]
 80205d4:	4a39      	ldr	r2, [pc, #228]	@ (80206bc <SystemInit+0x11c>)
 80205d6:	f043 0301 	orr.w	r3, r3, #1
 80205da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80205dc:	4b37      	ldr	r3, [pc, #220]	@ (80206bc <SystemInit+0x11c>)
 80205de:	2200      	movs	r2, #0
 80205e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80205e2:	4b36      	ldr	r3, [pc, #216]	@ (80206bc <SystemInit+0x11c>)
 80205e4:	681a      	ldr	r2, [r3, #0]
 80205e6:	4935      	ldr	r1, [pc, #212]	@ (80206bc <SystemInit+0x11c>)
 80205e8:	4b35      	ldr	r3, [pc, #212]	@ (80206c0 <SystemInit+0x120>)
 80205ea:	4013      	ands	r3, r2
 80205ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80205ee:	4b32      	ldr	r3, [pc, #200]	@ (80206b8 <SystemInit+0x118>)
 80205f0:	681b      	ldr	r3, [r3, #0]
 80205f2:	f003 0308 	and.w	r3, r3, #8
 80205f6:	2b00      	cmp	r3, #0
 80205f8:	d007      	beq.n	802060a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80205fa:	4b2f      	ldr	r3, [pc, #188]	@ (80206b8 <SystemInit+0x118>)
 80205fc:	681b      	ldr	r3, [r3, #0]
 80205fe:	f023 030f 	bic.w	r3, r3, #15
 8020602:	4a2d      	ldr	r2, [pc, #180]	@ (80206b8 <SystemInit+0x118>)
 8020604:	f043 0307 	orr.w	r3, r3, #7
 8020608:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 802060a:	4b2c      	ldr	r3, [pc, #176]	@ (80206bc <SystemInit+0x11c>)
 802060c:	2200      	movs	r2, #0
 802060e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8020610:	4b2a      	ldr	r3, [pc, #168]	@ (80206bc <SystemInit+0x11c>)
 8020612:	2200      	movs	r2, #0
 8020614:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8020616:	4b29      	ldr	r3, [pc, #164]	@ (80206bc <SystemInit+0x11c>)
 8020618:	2200      	movs	r2, #0
 802061a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 802061c:	4b27      	ldr	r3, [pc, #156]	@ (80206bc <SystemInit+0x11c>)
 802061e:	4a29      	ldr	r2, [pc, #164]	@ (80206c4 <SystemInit+0x124>)
 8020620:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8020622:	4b26      	ldr	r3, [pc, #152]	@ (80206bc <SystemInit+0x11c>)
 8020624:	4a28      	ldr	r2, [pc, #160]	@ (80206c8 <SystemInit+0x128>)
 8020626:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8020628:	4b24      	ldr	r3, [pc, #144]	@ (80206bc <SystemInit+0x11c>)
 802062a:	4a28      	ldr	r2, [pc, #160]	@ (80206cc <SystemInit+0x12c>)
 802062c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 802062e:	4b23      	ldr	r3, [pc, #140]	@ (80206bc <SystemInit+0x11c>)
 8020630:	2200      	movs	r2, #0
 8020632:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8020634:	4b21      	ldr	r3, [pc, #132]	@ (80206bc <SystemInit+0x11c>)
 8020636:	4a25      	ldr	r2, [pc, #148]	@ (80206cc <SystemInit+0x12c>)
 8020638:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 802063a:	4b20      	ldr	r3, [pc, #128]	@ (80206bc <SystemInit+0x11c>)
 802063c:	2200      	movs	r2, #0
 802063e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8020640:	4b1e      	ldr	r3, [pc, #120]	@ (80206bc <SystemInit+0x11c>)
 8020642:	4a22      	ldr	r2, [pc, #136]	@ (80206cc <SystemInit+0x12c>)
 8020644:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8020646:	4b1d      	ldr	r3, [pc, #116]	@ (80206bc <SystemInit+0x11c>)
 8020648:	2200      	movs	r2, #0
 802064a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 802064c:	4b1b      	ldr	r3, [pc, #108]	@ (80206bc <SystemInit+0x11c>)
 802064e:	681b      	ldr	r3, [r3, #0]
 8020650:	4a1a      	ldr	r2, [pc, #104]	@ (80206bc <SystemInit+0x11c>)
 8020652:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020656:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8020658:	4b18      	ldr	r3, [pc, #96]	@ (80206bc <SystemInit+0x11c>)
 802065a:	2200      	movs	r2, #0
 802065c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 802065e:	4b1c      	ldr	r3, [pc, #112]	@ (80206d0 <SystemInit+0x130>)
 8020660:	681a      	ldr	r2, [r3, #0]
 8020662:	4b1c      	ldr	r3, [pc, #112]	@ (80206d4 <SystemInit+0x134>)
 8020664:	4013      	ands	r3, r2
 8020666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802066a:	d202      	bcs.n	8020672 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 802066c:	4b1a      	ldr	r3, [pc, #104]	@ (80206d8 <SystemInit+0x138>)
 802066e:	2201      	movs	r2, #1
 8020670:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8020672:	4b12      	ldr	r3, [pc, #72]	@ (80206bc <SystemInit+0x11c>)
 8020674:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8020678:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 802067c:	2b00      	cmp	r3, #0
 802067e:	d113      	bne.n	80206a8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8020680:	4b0e      	ldr	r3, [pc, #56]	@ (80206bc <SystemInit+0x11c>)
 8020682:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8020686:	4a0d      	ldr	r2, [pc, #52]	@ (80206bc <SystemInit+0x11c>)
 8020688:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 802068c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8020690:	4b12      	ldr	r3, [pc, #72]	@ (80206dc <SystemInit+0x13c>)
 8020692:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8020696:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8020698:	4b08      	ldr	r3, [pc, #32]	@ (80206bc <SystemInit+0x11c>)
 802069a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 802069e:	4a07      	ldr	r2, [pc, #28]	@ (80206bc <SystemInit+0x11c>)
 80206a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80206a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80206a8:	bf00      	nop
 80206aa:	46bd      	mov	sp, r7
 80206ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80206b0:	4770      	bx	lr
 80206b2:	bf00      	nop
 80206b4:	e000ed00 	.word	0xe000ed00
 80206b8:	52002000 	.word	0x52002000
 80206bc:	58024400 	.word	0x58024400
 80206c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80206c4:	02020200 	.word	0x02020200
 80206c8:	01ff0000 	.word	0x01ff0000
 80206cc:	01010280 	.word	0x01010280
 80206d0:	5c001000 	.word	0x5c001000
 80206d4:	ffff0000 	.word	0xffff0000
 80206d8:	51008108 	.word	0x51008108
 80206dc:	52004000 	.word	0x52004000

080206e0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80206e0:	b480      	push	{r7}
 80206e2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80206e4:	4b09      	ldr	r3, [pc, #36]	@ (802070c <ExitRun0Mode+0x2c>)
 80206e6:	68db      	ldr	r3, [r3, #12]
 80206e8:	4a08      	ldr	r2, [pc, #32]	@ (802070c <ExitRun0Mode+0x2c>)
 80206ea:	f043 0302 	orr.w	r3, r3, #2
 80206ee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80206f0:	bf00      	nop
 80206f2:	4b06      	ldr	r3, [pc, #24]	@ (802070c <ExitRun0Mode+0x2c>)
 80206f4:	685b      	ldr	r3, [r3, #4]
 80206f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80206fa:	2b00      	cmp	r3, #0
 80206fc:	d0f9      	beq.n	80206f2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80206fe:	bf00      	nop
 8020700:	bf00      	nop
 8020702:	46bd      	mov	sp, r7
 8020704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020708:	4770      	bx	lr
 802070a:	bf00      	nop
 802070c:	58024800 	.word	0x58024800

08020710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8020710:	f8df d038 	ldr.w	sp, [pc, #56]	@ 802074c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8020714:	f7ff ffe4 	bl	80206e0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8020718:	f7ff ff42 	bl	80205a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 802071c:	480c      	ldr	r0, [pc, #48]	@ (8020750 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 802071e:	490d      	ldr	r1, [pc, #52]	@ (8020754 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8020720:	4a0d      	ldr	r2, [pc, #52]	@ (8020758 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8020722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8020724:	e002      	b.n	802072c <LoopCopyDataInit>

08020726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8020726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8020728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 802072a:	3304      	adds	r3, #4

0802072c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 802072c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 802072e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8020730:	d3f9      	bcc.n	8020726 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8020732:	4a0a      	ldr	r2, [pc, #40]	@ (802075c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8020734:	4c0a      	ldr	r4, [pc, #40]	@ (8020760 <LoopFillZerobss+0x22>)
  movs r3, #0
 8020736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8020738:	e001      	b.n	802073e <LoopFillZerobss>

0802073a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 802073a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 802073c:	3204      	adds	r2, #4

0802073e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 802073e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8020740:	d3fb      	bcc.n	802073a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8020742:	f001 f9d7 	bl	8021af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8020746:	f7ff fe0d 	bl	8020364 <main>
  bx  lr
 802074a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 802074c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8020750:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8020754:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8020758:	08021b6c 	.word	0x08021b6c
  ldr r2, =_sbss
 802075c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8020760:	24000030 	.word	0x24000030

08020764 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8020764:	e7fe      	b.n	8020764 <ADC3_IRQHandler>
	...

08020768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8020768:	b580      	push	{r7, lr}
 802076a:	b082      	sub	sp, #8
 802076c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802076e:	2003      	movs	r0, #3
 8020770:	f000 f94a 	bl	8020a08 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8020774:	f001 f83c 	bl	80217f0 <HAL_RCC_GetSysClockFreq>
 8020778:	4602      	mov	r2, r0
 802077a:	4b15      	ldr	r3, [pc, #84]	@ (80207d0 <HAL_Init+0x68>)
 802077c:	699b      	ldr	r3, [r3, #24]
 802077e:	0a1b      	lsrs	r3, r3, #8
 8020780:	f003 030f 	and.w	r3, r3, #15
 8020784:	4913      	ldr	r1, [pc, #76]	@ (80207d4 <HAL_Init+0x6c>)
 8020786:	5ccb      	ldrb	r3, [r1, r3]
 8020788:	f003 031f 	and.w	r3, r3, #31
 802078c:	fa22 f303 	lsr.w	r3, r2, r3
 8020790:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8020792:	4b0f      	ldr	r3, [pc, #60]	@ (80207d0 <HAL_Init+0x68>)
 8020794:	699b      	ldr	r3, [r3, #24]
 8020796:	f003 030f 	and.w	r3, r3, #15
 802079a:	4a0e      	ldr	r2, [pc, #56]	@ (80207d4 <HAL_Init+0x6c>)
 802079c:	5cd3      	ldrb	r3, [r2, r3]
 802079e:	f003 031f 	and.w	r3, r3, #31
 80207a2:	687a      	ldr	r2, [r7, #4]
 80207a4:	fa22 f303 	lsr.w	r3, r2, r3
 80207a8:	4a0b      	ldr	r2, [pc, #44]	@ (80207d8 <HAL_Init+0x70>)
 80207aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80207ac:	4a0b      	ldr	r2, [pc, #44]	@ (80207dc <HAL_Init+0x74>)
 80207ae:	687b      	ldr	r3, [r7, #4]
 80207b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80207b2:	200f      	movs	r0, #15
 80207b4:	f000 f814 	bl	80207e0 <HAL_InitTick>
 80207b8:	4603      	mov	r3, r0
 80207ba:	2b00      	cmp	r3, #0
 80207bc:	d001      	beq.n	80207c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80207be:	2301      	movs	r3, #1
 80207c0:	e002      	b.n	80207c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80207c2:	f7ff fea3 	bl	802050c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80207c6:	2300      	movs	r3, #0
}
 80207c8:	4618      	mov	r0, r3
 80207ca:	3708      	adds	r7, #8
 80207cc:	46bd      	mov	sp, r7
 80207ce:	bd80      	pop	{r7, pc}
 80207d0:	58024400 	.word	0x58024400
 80207d4:	08021b54 	.word	0x08021b54
 80207d8:	24000004 	.word	0x24000004
 80207dc:	24000000 	.word	0x24000000

080207e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80207e0:	b580      	push	{r7, lr}
 80207e2:	b082      	sub	sp, #8
 80207e4:	af00      	add	r7, sp, #0
 80207e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80207e8:	4b15      	ldr	r3, [pc, #84]	@ (8020840 <HAL_InitTick+0x60>)
 80207ea:	781b      	ldrb	r3, [r3, #0]
 80207ec:	2b00      	cmp	r3, #0
 80207ee:	d101      	bne.n	80207f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80207f0:	2301      	movs	r3, #1
 80207f2:	e021      	b.n	8020838 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80207f4:	4b13      	ldr	r3, [pc, #76]	@ (8020844 <HAL_InitTick+0x64>)
 80207f6:	681a      	ldr	r2, [r3, #0]
 80207f8:	4b11      	ldr	r3, [pc, #68]	@ (8020840 <HAL_InitTick+0x60>)
 80207fa:	781b      	ldrb	r3, [r3, #0]
 80207fc:	4619      	mov	r1, r3
 80207fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8020802:	fbb3 f3f1 	udiv	r3, r3, r1
 8020806:	fbb2 f3f3 	udiv	r3, r2, r3
 802080a:	4618      	mov	r0, r3
 802080c:	f000 f921 	bl	8020a52 <HAL_SYSTICK_Config>
 8020810:	4603      	mov	r3, r0
 8020812:	2b00      	cmp	r3, #0
 8020814:	d001      	beq.n	802081a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8020816:	2301      	movs	r3, #1
 8020818:	e00e      	b.n	8020838 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 802081a:	687b      	ldr	r3, [r7, #4]
 802081c:	2b0f      	cmp	r3, #15
 802081e:	d80a      	bhi.n	8020836 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8020820:	2200      	movs	r2, #0
 8020822:	6879      	ldr	r1, [r7, #4]
 8020824:	f04f 30ff 	mov.w	r0, #4294967295
 8020828:	f000 f8f9 	bl	8020a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 802082c:	4a06      	ldr	r2, [pc, #24]	@ (8020848 <HAL_InitTick+0x68>)
 802082e:	687b      	ldr	r3, [r7, #4]
 8020830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8020832:	2300      	movs	r3, #0
 8020834:	e000      	b.n	8020838 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8020836:	2301      	movs	r3, #1
}
 8020838:	4618      	mov	r0, r3
 802083a:	3708      	adds	r7, #8
 802083c:	46bd      	mov	sp, r7
 802083e:	bd80      	pop	{r7, pc}
 8020840:	2400000c 	.word	0x2400000c
 8020844:	24000000 	.word	0x24000000
 8020848:	24000008 	.word	0x24000008

0802084c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 802084c:	b480      	push	{r7}
 802084e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8020850:	4b06      	ldr	r3, [pc, #24]	@ (802086c <HAL_IncTick+0x20>)
 8020852:	781b      	ldrb	r3, [r3, #0]
 8020854:	461a      	mov	r2, r3
 8020856:	4b06      	ldr	r3, [pc, #24]	@ (8020870 <HAL_IncTick+0x24>)
 8020858:	681b      	ldr	r3, [r3, #0]
 802085a:	4413      	add	r3, r2
 802085c:	4a04      	ldr	r2, [pc, #16]	@ (8020870 <HAL_IncTick+0x24>)
 802085e:	6013      	str	r3, [r2, #0]
}
 8020860:	bf00      	nop
 8020862:	46bd      	mov	sp, r7
 8020864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020868:	4770      	bx	lr
 802086a:	bf00      	nop
 802086c:	2400000c 	.word	0x2400000c
 8020870:	2400002c 	.word	0x2400002c

08020874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8020874:	b480      	push	{r7}
 8020876:	af00      	add	r7, sp, #0
  return uwTick;
 8020878:	4b03      	ldr	r3, [pc, #12]	@ (8020888 <HAL_GetTick+0x14>)
 802087a:	681b      	ldr	r3, [r3, #0]
}
 802087c:	4618      	mov	r0, r3
 802087e:	46bd      	mov	sp, r7
 8020880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020884:	4770      	bx	lr
 8020886:	bf00      	nop
 8020888:	2400002c 	.word	0x2400002c

0802088c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 802088c:	b480      	push	{r7}
 802088e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8020890:	4b03      	ldr	r3, [pc, #12]	@ (80208a0 <HAL_GetREVID+0x14>)
 8020892:	681b      	ldr	r3, [r3, #0]
 8020894:	0c1b      	lsrs	r3, r3, #16
}
 8020896:	4618      	mov	r0, r3
 8020898:	46bd      	mov	sp, r7
 802089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802089e:	4770      	bx	lr
 80208a0:	5c001000 	.word	0x5c001000

080208a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80208a4:	b480      	push	{r7}
 80208a6:	b085      	sub	sp, #20
 80208a8:	af00      	add	r7, sp, #0
 80208aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80208ac:	687b      	ldr	r3, [r7, #4]
 80208ae:	f003 0307 	and.w	r3, r3, #7
 80208b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80208b4:	4b0b      	ldr	r3, [pc, #44]	@ (80208e4 <__NVIC_SetPriorityGrouping+0x40>)
 80208b6:	68db      	ldr	r3, [r3, #12]
 80208b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80208ba:	68ba      	ldr	r2, [r7, #8]
 80208bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80208c0:	4013      	ands	r3, r2
 80208c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80208c4:	68fb      	ldr	r3, [r7, #12]
 80208c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80208c8:	68bb      	ldr	r3, [r7, #8]
 80208ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80208cc:	4b06      	ldr	r3, [pc, #24]	@ (80208e8 <__NVIC_SetPriorityGrouping+0x44>)
 80208ce:	4313      	orrs	r3, r2
 80208d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80208d2:	4a04      	ldr	r2, [pc, #16]	@ (80208e4 <__NVIC_SetPriorityGrouping+0x40>)
 80208d4:	68bb      	ldr	r3, [r7, #8]
 80208d6:	60d3      	str	r3, [r2, #12]
}
 80208d8:	bf00      	nop
 80208da:	3714      	adds	r7, #20
 80208dc:	46bd      	mov	sp, r7
 80208de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208e2:	4770      	bx	lr
 80208e4:	e000ed00 	.word	0xe000ed00
 80208e8:	05fa0000 	.word	0x05fa0000

080208ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80208ec:	b480      	push	{r7}
 80208ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80208f0:	4b04      	ldr	r3, [pc, #16]	@ (8020904 <__NVIC_GetPriorityGrouping+0x18>)
 80208f2:	68db      	ldr	r3, [r3, #12]
 80208f4:	0a1b      	lsrs	r3, r3, #8
 80208f6:	f003 0307 	and.w	r3, r3, #7
}
 80208fa:	4618      	mov	r0, r3
 80208fc:	46bd      	mov	sp, r7
 80208fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020902:	4770      	bx	lr
 8020904:	e000ed00 	.word	0xe000ed00

08020908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8020908:	b480      	push	{r7}
 802090a:	b083      	sub	sp, #12
 802090c:	af00      	add	r7, sp, #0
 802090e:	4603      	mov	r3, r0
 8020910:	6039      	str	r1, [r7, #0]
 8020912:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8020914:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8020918:	2b00      	cmp	r3, #0
 802091a:	db0a      	blt.n	8020932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802091c:	683b      	ldr	r3, [r7, #0]
 802091e:	b2da      	uxtb	r2, r3
 8020920:	490c      	ldr	r1, [pc, #48]	@ (8020954 <__NVIC_SetPriority+0x4c>)
 8020922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8020926:	0112      	lsls	r2, r2, #4
 8020928:	b2d2      	uxtb	r2, r2
 802092a:	440b      	add	r3, r1
 802092c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8020930:	e00a      	b.n	8020948 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020932:	683b      	ldr	r3, [r7, #0]
 8020934:	b2da      	uxtb	r2, r3
 8020936:	4908      	ldr	r1, [pc, #32]	@ (8020958 <__NVIC_SetPriority+0x50>)
 8020938:	88fb      	ldrh	r3, [r7, #6]
 802093a:	f003 030f 	and.w	r3, r3, #15
 802093e:	3b04      	subs	r3, #4
 8020940:	0112      	lsls	r2, r2, #4
 8020942:	b2d2      	uxtb	r2, r2
 8020944:	440b      	add	r3, r1
 8020946:	761a      	strb	r2, [r3, #24]
}
 8020948:	bf00      	nop
 802094a:	370c      	adds	r7, #12
 802094c:	46bd      	mov	sp, r7
 802094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020952:	4770      	bx	lr
 8020954:	e000e100 	.word	0xe000e100
 8020958:	e000ed00 	.word	0xe000ed00

0802095c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802095c:	b480      	push	{r7}
 802095e:	b089      	sub	sp, #36	@ 0x24
 8020960:	af00      	add	r7, sp, #0
 8020962:	60f8      	str	r0, [r7, #12]
 8020964:	60b9      	str	r1, [r7, #8]
 8020966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8020968:	68fb      	ldr	r3, [r7, #12]
 802096a:	f003 0307 	and.w	r3, r3, #7
 802096e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8020970:	69fb      	ldr	r3, [r7, #28]
 8020972:	f1c3 0307 	rsb	r3, r3, #7
 8020976:	2b04      	cmp	r3, #4
 8020978:	bf28      	it	cs
 802097a:	2304      	movcs	r3, #4
 802097c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802097e:	69fb      	ldr	r3, [r7, #28]
 8020980:	3304      	adds	r3, #4
 8020982:	2b06      	cmp	r3, #6
 8020984:	d902      	bls.n	802098c <NVIC_EncodePriority+0x30>
 8020986:	69fb      	ldr	r3, [r7, #28]
 8020988:	3b03      	subs	r3, #3
 802098a:	e000      	b.n	802098e <NVIC_EncodePriority+0x32>
 802098c:	2300      	movs	r3, #0
 802098e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020990:	f04f 32ff 	mov.w	r2, #4294967295
 8020994:	69bb      	ldr	r3, [r7, #24]
 8020996:	fa02 f303 	lsl.w	r3, r2, r3
 802099a:	43da      	mvns	r2, r3
 802099c:	68bb      	ldr	r3, [r7, #8]
 802099e:	401a      	ands	r2, r3
 80209a0:	697b      	ldr	r3, [r7, #20]
 80209a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80209a4:	f04f 31ff 	mov.w	r1, #4294967295
 80209a8:	697b      	ldr	r3, [r7, #20]
 80209aa:	fa01 f303 	lsl.w	r3, r1, r3
 80209ae:	43d9      	mvns	r1, r3
 80209b0:	687b      	ldr	r3, [r7, #4]
 80209b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80209b4:	4313      	orrs	r3, r2
         );
}
 80209b6:	4618      	mov	r0, r3
 80209b8:	3724      	adds	r7, #36	@ 0x24
 80209ba:	46bd      	mov	sp, r7
 80209bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80209c0:	4770      	bx	lr
	...

080209c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80209c4:	b580      	push	{r7, lr}
 80209c6:	b082      	sub	sp, #8
 80209c8:	af00      	add	r7, sp, #0
 80209ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80209cc:	687b      	ldr	r3, [r7, #4]
 80209ce:	3b01      	subs	r3, #1
 80209d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80209d4:	d301      	bcc.n	80209da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80209d6:	2301      	movs	r3, #1
 80209d8:	e00f      	b.n	80209fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80209da:	4a0a      	ldr	r2, [pc, #40]	@ (8020a04 <SysTick_Config+0x40>)
 80209dc:	687b      	ldr	r3, [r7, #4]
 80209de:	3b01      	subs	r3, #1
 80209e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80209e2:	210f      	movs	r1, #15
 80209e4:	f04f 30ff 	mov.w	r0, #4294967295
 80209e8:	f7ff ff8e 	bl	8020908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80209ec:	4b05      	ldr	r3, [pc, #20]	@ (8020a04 <SysTick_Config+0x40>)
 80209ee:	2200      	movs	r2, #0
 80209f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80209f2:	4b04      	ldr	r3, [pc, #16]	@ (8020a04 <SysTick_Config+0x40>)
 80209f4:	2207      	movs	r2, #7
 80209f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80209f8:	2300      	movs	r3, #0
}
 80209fa:	4618      	mov	r0, r3
 80209fc:	3708      	adds	r7, #8
 80209fe:	46bd      	mov	sp, r7
 8020a00:	bd80      	pop	{r7, pc}
 8020a02:	bf00      	nop
 8020a04:	e000e010 	.word	0xe000e010

08020a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020a08:	b580      	push	{r7, lr}
 8020a0a:	b082      	sub	sp, #8
 8020a0c:	af00      	add	r7, sp, #0
 8020a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8020a10:	6878      	ldr	r0, [r7, #4]
 8020a12:	f7ff ff47 	bl	80208a4 <__NVIC_SetPriorityGrouping>
}
 8020a16:	bf00      	nop
 8020a18:	3708      	adds	r7, #8
 8020a1a:	46bd      	mov	sp, r7
 8020a1c:	bd80      	pop	{r7, pc}

08020a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8020a1e:	b580      	push	{r7, lr}
 8020a20:	b086      	sub	sp, #24
 8020a22:	af00      	add	r7, sp, #0
 8020a24:	4603      	mov	r3, r0
 8020a26:	60b9      	str	r1, [r7, #8]
 8020a28:	607a      	str	r2, [r7, #4]
 8020a2a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8020a2c:	f7ff ff5e 	bl	80208ec <__NVIC_GetPriorityGrouping>
 8020a30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8020a32:	687a      	ldr	r2, [r7, #4]
 8020a34:	68b9      	ldr	r1, [r7, #8]
 8020a36:	6978      	ldr	r0, [r7, #20]
 8020a38:	f7ff ff90 	bl	802095c <NVIC_EncodePriority>
 8020a3c:	4602      	mov	r2, r0
 8020a3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8020a42:	4611      	mov	r1, r2
 8020a44:	4618      	mov	r0, r3
 8020a46:	f7ff ff5f 	bl	8020908 <__NVIC_SetPriority>
}
 8020a4a:	bf00      	nop
 8020a4c:	3718      	adds	r7, #24
 8020a4e:	46bd      	mov	sp, r7
 8020a50:	bd80      	pop	{r7, pc}

08020a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8020a52:	b580      	push	{r7, lr}
 8020a54:	b082      	sub	sp, #8
 8020a56:	af00      	add	r7, sp, #0
 8020a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8020a5a:	6878      	ldr	r0, [r7, #4]
 8020a5c:	f7ff ffb2 	bl	80209c4 <SysTick_Config>
 8020a60:	4603      	mov	r3, r0
}
 8020a62:	4618      	mov	r0, r3
 8020a64:	3708      	adds	r7, #8
 8020a66:	46bd      	mov	sp, r7
 8020a68:	bd80      	pop	{r7, pc}
	...

08020a6c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8020a6c:	b480      	push	{r7}
 8020a6e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8020a70:	f3bf 8f5f 	dmb	sy
}
 8020a74:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8020a76:	4b07      	ldr	r3, [pc, #28]	@ (8020a94 <HAL_MPU_Disable+0x28>)
 8020a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020a7a:	4a06      	ldr	r2, [pc, #24]	@ (8020a94 <HAL_MPU_Disable+0x28>)
 8020a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8020a80:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8020a82:	4b05      	ldr	r3, [pc, #20]	@ (8020a98 <HAL_MPU_Disable+0x2c>)
 8020a84:	2200      	movs	r2, #0
 8020a86:	605a      	str	r2, [r3, #4]
}
 8020a88:	bf00      	nop
 8020a8a:	46bd      	mov	sp, r7
 8020a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a90:	4770      	bx	lr
 8020a92:	bf00      	nop
 8020a94:	e000ed00 	.word	0xe000ed00
 8020a98:	e000ed90 	.word	0xe000ed90

08020a9c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8020a9c:	b480      	push	{r7}
 8020a9e:	b083      	sub	sp, #12
 8020aa0:	af00      	add	r7, sp, #0
 8020aa2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8020aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8020ad4 <HAL_MPU_Enable+0x38>)
 8020aa6:	687b      	ldr	r3, [r7, #4]
 8020aa8:	f043 0301 	orr.w	r3, r3, #1
 8020aac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8020aae:	4b0a      	ldr	r3, [pc, #40]	@ (8020ad8 <HAL_MPU_Enable+0x3c>)
 8020ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020ab2:	4a09      	ldr	r2, [pc, #36]	@ (8020ad8 <HAL_MPU_Enable+0x3c>)
 8020ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020ab8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8020aba:	f3bf 8f4f 	dsb	sy
}
 8020abe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8020ac0:	f3bf 8f6f 	isb	sy
}
 8020ac4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8020ac6:	bf00      	nop
 8020ac8:	370c      	adds	r7, #12
 8020aca:	46bd      	mov	sp, r7
 8020acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020ad0:	4770      	bx	lr
 8020ad2:	bf00      	nop
 8020ad4:	e000ed90 	.word	0xe000ed90
 8020ad8:	e000ed00 	.word	0xe000ed00

08020adc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8020adc:	b480      	push	{r7}
 8020ade:	b083      	sub	sp, #12
 8020ae0:	af00      	add	r7, sp, #0
 8020ae2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8020ae4:	687b      	ldr	r3, [r7, #4]
 8020ae6:	785a      	ldrb	r2, [r3, #1]
 8020ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8020b58 <HAL_MPU_ConfigRegion+0x7c>)
 8020aea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8020aec:	4b1a      	ldr	r3, [pc, #104]	@ (8020b58 <HAL_MPU_ConfigRegion+0x7c>)
 8020aee:	691b      	ldr	r3, [r3, #16]
 8020af0:	4a19      	ldr	r2, [pc, #100]	@ (8020b58 <HAL_MPU_ConfigRegion+0x7c>)
 8020af2:	f023 0301 	bic.w	r3, r3, #1
 8020af6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8020af8:	4a17      	ldr	r2, [pc, #92]	@ (8020b58 <HAL_MPU_ConfigRegion+0x7c>)
 8020afa:	687b      	ldr	r3, [r7, #4]
 8020afc:	685b      	ldr	r3, [r3, #4]
 8020afe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8020b00:	687b      	ldr	r3, [r7, #4]
 8020b02:	7b1b      	ldrb	r3, [r3, #12]
 8020b04:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8020b06:	687b      	ldr	r3, [r7, #4]
 8020b08:	7adb      	ldrb	r3, [r3, #11]
 8020b0a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8020b0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8020b0e:	687b      	ldr	r3, [r7, #4]
 8020b10:	7a9b      	ldrb	r3, [r3, #10]
 8020b12:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8020b14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8020b16:	687b      	ldr	r3, [r7, #4]
 8020b18:	7b5b      	ldrb	r3, [r3, #13]
 8020b1a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8020b1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8020b1e:	687b      	ldr	r3, [r7, #4]
 8020b20:	7b9b      	ldrb	r3, [r3, #14]
 8020b22:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8020b24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8020b26:	687b      	ldr	r3, [r7, #4]
 8020b28:	7bdb      	ldrb	r3, [r3, #15]
 8020b2a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8020b2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8020b2e:	687b      	ldr	r3, [r7, #4]
 8020b30:	7a5b      	ldrb	r3, [r3, #9]
 8020b32:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8020b34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8020b36:	687b      	ldr	r3, [r7, #4]
 8020b38:	7a1b      	ldrb	r3, [r3, #8]
 8020b3a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8020b3c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8020b3e:	687a      	ldr	r2, [r7, #4]
 8020b40:	7812      	ldrb	r2, [r2, #0]
 8020b42:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8020b44:	4a04      	ldr	r2, [pc, #16]	@ (8020b58 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8020b46:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8020b48:	6113      	str	r3, [r2, #16]
}
 8020b4a:	bf00      	nop
 8020b4c:	370c      	adds	r7, #12
 8020b4e:	46bd      	mov	sp, r7
 8020b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b54:	4770      	bx	lr
 8020b56:	bf00      	nop
 8020b58:	e000ed90 	.word	0xe000ed90

08020b5c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8020b5c:	b580      	push	{r7, lr}
 8020b5e:	b084      	sub	sp, #16
 8020b60:	af00      	add	r7, sp, #0
 8020b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8020b64:	4b19      	ldr	r3, [pc, #100]	@ (8020bcc <HAL_PWREx_ConfigSupply+0x70>)
 8020b66:	68db      	ldr	r3, [r3, #12]
 8020b68:	f003 0304 	and.w	r3, r3, #4
 8020b6c:	2b04      	cmp	r3, #4
 8020b6e:	d00a      	beq.n	8020b86 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8020b70:	4b16      	ldr	r3, [pc, #88]	@ (8020bcc <HAL_PWREx_ConfigSupply+0x70>)
 8020b72:	68db      	ldr	r3, [r3, #12]
 8020b74:	f003 0307 	and.w	r3, r3, #7
 8020b78:	687a      	ldr	r2, [r7, #4]
 8020b7a:	429a      	cmp	r2, r3
 8020b7c:	d001      	beq.n	8020b82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8020b7e:	2301      	movs	r3, #1
 8020b80:	e01f      	b.n	8020bc2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8020b82:	2300      	movs	r3, #0
 8020b84:	e01d      	b.n	8020bc2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8020b86:	4b11      	ldr	r3, [pc, #68]	@ (8020bcc <HAL_PWREx_ConfigSupply+0x70>)
 8020b88:	68db      	ldr	r3, [r3, #12]
 8020b8a:	f023 0207 	bic.w	r2, r3, #7
 8020b8e:	490f      	ldr	r1, [pc, #60]	@ (8020bcc <HAL_PWREx_ConfigSupply+0x70>)
 8020b90:	687b      	ldr	r3, [r7, #4]
 8020b92:	4313      	orrs	r3, r2
 8020b94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8020b96:	f7ff fe6d 	bl	8020874 <HAL_GetTick>
 8020b9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8020b9c:	e009      	b.n	8020bb2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8020b9e:	f7ff fe69 	bl	8020874 <HAL_GetTick>
 8020ba2:	4602      	mov	r2, r0
 8020ba4:	68fb      	ldr	r3, [r7, #12]
 8020ba6:	1ad3      	subs	r3, r2, r3
 8020ba8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8020bac:	d901      	bls.n	8020bb2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8020bae:	2301      	movs	r3, #1
 8020bb0:	e007      	b.n	8020bc2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8020bb2:	4b06      	ldr	r3, [pc, #24]	@ (8020bcc <HAL_PWREx_ConfigSupply+0x70>)
 8020bb4:	685b      	ldr	r3, [r3, #4]
 8020bb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8020bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8020bbe:	d1ee      	bne.n	8020b9e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8020bc0:	2300      	movs	r3, #0
}
 8020bc2:	4618      	mov	r0, r3
 8020bc4:	3710      	adds	r7, #16
 8020bc6:	46bd      	mov	sp, r7
 8020bc8:	bd80      	pop	{r7, pc}
 8020bca:	bf00      	nop
 8020bcc:	58024800 	.word	0x58024800

08020bd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8020bd0:	b580      	push	{r7, lr}
 8020bd2:	b08c      	sub	sp, #48	@ 0x30
 8020bd4:	af00      	add	r7, sp, #0
 8020bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8020bd8:	687b      	ldr	r3, [r7, #4]
 8020bda:	2b00      	cmp	r3, #0
 8020bdc:	d102      	bne.n	8020be4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8020bde:	2301      	movs	r3, #1
 8020be0:	f000 bc48 	b.w	8021474 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8020be4:	687b      	ldr	r3, [r7, #4]
 8020be6:	681b      	ldr	r3, [r3, #0]
 8020be8:	f003 0301 	and.w	r3, r3, #1
 8020bec:	2b00      	cmp	r3, #0
 8020bee:	f000 8088 	beq.w	8020d02 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8020bf2:	4b99      	ldr	r3, [pc, #612]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020bf4:	691b      	ldr	r3, [r3, #16]
 8020bf6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8020bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8020bfc:	4b96      	ldr	r3, [pc, #600]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020c00:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8020c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020c04:	2b10      	cmp	r3, #16
 8020c06:	d007      	beq.n	8020c18 <HAL_RCC_OscConfig+0x48>
 8020c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020c0a:	2b18      	cmp	r3, #24
 8020c0c:	d111      	bne.n	8020c32 <HAL_RCC_OscConfig+0x62>
 8020c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020c10:	f003 0303 	and.w	r3, r3, #3
 8020c14:	2b02      	cmp	r3, #2
 8020c16:	d10c      	bne.n	8020c32 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8020c18:	4b8f      	ldr	r3, [pc, #572]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c1a:	681b      	ldr	r3, [r3, #0]
 8020c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020c20:	2b00      	cmp	r3, #0
 8020c22:	d06d      	beq.n	8020d00 <HAL_RCC_OscConfig+0x130>
 8020c24:	687b      	ldr	r3, [r7, #4]
 8020c26:	685b      	ldr	r3, [r3, #4]
 8020c28:	2b00      	cmp	r3, #0
 8020c2a:	d169      	bne.n	8020d00 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8020c2c:	2301      	movs	r3, #1
 8020c2e:	f000 bc21 	b.w	8021474 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8020c32:	687b      	ldr	r3, [r7, #4]
 8020c34:	685b      	ldr	r3, [r3, #4]
 8020c36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020c3a:	d106      	bne.n	8020c4a <HAL_RCC_OscConfig+0x7a>
 8020c3c:	4b86      	ldr	r3, [pc, #536]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c3e:	681b      	ldr	r3, [r3, #0]
 8020c40:	4a85      	ldr	r2, [pc, #532]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020c46:	6013      	str	r3, [r2, #0]
 8020c48:	e02e      	b.n	8020ca8 <HAL_RCC_OscConfig+0xd8>
 8020c4a:	687b      	ldr	r3, [r7, #4]
 8020c4c:	685b      	ldr	r3, [r3, #4]
 8020c4e:	2b00      	cmp	r3, #0
 8020c50:	d10c      	bne.n	8020c6c <HAL_RCC_OscConfig+0x9c>
 8020c52:	4b81      	ldr	r3, [pc, #516]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c54:	681b      	ldr	r3, [r3, #0]
 8020c56:	4a80      	ldr	r2, [pc, #512]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8020c5c:	6013      	str	r3, [r2, #0]
 8020c5e:	4b7e      	ldr	r3, [pc, #504]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c60:	681b      	ldr	r3, [r3, #0]
 8020c62:	4a7d      	ldr	r2, [pc, #500]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020c68:	6013      	str	r3, [r2, #0]
 8020c6a:	e01d      	b.n	8020ca8 <HAL_RCC_OscConfig+0xd8>
 8020c6c:	687b      	ldr	r3, [r7, #4]
 8020c6e:	685b      	ldr	r3, [r3, #4]
 8020c70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8020c74:	d10c      	bne.n	8020c90 <HAL_RCC_OscConfig+0xc0>
 8020c76:	4b78      	ldr	r3, [pc, #480]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c78:	681b      	ldr	r3, [r3, #0]
 8020c7a:	4a77      	ldr	r2, [pc, #476]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8020c80:	6013      	str	r3, [r2, #0]
 8020c82:	4b75      	ldr	r3, [pc, #468]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c84:	681b      	ldr	r3, [r3, #0]
 8020c86:	4a74      	ldr	r2, [pc, #464]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020c8c:	6013      	str	r3, [r2, #0]
 8020c8e:	e00b      	b.n	8020ca8 <HAL_RCC_OscConfig+0xd8>
 8020c90:	4b71      	ldr	r3, [pc, #452]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c92:	681b      	ldr	r3, [r3, #0]
 8020c94:	4a70      	ldr	r2, [pc, #448]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8020c9a:	6013      	str	r3, [r2, #0]
 8020c9c:	4b6e      	ldr	r3, [pc, #440]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020c9e:	681b      	ldr	r3, [r3, #0]
 8020ca0:	4a6d      	ldr	r2, [pc, #436]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020ca2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8020ca8:	687b      	ldr	r3, [r7, #4]
 8020caa:	685b      	ldr	r3, [r3, #4]
 8020cac:	2b00      	cmp	r3, #0
 8020cae:	d013      	beq.n	8020cd8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020cb0:	f7ff fde0 	bl	8020874 <HAL_GetTick>
 8020cb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8020cb6:	e008      	b.n	8020cca <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8020cb8:	f7ff fddc 	bl	8020874 <HAL_GetTick>
 8020cbc:	4602      	mov	r2, r0
 8020cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020cc0:	1ad3      	subs	r3, r2, r3
 8020cc2:	2b64      	cmp	r3, #100	@ 0x64
 8020cc4:	d901      	bls.n	8020cca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8020cc6:	2303      	movs	r3, #3
 8020cc8:	e3d4      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8020cca:	4b63      	ldr	r3, [pc, #396]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020ccc:	681b      	ldr	r3, [r3, #0]
 8020cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020cd2:	2b00      	cmp	r3, #0
 8020cd4:	d0f0      	beq.n	8020cb8 <HAL_RCC_OscConfig+0xe8>
 8020cd6:	e014      	b.n	8020d02 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020cd8:	f7ff fdcc 	bl	8020874 <HAL_GetTick>
 8020cdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8020cde:	e008      	b.n	8020cf2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8020ce0:	f7ff fdc8 	bl	8020874 <HAL_GetTick>
 8020ce4:	4602      	mov	r2, r0
 8020ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020ce8:	1ad3      	subs	r3, r2, r3
 8020cea:	2b64      	cmp	r3, #100	@ 0x64
 8020cec:	d901      	bls.n	8020cf2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8020cee:	2303      	movs	r3, #3
 8020cf0:	e3c0      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8020cf2:	4b59      	ldr	r3, [pc, #356]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020cf4:	681b      	ldr	r3, [r3, #0]
 8020cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020cfa:	2b00      	cmp	r3, #0
 8020cfc:	d1f0      	bne.n	8020ce0 <HAL_RCC_OscConfig+0x110>
 8020cfe:	e000      	b.n	8020d02 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8020d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8020d02:	687b      	ldr	r3, [r7, #4]
 8020d04:	681b      	ldr	r3, [r3, #0]
 8020d06:	f003 0302 	and.w	r3, r3, #2
 8020d0a:	2b00      	cmp	r3, #0
 8020d0c:	f000 80ca 	beq.w	8020ea4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8020d10:	4b51      	ldr	r3, [pc, #324]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d12:	691b      	ldr	r3, [r3, #16]
 8020d14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8020d18:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8020d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020d1e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8020d20:	6a3b      	ldr	r3, [r7, #32]
 8020d22:	2b00      	cmp	r3, #0
 8020d24:	d007      	beq.n	8020d36 <HAL_RCC_OscConfig+0x166>
 8020d26:	6a3b      	ldr	r3, [r7, #32]
 8020d28:	2b18      	cmp	r3, #24
 8020d2a:	d156      	bne.n	8020dda <HAL_RCC_OscConfig+0x20a>
 8020d2c:	69fb      	ldr	r3, [r7, #28]
 8020d2e:	f003 0303 	and.w	r3, r3, #3
 8020d32:	2b00      	cmp	r3, #0
 8020d34:	d151      	bne.n	8020dda <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8020d36:	4b48      	ldr	r3, [pc, #288]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d38:	681b      	ldr	r3, [r3, #0]
 8020d3a:	f003 0304 	and.w	r3, r3, #4
 8020d3e:	2b00      	cmp	r3, #0
 8020d40:	d005      	beq.n	8020d4e <HAL_RCC_OscConfig+0x17e>
 8020d42:	687b      	ldr	r3, [r7, #4]
 8020d44:	68db      	ldr	r3, [r3, #12]
 8020d46:	2b00      	cmp	r3, #0
 8020d48:	d101      	bne.n	8020d4e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8020d4a:	2301      	movs	r3, #1
 8020d4c:	e392      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8020d4e:	4b42      	ldr	r3, [pc, #264]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d50:	681b      	ldr	r3, [r3, #0]
 8020d52:	f023 0219 	bic.w	r2, r3, #25
 8020d56:	687b      	ldr	r3, [r7, #4]
 8020d58:	68db      	ldr	r3, [r3, #12]
 8020d5a:	493f      	ldr	r1, [pc, #252]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d5c:	4313      	orrs	r3, r2
 8020d5e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020d60:	f7ff fd88 	bl	8020874 <HAL_GetTick>
 8020d64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8020d66:	e008      	b.n	8020d7a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8020d68:	f7ff fd84 	bl	8020874 <HAL_GetTick>
 8020d6c:	4602      	mov	r2, r0
 8020d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020d70:	1ad3      	subs	r3, r2, r3
 8020d72:	2b02      	cmp	r3, #2
 8020d74:	d901      	bls.n	8020d7a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8020d76:	2303      	movs	r3, #3
 8020d78:	e37c      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8020d7a:	4b37      	ldr	r3, [pc, #220]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d7c:	681b      	ldr	r3, [r3, #0]
 8020d7e:	f003 0304 	and.w	r3, r3, #4
 8020d82:	2b00      	cmp	r3, #0
 8020d84:	d0f0      	beq.n	8020d68 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020d86:	f7ff fd81 	bl	802088c <HAL_GetREVID>
 8020d8a:	4603      	mov	r3, r0
 8020d8c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8020d90:	4293      	cmp	r3, r2
 8020d92:	d817      	bhi.n	8020dc4 <HAL_RCC_OscConfig+0x1f4>
 8020d94:	687b      	ldr	r3, [r7, #4]
 8020d96:	691b      	ldr	r3, [r3, #16]
 8020d98:	2b40      	cmp	r3, #64	@ 0x40
 8020d9a:	d108      	bne.n	8020dae <HAL_RCC_OscConfig+0x1de>
 8020d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020d9e:	685b      	ldr	r3, [r3, #4]
 8020da0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8020da4:	4a2c      	ldr	r2, [pc, #176]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020daa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8020dac:	e07a      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020dae:	4b2a      	ldr	r3, [pc, #168]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020db0:	685b      	ldr	r3, [r3, #4]
 8020db2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8020db6:	687b      	ldr	r3, [r7, #4]
 8020db8:	691b      	ldr	r3, [r3, #16]
 8020dba:	031b      	lsls	r3, r3, #12
 8020dbc:	4926      	ldr	r1, [pc, #152]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020dbe:	4313      	orrs	r3, r2
 8020dc0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8020dc2:	e06f      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020dc4:	4b24      	ldr	r3, [pc, #144]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020dc6:	685b      	ldr	r3, [r3, #4]
 8020dc8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8020dcc:	687b      	ldr	r3, [r7, #4]
 8020dce:	691b      	ldr	r3, [r3, #16]
 8020dd0:	061b      	lsls	r3, r3, #24
 8020dd2:	4921      	ldr	r1, [pc, #132]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020dd4:	4313      	orrs	r3, r2
 8020dd6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8020dd8:	e064      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8020dda:	687b      	ldr	r3, [r7, #4]
 8020ddc:	68db      	ldr	r3, [r3, #12]
 8020dde:	2b00      	cmp	r3, #0
 8020de0:	d047      	beq.n	8020e72 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8020de2:	4b1d      	ldr	r3, [pc, #116]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020de4:	681b      	ldr	r3, [r3, #0]
 8020de6:	f023 0219 	bic.w	r2, r3, #25
 8020dea:	687b      	ldr	r3, [r7, #4]
 8020dec:	68db      	ldr	r3, [r3, #12]
 8020dee:	491a      	ldr	r1, [pc, #104]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020df0:	4313      	orrs	r3, r2
 8020df2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020df4:	f7ff fd3e 	bl	8020874 <HAL_GetTick>
 8020df8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8020dfa:	e008      	b.n	8020e0e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8020dfc:	f7ff fd3a 	bl	8020874 <HAL_GetTick>
 8020e00:	4602      	mov	r2, r0
 8020e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020e04:	1ad3      	subs	r3, r2, r3
 8020e06:	2b02      	cmp	r3, #2
 8020e08:	d901      	bls.n	8020e0e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8020e0a:	2303      	movs	r3, #3
 8020e0c:	e332      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8020e0e:	4b12      	ldr	r3, [pc, #72]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020e10:	681b      	ldr	r3, [r3, #0]
 8020e12:	f003 0304 	and.w	r3, r3, #4
 8020e16:	2b00      	cmp	r3, #0
 8020e18:	d0f0      	beq.n	8020dfc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020e1a:	f7ff fd37 	bl	802088c <HAL_GetREVID>
 8020e1e:	4603      	mov	r3, r0
 8020e20:	f241 0203 	movw	r2, #4099	@ 0x1003
 8020e24:	4293      	cmp	r3, r2
 8020e26:	d819      	bhi.n	8020e5c <HAL_RCC_OscConfig+0x28c>
 8020e28:	687b      	ldr	r3, [r7, #4]
 8020e2a:	691b      	ldr	r3, [r3, #16]
 8020e2c:	2b40      	cmp	r3, #64	@ 0x40
 8020e2e:	d108      	bne.n	8020e42 <HAL_RCC_OscConfig+0x272>
 8020e30:	4b09      	ldr	r3, [pc, #36]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020e32:	685b      	ldr	r3, [r3, #4]
 8020e34:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8020e38:	4a07      	ldr	r2, [pc, #28]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020e3e:	6053      	str	r3, [r2, #4]
 8020e40:	e030      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
 8020e42:	4b05      	ldr	r3, [pc, #20]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020e44:	685b      	ldr	r3, [r3, #4]
 8020e46:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8020e4a:	687b      	ldr	r3, [r7, #4]
 8020e4c:	691b      	ldr	r3, [r3, #16]
 8020e4e:	031b      	lsls	r3, r3, #12
 8020e50:	4901      	ldr	r1, [pc, #4]	@ (8020e58 <HAL_RCC_OscConfig+0x288>)
 8020e52:	4313      	orrs	r3, r2
 8020e54:	604b      	str	r3, [r1, #4]
 8020e56:	e025      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
 8020e58:	58024400 	.word	0x58024400
 8020e5c:	4b9a      	ldr	r3, [pc, #616]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020e5e:	685b      	ldr	r3, [r3, #4]
 8020e60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	691b      	ldr	r3, [r3, #16]
 8020e68:	061b      	lsls	r3, r3, #24
 8020e6a:	4997      	ldr	r1, [pc, #604]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020e6c:	4313      	orrs	r3, r2
 8020e6e:	604b      	str	r3, [r1, #4]
 8020e70:	e018      	b.n	8020ea4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8020e72:	4b95      	ldr	r3, [pc, #596]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020e74:	681b      	ldr	r3, [r3, #0]
 8020e76:	4a94      	ldr	r2, [pc, #592]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020e78:	f023 0301 	bic.w	r3, r3, #1
 8020e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020e7e:	f7ff fcf9 	bl	8020874 <HAL_GetTick>
 8020e82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8020e84:	e008      	b.n	8020e98 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8020e86:	f7ff fcf5 	bl	8020874 <HAL_GetTick>
 8020e8a:	4602      	mov	r2, r0
 8020e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020e8e:	1ad3      	subs	r3, r2, r3
 8020e90:	2b02      	cmp	r3, #2
 8020e92:	d901      	bls.n	8020e98 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8020e94:	2303      	movs	r3, #3
 8020e96:	e2ed      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8020e98:	4b8b      	ldr	r3, [pc, #556]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020e9a:	681b      	ldr	r3, [r3, #0]
 8020e9c:	f003 0304 	and.w	r3, r3, #4
 8020ea0:	2b00      	cmp	r3, #0
 8020ea2:	d1f0      	bne.n	8020e86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8020ea4:	687b      	ldr	r3, [r7, #4]
 8020ea6:	681b      	ldr	r3, [r3, #0]
 8020ea8:	f003 0310 	and.w	r3, r3, #16
 8020eac:	2b00      	cmp	r3, #0
 8020eae:	f000 80a9 	beq.w	8021004 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8020eb2:	4b85      	ldr	r3, [pc, #532]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020eb4:	691b      	ldr	r3, [r3, #16]
 8020eb6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8020eba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8020ebc:	4b82      	ldr	r3, [pc, #520]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020ec0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8020ec2:	69bb      	ldr	r3, [r7, #24]
 8020ec4:	2b08      	cmp	r3, #8
 8020ec6:	d007      	beq.n	8020ed8 <HAL_RCC_OscConfig+0x308>
 8020ec8:	69bb      	ldr	r3, [r7, #24]
 8020eca:	2b18      	cmp	r3, #24
 8020ecc:	d13a      	bne.n	8020f44 <HAL_RCC_OscConfig+0x374>
 8020ece:	697b      	ldr	r3, [r7, #20]
 8020ed0:	f003 0303 	and.w	r3, r3, #3
 8020ed4:	2b01      	cmp	r3, #1
 8020ed6:	d135      	bne.n	8020f44 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8020ed8:	4b7b      	ldr	r3, [pc, #492]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020eda:	681b      	ldr	r3, [r3, #0]
 8020edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8020ee0:	2b00      	cmp	r3, #0
 8020ee2:	d005      	beq.n	8020ef0 <HAL_RCC_OscConfig+0x320>
 8020ee4:	687b      	ldr	r3, [r7, #4]
 8020ee6:	69db      	ldr	r3, [r3, #28]
 8020ee8:	2b80      	cmp	r3, #128	@ 0x80
 8020eea:	d001      	beq.n	8020ef0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8020eec:	2301      	movs	r3, #1
 8020eee:	e2c1      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8020ef0:	f7ff fccc 	bl	802088c <HAL_GetREVID>
 8020ef4:	4603      	mov	r3, r0
 8020ef6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8020efa:	4293      	cmp	r3, r2
 8020efc:	d817      	bhi.n	8020f2e <HAL_RCC_OscConfig+0x35e>
 8020efe:	687b      	ldr	r3, [r7, #4]
 8020f00:	6a1b      	ldr	r3, [r3, #32]
 8020f02:	2b20      	cmp	r3, #32
 8020f04:	d108      	bne.n	8020f18 <HAL_RCC_OscConfig+0x348>
 8020f06:	4b70      	ldr	r3, [pc, #448]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f08:	685b      	ldr	r3, [r3, #4]
 8020f0a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8020f0e:	4a6e      	ldr	r2, [pc, #440]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8020f14:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8020f16:	e075      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8020f18:	4b6b      	ldr	r3, [pc, #428]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f1a:	685b      	ldr	r3, [r3, #4]
 8020f1c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8020f20:	687b      	ldr	r3, [r7, #4]
 8020f22:	6a1b      	ldr	r3, [r3, #32]
 8020f24:	069b      	lsls	r3, r3, #26
 8020f26:	4968      	ldr	r1, [pc, #416]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f28:	4313      	orrs	r3, r2
 8020f2a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8020f2c:	e06a      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8020f2e:	4b66      	ldr	r3, [pc, #408]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f30:	68db      	ldr	r3, [r3, #12]
 8020f32:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8020f36:	687b      	ldr	r3, [r7, #4]
 8020f38:	6a1b      	ldr	r3, [r3, #32]
 8020f3a:	061b      	lsls	r3, r3, #24
 8020f3c:	4962      	ldr	r1, [pc, #392]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f3e:	4313      	orrs	r3, r2
 8020f40:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8020f42:	e05f      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8020f44:	687b      	ldr	r3, [r7, #4]
 8020f46:	69db      	ldr	r3, [r3, #28]
 8020f48:	2b00      	cmp	r3, #0
 8020f4a:	d042      	beq.n	8020fd2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8020f4c:	4b5e      	ldr	r3, [pc, #376]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f4e:	681b      	ldr	r3, [r3, #0]
 8020f50:	4a5d      	ldr	r2, [pc, #372]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020f58:	f7ff fc8c 	bl	8020874 <HAL_GetTick>
 8020f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8020f5e:	e008      	b.n	8020f72 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8020f60:	f7ff fc88 	bl	8020874 <HAL_GetTick>
 8020f64:	4602      	mov	r2, r0
 8020f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020f68:	1ad3      	subs	r3, r2, r3
 8020f6a:	2b02      	cmp	r3, #2
 8020f6c:	d901      	bls.n	8020f72 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8020f6e:	2303      	movs	r3, #3
 8020f70:	e280      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8020f72:	4b55      	ldr	r3, [pc, #340]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f74:	681b      	ldr	r3, [r3, #0]
 8020f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8020f7a:	2b00      	cmp	r3, #0
 8020f7c:	d0f0      	beq.n	8020f60 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8020f7e:	f7ff fc85 	bl	802088c <HAL_GetREVID>
 8020f82:	4603      	mov	r3, r0
 8020f84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8020f88:	4293      	cmp	r3, r2
 8020f8a:	d817      	bhi.n	8020fbc <HAL_RCC_OscConfig+0x3ec>
 8020f8c:	687b      	ldr	r3, [r7, #4]
 8020f8e:	6a1b      	ldr	r3, [r3, #32]
 8020f90:	2b20      	cmp	r3, #32
 8020f92:	d108      	bne.n	8020fa6 <HAL_RCC_OscConfig+0x3d6>
 8020f94:	4b4c      	ldr	r3, [pc, #304]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f96:	685b      	ldr	r3, [r3, #4]
 8020f98:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8020f9c:	4a4a      	ldr	r2, [pc, #296]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020f9e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8020fa2:	6053      	str	r3, [r2, #4]
 8020fa4:	e02e      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
 8020fa6:	4b48      	ldr	r3, [pc, #288]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fa8:	685b      	ldr	r3, [r3, #4]
 8020faa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8020fae:	687b      	ldr	r3, [r7, #4]
 8020fb0:	6a1b      	ldr	r3, [r3, #32]
 8020fb2:	069b      	lsls	r3, r3, #26
 8020fb4:	4944      	ldr	r1, [pc, #272]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fb6:	4313      	orrs	r3, r2
 8020fb8:	604b      	str	r3, [r1, #4]
 8020fba:	e023      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
 8020fbc:	4b42      	ldr	r3, [pc, #264]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fbe:	68db      	ldr	r3, [r3, #12]
 8020fc0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8020fc4:	687b      	ldr	r3, [r7, #4]
 8020fc6:	6a1b      	ldr	r3, [r3, #32]
 8020fc8:	061b      	lsls	r3, r3, #24
 8020fca:	493f      	ldr	r1, [pc, #252]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fcc:	4313      	orrs	r3, r2
 8020fce:	60cb      	str	r3, [r1, #12]
 8020fd0:	e018      	b.n	8021004 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8020fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fd4:	681b      	ldr	r3, [r3, #0]
 8020fd6:	4a3c      	ldr	r2, [pc, #240]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020fd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8020fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020fde:	f7ff fc49 	bl	8020874 <HAL_GetTick>
 8020fe2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8020fe4:	e008      	b.n	8020ff8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8020fe6:	f7ff fc45 	bl	8020874 <HAL_GetTick>
 8020fea:	4602      	mov	r2, r0
 8020fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020fee:	1ad3      	subs	r3, r2, r3
 8020ff0:	2b02      	cmp	r3, #2
 8020ff2:	d901      	bls.n	8020ff8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8020ff4:	2303      	movs	r3, #3
 8020ff6:	e23d      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8020ff8:	4b33      	ldr	r3, [pc, #204]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8020ffa:	681b      	ldr	r3, [r3, #0]
 8020ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8021000:	2b00      	cmp	r3, #0
 8021002:	d1f0      	bne.n	8020fe6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8021004:	687b      	ldr	r3, [r7, #4]
 8021006:	681b      	ldr	r3, [r3, #0]
 8021008:	f003 0308 	and.w	r3, r3, #8
 802100c:	2b00      	cmp	r3, #0
 802100e:	d036      	beq.n	802107e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8021010:	687b      	ldr	r3, [r7, #4]
 8021012:	695b      	ldr	r3, [r3, #20]
 8021014:	2b00      	cmp	r3, #0
 8021016:	d019      	beq.n	802104c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8021018:	4b2b      	ldr	r3, [pc, #172]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 802101a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802101c:	4a2a      	ldr	r2, [pc, #168]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 802101e:	f043 0301 	orr.w	r3, r3, #1
 8021022:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021024:	f7ff fc26 	bl	8020874 <HAL_GetTick>
 8021028:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 802102a:	e008      	b.n	802103e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 802102c:	f7ff fc22 	bl	8020874 <HAL_GetTick>
 8021030:	4602      	mov	r2, r0
 8021032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021034:	1ad3      	subs	r3, r2, r3
 8021036:	2b02      	cmp	r3, #2
 8021038:	d901      	bls.n	802103e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 802103a:	2303      	movs	r3, #3
 802103c:	e21a      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 802103e:	4b22      	ldr	r3, [pc, #136]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8021040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8021042:	f003 0302 	and.w	r3, r3, #2
 8021046:	2b00      	cmp	r3, #0
 8021048:	d0f0      	beq.n	802102c <HAL_RCC_OscConfig+0x45c>
 802104a:	e018      	b.n	802107e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 802104c:	4b1e      	ldr	r3, [pc, #120]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 802104e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8021050:	4a1d      	ldr	r2, [pc, #116]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8021052:	f023 0301 	bic.w	r3, r3, #1
 8021056:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021058:	f7ff fc0c 	bl	8020874 <HAL_GetTick>
 802105c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 802105e:	e008      	b.n	8021072 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8021060:	f7ff fc08 	bl	8020874 <HAL_GetTick>
 8021064:	4602      	mov	r2, r0
 8021066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021068:	1ad3      	subs	r3, r2, r3
 802106a:	2b02      	cmp	r3, #2
 802106c:	d901      	bls.n	8021072 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 802106e:	2303      	movs	r3, #3
 8021070:	e200      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8021072:	4b15      	ldr	r3, [pc, #84]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8021074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8021076:	f003 0302 	and.w	r3, r3, #2
 802107a:	2b00      	cmp	r3, #0
 802107c:	d1f0      	bne.n	8021060 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 802107e:	687b      	ldr	r3, [r7, #4]
 8021080:	681b      	ldr	r3, [r3, #0]
 8021082:	f003 0320 	and.w	r3, r3, #32
 8021086:	2b00      	cmp	r3, #0
 8021088:	d039      	beq.n	80210fe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 802108a:	687b      	ldr	r3, [r7, #4]
 802108c:	699b      	ldr	r3, [r3, #24]
 802108e:	2b00      	cmp	r3, #0
 8021090:	d01c      	beq.n	80210cc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8021092:	4b0d      	ldr	r3, [pc, #52]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8021094:	681b      	ldr	r3, [r3, #0]
 8021096:	4a0c      	ldr	r2, [pc, #48]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 8021098:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 802109c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 802109e:	f7ff fbe9 	bl	8020874 <HAL_GetTick>
 80210a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80210a4:	e008      	b.n	80210b8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80210a6:	f7ff fbe5 	bl	8020874 <HAL_GetTick>
 80210aa:	4602      	mov	r2, r0
 80210ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80210ae:	1ad3      	subs	r3, r2, r3
 80210b0:	2b02      	cmp	r3, #2
 80210b2:	d901      	bls.n	80210b8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80210b4:	2303      	movs	r3, #3
 80210b6:	e1dd      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80210b8:	4b03      	ldr	r3, [pc, #12]	@ (80210c8 <HAL_RCC_OscConfig+0x4f8>)
 80210ba:	681b      	ldr	r3, [r3, #0]
 80210bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80210c0:	2b00      	cmp	r3, #0
 80210c2:	d0f0      	beq.n	80210a6 <HAL_RCC_OscConfig+0x4d6>
 80210c4:	e01b      	b.n	80210fe <HAL_RCC_OscConfig+0x52e>
 80210c6:	bf00      	nop
 80210c8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80210cc:	4b9b      	ldr	r3, [pc, #620]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80210ce:	681b      	ldr	r3, [r3, #0]
 80210d0:	4a9a      	ldr	r2, [pc, #616]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80210d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80210d6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80210d8:	f7ff fbcc 	bl	8020874 <HAL_GetTick>
 80210dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80210de:	e008      	b.n	80210f2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80210e0:	f7ff fbc8 	bl	8020874 <HAL_GetTick>
 80210e4:	4602      	mov	r2, r0
 80210e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80210e8:	1ad3      	subs	r3, r2, r3
 80210ea:	2b02      	cmp	r3, #2
 80210ec:	d901      	bls.n	80210f2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80210ee:	2303      	movs	r3, #3
 80210f0:	e1c0      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80210f2:	4b92      	ldr	r3, [pc, #584]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80210f4:	681b      	ldr	r3, [r3, #0]
 80210f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80210fa:	2b00      	cmp	r3, #0
 80210fc:	d1f0      	bne.n	80210e0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80210fe:	687b      	ldr	r3, [r7, #4]
 8021100:	681b      	ldr	r3, [r3, #0]
 8021102:	f003 0304 	and.w	r3, r3, #4
 8021106:	2b00      	cmp	r3, #0
 8021108:	f000 8081 	beq.w	802120e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 802110c:	4b8c      	ldr	r3, [pc, #560]	@ (8021340 <HAL_RCC_OscConfig+0x770>)
 802110e:	681b      	ldr	r3, [r3, #0]
 8021110:	4a8b      	ldr	r2, [pc, #556]	@ (8021340 <HAL_RCC_OscConfig+0x770>)
 8021112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8021116:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8021118:	f7ff fbac 	bl	8020874 <HAL_GetTick>
 802111c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 802111e:	e008      	b.n	8021132 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8021120:	f7ff fba8 	bl	8020874 <HAL_GetTick>
 8021124:	4602      	mov	r2, r0
 8021126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021128:	1ad3      	subs	r3, r2, r3
 802112a:	2b64      	cmp	r3, #100	@ 0x64
 802112c:	d901      	bls.n	8021132 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 802112e:	2303      	movs	r3, #3
 8021130:	e1a0      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8021132:	4b83      	ldr	r3, [pc, #524]	@ (8021340 <HAL_RCC_OscConfig+0x770>)
 8021134:	681b      	ldr	r3, [r3, #0]
 8021136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802113a:	2b00      	cmp	r3, #0
 802113c:	d0f0      	beq.n	8021120 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802113e:	687b      	ldr	r3, [r7, #4]
 8021140:	689b      	ldr	r3, [r3, #8]
 8021142:	2b01      	cmp	r3, #1
 8021144:	d106      	bne.n	8021154 <HAL_RCC_OscConfig+0x584>
 8021146:	4b7d      	ldr	r3, [pc, #500]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802114a:	4a7c      	ldr	r2, [pc, #496]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802114c:	f043 0301 	orr.w	r3, r3, #1
 8021150:	6713      	str	r3, [r2, #112]	@ 0x70
 8021152:	e02d      	b.n	80211b0 <HAL_RCC_OscConfig+0x5e0>
 8021154:	687b      	ldr	r3, [r7, #4]
 8021156:	689b      	ldr	r3, [r3, #8]
 8021158:	2b00      	cmp	r3, #0
 802115a:	d10c      	bne.n	8021176 <HAL_RCC_OscConfig+0x5a6>
 802115c:	4b77      	ldr	r3, [pc, #476]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802115e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8021160:	4a76      	ldr	r2, [pc, #472]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021162:	f023 0301 	bic.w	r3, r3, #1
 8021166:	6713      	str	r3, [r2, #112]	@ 0x70
 8021168:	4b74      	ldr	r3, [pc, #464]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802116a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802116c:	4a73      	ldr	r2, [pc, #460]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802116e:	f023 0304 	bic.w	r3, r3, #4
 8021172:	6713      	str	r3, [r2, #112]	@ 0x70
 8021174:	e01c      	b.n	80211b0 <HAL_RCC_OscConfig+0x5e0>
 8021176:	687b      	ldr	r3, [r7, #4]
 8021178:	689b      	ldr	r3, [r3, #8]
 802117a:	2b05      	cmp	r3, #5
 802117c:	d10c      	bne.n	8021198 <HAL_RCC_OscConfig+0x5c8>
 802117e:	4b6f      	ldr	r3, [pc, #444]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8021182:	4a6e      	ldr	r2, [pc, #440]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021184:	f043 0304 	orr.w	r3, r3, #4
 8021188:	6713      	str	r3, [r2, #112]	@ 0x70
 802118a:	4b6c      	ldr	r3, [pc, #432]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802118c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802118e:	4a6b      	ldr	r2, [pc, #428]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021190:	f043 0301 	orr.w	r3, r3, #1
 8021194:	6713      	str	r3, [r2, #112]	@ 0x70
 8021196:	e00b      	b.n	80211b0 <HAL_RCC_OscConfig+0x5e0>
 8021198:	4b68      	ldr	r3, [pc, #416]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802119a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 802119c:	4a67      	ldr	r2, [pc, #412]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802119e:	f023 0301 	bic.w	r3, r3, #1
 80211a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80211a4:	4b65      	ldr	r3, [pc, #404]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80211a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80211a8:	4a64      	ldr	r2, [pc, #400]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80211aa:	f023 0304 	bic.w	r3, r3, #4
 80211ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80211b0:	687b      	ldr	r3, [r7, #4]
 80211b2:	689b      	ldr	r3, [r3, #8]
 80211b4:	2b00      	cmp	r3, #0
 80211b6:	d015      	beq.n	80211e4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80211b8:	f7ff fb5c 	bl	8020874 <HAL_GetTick>
 80211bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80211be:	e00a      	b.n	80211d6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80211c0:	f7ff fb58 	bl	8020874 <HAL_GetTick>
 80211c4:	4602      	mov	r2, r0
 80211c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80211c8:	1ad3      	subs	r3, r2, r3
 80211ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80211ce:	4293      	cmp	r3, r2
 80211d0:	d901      	bls.n	80211d6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80211d2:	2303      	movs	r3, #3
 80211d4:	e14e      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80211d6:	4b59      	ldr	r3, [pc, #356]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80211d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80211da:	f003 0302 	and.w	r3, r3, #2
 80211de:	2b00      	cmp	r3, #0
 80211e0:	d0ee      	beq.n	80211c0 <HAL_RCC_OscConfig+0x5f0>
 80211e2:	e014      	b.n	802120e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80211e4:	f7ff fb46 	bl	8020874 <HAL_GetTick>
 80211e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80211ea:	e00a      	b.n	8021202 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80211ec:	f7ff fb42 	bl	8020874 <HAL_GetTick>
 80211f0:	4602      	mov	r2, r0
 80211f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80211f4:	1ad3      	subs	r3, r2, r3
 80211f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80211fa:	4293      	cmp	r3, r2
 80211fc:	d901      	bls.n	8021202 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80211fe:	2303      	movs	r3, #3
 8021200:	e138      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8021202:	4b4e      	ldr	r3, [pc, #312]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8021206:	f003 0302 	and.w	r3, r3, #2
 802120a:	2b00      	cmp	r3, #0
 802120c:	d1ee      	bne.n	80211ec <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 802120e:	687b      	ldr	r3, [r7, #4]
 8021210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021212:	2b00      	cmp	r3, #0
 8021214:	f000 812d 	beq.w	8021472 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8021218:	4b48      	ldr	r3, [pc, #288]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802121a:	691b      	ldr	r3, [r3, #16]
 802121c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8021220:	2b18      	cmp	r3, #24
 8021222:	f000 80bd 	beq.w	80213a0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8021226:	687b      	ldr	r3, [r7, #4]
 8021228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802122a:	2b02      	cmp	r3, #2
 802122c:	f040 809e 	bne.w	802136c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8021230:	4b42      	ldr	r3, [pc, #264]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	4a41      	ldr	r2, [pc, #260]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021236:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802123a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802123c:	f7ff fb1a 	bl	8020874 <HAL_GetTick>
 8021240:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8021242:	e008      	b.n	8021256 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8021244:	f7ff fb16 	bl	8020874 <HAL_GetTick>
 8021248:	4602      	mov	r2, r0
 802124a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802124c:	1ad3      	subs	r3, r2, r3
 802124e:	2b02      	cmp	r3, #2
 8021250:	d901      	bls.n	8021256 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8021252:	2303      	movs	r3, #3
 8021254:	e10e      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8021256:	4b39      	ldr	r3, [pc, #228]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021258:	681b      	ldr	r3, [r3, #0]
 802125a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802125e:	2b00      	cmp	r3, #0
 8021260:	d1f0      	bne.n	8021244 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8021262:	4b36      	ldr	r3, [pc, #216]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021264:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8021266:	4b37      	ldr	r3, [pc, #220]	@ (8021344 <HAL_RCC_OscConfig+0x774>)
 8021268:	4013      	ands	r3, r2
 802126a:	687a      	ldr	r2, [r7, #4]
 802126c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 802126e:	687a      	ldr	r2, [r7, #4]
 8021270:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8021272:	0112      	lsls	r2, r2, #4
 8021274:	430a      	orrs	r2, r1
 8021276:	4931      	ldr	r1, [pc, #196]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021278:	4313      	orrs	r3, r2
 802127a:	628b      	str	r3, [r1, #40]	@ 0x28
 802127c:	687b      	ldr	r3, [r7, #4]
 802127e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021280:	3b01      	subs	r3, #1
 8021282:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8021286:	687b      	ldr	r3, [r7, #4]
 8021288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802128a:	3b01      	subs	r3, #1
 802128c:	025b      	lsls	r3, r3, #9
 802128e:	b29b      	uxth	r3, r3
 8021290:	431a      	orrs	r2, r3
 8021292:	687b      	ldr	r3, [r7, #4]
 8021294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021296:	3b01      	subs	r3, #1
 8021298:	041b      	lsls	r3, r3, #16
 802129a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 802129e:	431a      	orrs	r2, r3
 80212a0:	687b      	ldr	r3, [r7, #4]
 80212a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80212a4:	3b01      	subs	r3, #1
 80212a6:	061b      	lsls	r3, r3, #24
 80212a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80212ac:	4923      	ldr	r1, [pc, #140]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212ae:	4313      	orrs	r3, r2
 80212b0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80212b2:	4b22      	ldr	r3, [pc, #136]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80212b6:	4a21      	ldr	r2, [pc, #132]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212b8:	f023 0301 	bic.w	r3, r3, #1
 80212bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80212be:	4b1f      	ldr	r3, [pc, #124]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80212c2:	4b21      	ldr	r3, [pc, #132]	@ (8021348 <HAL_RCC_OscConfig+0x778>)
 80212c4:	4013      	ands	r3, r2
 80212c6:	687a      	ldr	r2, [r7, #4]
 80212c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80212ca:	00d2      	lsls	r2, r2, #3
 80212cc:	491b      	ldr	r1, [pc, #108]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212ce:	4313      	orrs	r3, r2
 80212d0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80212d2:	4b1a      	ldr	r3, [pc, #104]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80212d6:	f023 020c 	bic.w	r2, r3, #12
 80212da:	687b      	ldr	r3, [r7, #4]
 80212dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80212de:	4917      	ldr	r1, [pc, #92]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212e0:	4313      	orrs	r3, r2
 80212e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80212e4:	4b15      	ldr	r3, [pc, #84]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80212e8:	f023 0202 	bic.w	r2, r3, #2
 80212ec:	687b      	ldr	r3, [r7, #4]
 80212ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80212f0:	4912      	ldr	r1, [pc, #72]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212f2:	4313      	orrs	r3, r2
 80212f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80212f6:	4b11      	ldr	r3, [pc, #68]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80212fa:	4a10      	ldr	r2, [pc, #64]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 80212fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8021300:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8021302:	4b0e      	ldr	r3, [pc, #56]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021306:	4a0d      	ldr	r2, [pc, #52]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 802130c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 802130e:	4b0b      	ldr	r3, [pc, #44]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021312:	4a0a      	ldr	r2, [pc, #40]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8021318:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 802131a:	4b08      	ldr	r3, [pc, #32]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802131c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802131e:	4a07      	ldr	r2, [pc, #28]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021320:	f043 0301 	orr.w	r3, r3, #1
 8021324:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8021326:	4b05      	ldr	r3, [pc, #20]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 8021328:	681b      	ldr	r3, [r3, #0]
 802132a:	4a04      	ldr	r2, [pc, #16]	@ (802133c <HAL_RCC_OscConfig+0x76c>)
 802132c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8021330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021332:	f7ff fa9f 	bl	8020874 <HAL_GetTick>
 8021336:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8021338:	e011      	b.n	802135e <HAL_RCC_OscConfig+0x78e>
 802133a:	bf00      	nop
 802133c:	58024400 	.word	0x58024400
 8021340:	58024800 	.word	0x58024800
 8021344:	fffffc0c 	.word	0xfffffc0c
 8021348:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 802134c:	f7ff fa92 	bl	8020874 <HAL_GetTick>
 8021350:	4602      	mov	r2, r0
 8021352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021354:	1ad3      	subs	r3, r2, r3
 8021356:	2b02      	cmp	r3, #2
 8021358:	d901      	bls.n	802135e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 802135a:	2303      	movs	r3, #3
 802135c:	e08a      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 802135e:	4b47      	ldr	r3, [pc, #284]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021360:	681b      	ldr	r3, [r3, #0]
 8021362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021366:	2b00      	cmp	r3, #0
 8021368:	d0f0      	beq.n	802134c <HAL_RCC_OscConfig+0x77c>
 802136a:	e082      	b.n	8021472 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802136c:	4b43      	ldr	r3, [pc, #268]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 802136e:	681b      	ldr	r3, [r3, #0]
 8021370:	4a42      	ldr	r2, [pc, #264]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021372:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8021376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021378:	f7ff fa7c 	bl	8020874 <HAL_GetTick>
 802137c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 802137e:	e008      	b.n	8021392 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8021380:	f7ff fa78 	bl	8020874 <HAL_GetTick>
 8021384:	4602      	mov	r2, r0
 8021386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021388:	1ad3      	subs	r3, r2, r3
 802138a:	2b02      	cmp	r3, #2
 802138c:	d901      	bls.n	8021392 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 802138e:	2303      	movs	r3, #3
 8021390:	e070      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8021392:	4b3a      	ldr	r3, [pc, #232]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021394:	681b      	ldr	r3, [r3, #0]
 8021396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802139a:	2b00      	cmp	r3, #0
 802139c:	d1f0      	bne.n	8021380 <HAL_RCC_OscConfig+0x7b0>
 802139e:	e068      	b.n	8021472 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80213a0:	4b36      	ldr	r3, [pc, #216]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 80213a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80213a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80213a6:	4b35      	ldr	r3, [pc, #212]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 80213a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80213aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80213ac:	687b      	ldr	r3, [r7, #4]
 80213ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80213b0:	2b01      	cmp	r3, #1
 80213b2:	d031      	beq.n	8021418 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80213b4:	693b      	ldr	r3, [r7, #16]
 80213b6:	f003 0203 	and.w	r2, r3, #3
 80213ba:	687b      	ldr	r3, [r7, #4]
 80213bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80213be:	429a      	cmp	r2, r3
 80213c0:	d12a      	bne.n	8021418 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80213c2:	693b      	ldr	r3, [r7, #16]
 80213c4:	091b      	lsrs	r3, r3, #4
 80213c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80213ca:	687b      	ldr	r3, [r7, #4]
 80213cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80213ce:	429a      	cmp	r2, r3
 80213d0:	d122      	bne.n	8021418 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80213d2:	68fb      	ldr	r3, [r7, #12]
 80213d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80213d8:	687b      	ldr	r3, [r7, #4]
 80213da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80213dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80213de:	429a      	cmp	r2, r3
 80213e0:	d11a      	bne.n	8021418 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80213e2:	68fb      	ldr	r3, [r7, #12]
 80213e4:	0a5b      	lsrs	r3, r3, #9
 80213e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80213ea:	687b      	ldr	r3, [r7, #4]
 80213ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80213ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80213f0:	429a      	cmp	r2, r3
 80213f2:	d111      	bne.n	8021418 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80213f4:	68fb      	ldr	r3, [r7, #12]
 80213f6:	0c1b      	lsrs	r3, r3, #16
 80213f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80213fc:	687b      	ldr	r3, [r7, #4]
 80213fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021400:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8021402:	429a      	cmp	r2, r3
 8021404:	d108      	bne.n	8021418 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8021406:	68fb      	ldr	r3, [r7, #12]
 8021408:	0e1b      	lsrs	r3, r3, #24
 802140a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 802140e:	687b      	ldr	r3, [r7, #4]
 8021410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021412:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8021414:	429a      	cmp	r2, r3
 8021416:	d001      	beq.n	802141c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8021418:	2301      	movs	r3, #1
 802141a:	e02b      	b.n	8021474 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 802141c:	4b17      	ldr	r3, [pc, #92]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 802141e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021420:	08db      	lsrs	r3, r3, #3
 8021422:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8021426:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8021428:	687b      	ldr	r3, [r7, #4]
 802142a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802142c:	693a      	ldr	r2, [r7, #16]
 802142e:	429a      	cmp	r2, r3
 8021430:	d01f      	beq.n	8021472 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8021432:	4b12      	ldr	r3, [pc, #72]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021436:	4a11      	ldr	r2, [pc, #68]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021438:	f023 0301 	bic.w	r3, r3, #1
 802143c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 802143e:	f7ff fa19 	bl	8020874 <HAL_GetTick>
 8021442:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8021444:	bf00      	nop
 8021446:	f7ff fa15 	bl	8020874 <HAL_GetTick>
 802144a:	4602      	mov	r2, r0
 802144c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802144e:	4293      	cmp	r3, r2
 8021450:	d0f9      	beq.n	8021446 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8021452:	4b0a      	ldr	r3, [pc, #40]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021454:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8021456:	4b0a      	ldr	r3, [pc, #40]	@ (8021480 <HAL_RCC_OscConfig+0x8b0>)
 8021458:	4013      	ands	r3, r2
 802145a:	687a      	ldr	r2, [r7, #4]
 802145c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 802145e:	00d2      	lsls	r2, r2, #3
 8021460:	4906      	ldr	r1, [pc, #24]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021462:	4313      	orrs	r3, r2
 8021464:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8021466:	4b05      	ldr	r3, [pc, #20]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 8021468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802146a:	4a04      	ldr	r2, [pc, #16]	@ (802147c <HAL_RCC_OscConfig+0x8ac>)
 802146c:	f043 0301 	orr.w	r3, r3, #1
 8021470:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8021472:	2300      	movs	r3, #0
}
 8021474:	4618      	mov	r0, r3
 8021476:	3730      	adds	r7, #48	@ 0x30
 8021478:	46bd      	mov	sp, r7
 802147a:	bd80      	pop	{r7, pc}
 802147c:	58024400 	.word	0x58024400
 8021480:	ffff0007 	.word	0xffff0007

08021484 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8021484:	b580      	push	{r7, lr}
 8021486:	b086      	sub	sp, #24
 8021488:	af00      	add	r7, sp, #0
 802148a:	6078      	str	r0, [r7, #4]
 802148c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 802148e:	687b      	ldr	r3, [r7, #4]
 8021490:	2b00      	cmp	r3, #0
 8021492:	d101      	bne.n	8021498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8021494:	2301      	movs	r3, #1
 8021496:	e19c      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8021498:	4b8a      	ldr	r3, [pc, #552]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 802149a:	681b      	ldr	r3, [r3, #0]
 802149c:	f003 030f 	and.w	r3, r3, #15
 80214a0:	683a      	ldr	r2, [r7, #0]
 80214a2:	429a      	cmp	r2, r3
 80214a4:	d910      	bls.n	80214c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80214a6:	4b87      	ldr	r3, [pc, #540]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80214a8:	681b      	ldr	r3, [r3, #0]
 80214aa:	f023 020f 	bic.w	r2, r3, #15
 80214ae:	4985      	ldr	r1, [pc, #532]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80214b0:	683b      	ldr	r3, [r7, #0]
 80214b2:	4313      	orrs	r3, r2
 80214b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80214b6:	4b83      	ldr	r3, [pc, #524]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80214b8:	681b      	ldr	r3, [r3, #0]
 80214ba:	f003 030f 	and.w	r3, r3, #15
 80214be:	683a      	ldr	r2, [r7, #0]
 80214c0:	429a      	cmp	r2, r3
 80214c2:	d001      	beq.n	80214c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80214c4:	2301      	movs	r3, #1
 80214c6:	e184      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80214c8:	687b      	ldr	r3, [r7, #4]
 80214ca:	681b      	ldr	r3, [r3, #0]
 80214cc:	f003 0304 	and.w	r3, r3, #4
 80214d0:	2b00      	cmp	r3, #0
 80214d2:	d010      	beq.n	80214f6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80214d4:	687b      	ldr	r3, [r7, #4]
 80214d6:	691a      	ldr	r2, [r3, #16]
 80214d8:	4b7b      	ldr	r3, [pc, #492]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80214da:	699b      	ldr	r3, [r3, #24]
 80214dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80214e0:	429a      	cmp	r2, r3
 80214e2:	d908      	bls.n	80214f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80214e4:	4b78      	ldr	r3, [pc, #480]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80214e6:	699b      	ldr	r3, [r3, #24]
 80214e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80214ec:	687b      	ldr	r3, [r7, #4]
 80214ee:	691b      	ldr	r3, [r3, #16]
 80214f0:	4975      	ldr	r1, [pc, #468]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80214f2:	4313      	orrs	r3, r2
 80214f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80214f6:	687b      	ldr	r3, [r7, #4]
 80214f8:	681b      	ldr	r3, [r3, #0]
 80214fa:	f003 0308 	and.w	r3, r3, #8
 80214fe:	2b00      	cmp	r3, #0
 8021500:	d010      	beq.n	8021524 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8021502:	687b      	ldr	r3, [r7, #4]
 8021504:	695a      	ldr	r2, [r3, #20]
 8021506:	4b70      	ldr	r3, [pc, #448]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021508:	69db      	ldr	r3, [r3, #28]
 802150a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802150e:	429a      	cmp	r2, r3
 8021510:	d908      	bls.n	8021524 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8021512:	4b6d      	ldr	r3, [pc, #436]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021514:	69db      	ldr	r3, [r3, #28]
 8021516:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 802151a:	687b      	ldr	r3, [r7, #4]
 802151c:	695b      	ldr	r3, [r3, #20]
 802151e:	496a      	ldr	r1, [pc, #424]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021520:	4313      	orrs	r3, r2
 8021522:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8021524:	687b      	ldr	r3, [r7, #4]
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	f003 0310 	and.w	r3, r3, #16
 802152c:	2b00      	cmp	r3, #0
 802152e:	d010      	beq.n	8021552 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8021530:	687b      	ldr	r3, [r7, #4]
 8021532:	699a      	ldr	r2, [r3, #24]
 8021534:	4b64      	ldr	r3, [pc, #400]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021536:	69db      	ldr	r3, [r3, #28]
 8021538:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 802153c:	429a      	cmp	r2, r3
 802153e:	d908      	bls.n	8021552 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8021540:	4b61      	ldr	r3, [pc, #388]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021542:	69db      	ldr	r3, [r3, #28]
 8021544:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8021548:	687b      	ldr	r3, [r7, #4]
 802154a:	699b      	ldr	r3, [r3, #24]
 802154c:	495e      	ldr	r1, [pc, #376]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 802154e:	4313      	orrs	r3, r2
 8021550:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8021552:	687b      	ldr	r3, [r7, #4]
 8021554:	681b      	ldr	r3, [r3, #0]
 8021556:	f003 0320 	and.w	r3, r3, #32
 802155a:	2b00      	cmp	r3, #0
 802155c:	d010      	beq.n	8021580 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 802155e:	687b      	ldr	r3, [r7, #4]
 8021560:	69da      	ldr	r2, [r3, #28]
 8021562:	4b59      	ldr	r3, [pc, #356]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021564:	6a1b      	ldr	r3, [r3, #32]
 8021566:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802156a:	429a      	cmp	r2, r3
 802156c:	d908      	bls.n	8021580 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 802156e:	4b56      	ldr	r3, [pc, #344]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021570:	6a1b      	ldr	r3, [r3, #32]
 8021572:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8021576:	687b      	ldr	r3, [r7, #4]
 8021578:	69db      	ldr	r3, [r3, #28]
 802157a:	4953      	ldr	r1, [pc, #332]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 802157c:	4313      	orrs	r3, r2
 802157e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021580:	687b      	ldr	r3, [r7, #4]
 8021582:	681b      	ldr	r3, [r3, #0]
 8021584:	f003 0302 	and.w	r3, r3, #2
 8021588:	2b00      	cmp	r3, #0
 802158a:	d010      	beq.n	80215ae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 802158c:	687b      	ldr	r3, [r7, #4]
 802158e:	68da      	ldr	r2, [r3, #12]
 8021590:	4b4d      	ldr	r3, [pc, #308]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021592:	699b      	ldr	r3, [r3, #24]
 8021594:	f003 030f 	and.w	r3, r3, #15
 8021598:	429a      	cmp	r2, r3
 802159a:	d908      	bls.n	80215ae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 802159c:	4b4a      	ldr	r3, [pc, #296]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 802159e:	699b      	ldr	r3, [r3, #24]
 80215a0:	f023 020f 	bic.w	r2, r3, #15
 80215a4:	687b      	ldr	r3, [r7, #4]
 80215a6:	68db      	ldr	r3, [r3, #12]
 80215a8:	4947      	ldr	r1, [pc, #284]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80215aa:	4313      	orrs	r3, r2
 80215ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80215ae:	687b      	ldr	r3, [r7, #4]
 80215b0:	681b      	ldr	r3, [r3, #0]
 80215b2:	f003 0301 	and.w	r3, r3, #1
 80215b6:	2b00      	cmp	r3, #0
 80215b8:	d055      	beq.n	8021666 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80215ba:	4b43      	ldr	r3, [pc, #268]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80215bc:	699b      	ldr	r3, [r3, #24]
 80215be:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80215c2:	687b      	ldr	r3, [r7, #4]
 80215c4:	689b      	ldr	r3, [r3, #8]
 80215c6:	4940      	ldr	r1, [pc, #256]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80215c8:	4313      	orrs	r3, r2
 80215ca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80215cc:	687b      	ldr	r3, [r7, #4]
 80215ce:	685b      	ldr	r3, [r3, #4]
 80215d0:	2b02      	cmp	r3, #2
 80215d2:	d107      	bne.n	80215e4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80215d4:	4b3c      	ldr	r3, [pc, #240]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80215d6:	681b      	ldr	r3, [r3, #0]
 80215d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80215dc:	2b00      	cmp	r3, #0
 80215de:	d121      	bne.n	8021624 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80215e0:	2301      	movs	r3, #1
 80215e2:	e0f6      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80215e4:	687b      	ldr	r3, [r7, #4]
 80215e6:	685b      	ldr	r3, [r3, #4]
 80215e8:	2b03      	cmp	r3, #3
 80215ea:	d107      	bne.n	80215fc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80215ec:	4b36      	ldr	r3, [pc, #216]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80215f4:	2b00      	cmp	r3, #0
 80215f6:	d115      	bne.n	8021624 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80215f8:	2301      	movs	r3, #1
 80215fa:	e0ea      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80215fc:	687b      	ldr	r3, [r7, #4]
 80215fe:	685b      	ldr	r3, [r3, #4]
 8021600:	2b01      	cmp	r3, #1
 8021602:	d107      	bne.n	8021614 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8021604:	4b30      	ldr	r3, [pc, #192]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021606:	681b      	ldr	r3, [r3, #0]
 8021608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802160c:	2b00      	cmp	r3, #0
 802160e:	d109      	bne.n	8021624 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8021610:	2301      	movs	r3, #1
 8021612:	e0de      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8021614:	4b2c      	ldr	r3, [pc, #176]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021616:	681b      	ldr	r3, [r3, #0]
 8021618:	f003 0304 	and.w	r3, r3, #4
 802161c:	2b00      	cmp	r3, #0
 802161e:	d101      	bne.n	8021624 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8021620:	2301      	movs	r3, #1
 8021622:	e0d6      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8021624:	4b28      	ldr	r3, [pc, #160]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021626:	691b      	ldr	r3, [r3, #16]
 8021628:	f023 0207 	bic.w	r2, r3, #7
 802162c:	687b      	ldr	r3, [r7, #4]
 802162e:	685b      	ldr	r3, [r3, #4]
 8021630:	4925      	ldr	r1, [pc, #148]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021632:	4313      	orrs	r3, r2
 8021634:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8021636:	f7ff f91d 	bl	8020874 <HAL_GetTick>
 802163a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802163c:	e00a      	b.n	8021654 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 802163e:	f7ff f919 	bl	8020874 <HAL_GetTick>
 8021642:	4602      	mov	r2, r0
 8021644:	697b      	ldr	r3, [r7, #20]
 8021646:	1ad3      	subs	r3, r2, r3
 8021648:	f241 3288 	movw	r2, #5000	@ 0x1388
 802164c:	4293      	cmp	r3, r2
 802164e:	d901      	bls.n	8021654 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8021650:	2303      	movs	r3, #3
 8021652:	e0be      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8021654:	4b1c      	ldr	r3, [pc, #112]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021656:	691b      	ldr	r3, [r3, #16]
 8021658:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 802165c:	687b      	ldr	r3, [r7, #4]
 802165e:	685b      	ldr	r3, [r3, #4]
 8021660:	00db      	lsls	r3, r3, #3
 8021662:	429a      	cmp	r2, r3
 8021664:	d1eb      	bne.n	802163e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021666:	687b      	ldr	r3, [r7, #4]
 8021668:	681b      	ldr	r3, [r3, #0]
 802166a:	f003 0302 	and.w	r3, r3, #2
 802166e:	2b00      	cmp	r3, #0
 8021670:	d010      	beq.n	8021694 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8021672:	687b      	ldr	r3, [r7, #4]
 8021674:	68da      	ldr	r2, [r3, #12]
 8021676:	4b14      	ldr	r3, [pc, #80]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021678:	699b      	ldr	r3, [r3, #24]
 802167a:	f003 030f 	and.w	r3, r3, #15
 802167e:	429a      	cmp	r2, r3
 8021680:	d208      	bcs.n	8021694 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8021682:	4b11      	ldr	r3, [pc, #68]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021684:	699b      	ldr	r3, [r3, #24]
 8021686:	f023 020f 	bic.w	r2, r3, #15
 802168a:	687b      	ldr	r3, [r7, #4]
 802168c:	68db      	ldr	r3, [r3, #12]
 802168e:	490e      	ldr	r1, [pc, #56]	@ (80216c8 <HAL_RCC_ClockConfig+0x244>)
 8021690:	4313      	orrs	r3, r2
 8021692:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8021694:	4b0b      	ldr	r3, [pc, #44]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 8021696:	681b      	ldr	r3, [r3, #0]
 8021698:	f003 030f 	and.w	r3, r3, #15
 802169c:	683a      	ldr	r2, [r7, #0]
 802169e:	429a      	cmp	r2, r3
 80216a0:	d214      	bcs.n	80216cc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80216a2:	4b08      	ldr	r3, [pc, #32]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80216a4:	681b      	ldr	r3, [r3, #0]
 80216a6:	f023 020f 	bic.w	r2, r3, #15
 80216aa:	4906      	ldr	r1, [pc, #24]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80216ac:	683b      	ldr	r3, [r7, #0]
 80216ae:	4313      	orrs	r3, r2
 80216b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80216b2:	4b04      	ldr	r3, [pc, #16]	@ (80216c4 <HAL_RCC_ClockConfig+0x240>)
 80216b4:	681b      	ldr	r3, [r3, #0]
 80216b6:	f003 030f 	and.w	r3, r3, #15
 80216ba:	683a      	ldr	r2, [r7, #0]
 80216bc:	429a      	cmp	r2, r3
 80216be:	d005      	beq.n	80216cc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80216c0:	2301      	movs	r3, #1
 80216c2:	e086      	b.n	80217d2 <HAL_RCC_ClockConfig+0x34e>
 80216c4:	52002000 	.word	0x52002000
 80216c8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80216cc:	687b      	ldr	r3, [r7, #4]
 80216ce:	681b      	ldr	r3, [r3, #0]
 80216d0:	f003 0304 	and.w	r3, r3, #4
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	d010      	beq.n	80216fa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80216d8:	687b      	ldr	r3, [r7, #4]
 80216da:	691a      	ldr	r2, [r3, #16]
 80216dc:	4b3f      	ldr	r3, [pc, #252]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 80216de:	699b      	ldr	r3, [r3, #24]
 80216e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80216e4:	429a      	cmp	r2, r3
 80216e6:	d208      	bcs.n	80216fa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80216e8:	4b3c      	ldr	r3, [pc, #240]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 80216ea:	699b      	ldr	r3, [r3, #24]
 80216ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80216f0:	687b      	ldr	r3, [r7, #4]
 80216f2:	691b      	ldr	r3, [r3, #16]
 80216f4:	4939      	ldr	r1, [pc, #228]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 80216f6:	4313      	orrs	r3, r2
 80216f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80216fa:	687b      	ldr	r3, [r7, #4]
 80216fc:	681b      	ldr	r3, [r3, #0]
 80216fe:	f003 0308 	and.w	r3, r3, #8
 8021702:	2b00      	cmp	r3, #0
 8021704:	d010      	beq.n	8021728 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8021706:	687b      	ldr	r3, [r7, #4]
 8021708:	695a      	ldr	r2, [r3, #20]
 802170a:	4b34      	ldr	r3, [pc, #208]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 802170c:	69db      	ldr	r3, [r3, #28]
 802170e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8021712:	429a      	cmp	r2, r3
 8021714:	d208      	bcs.n	8021728 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8021716:	4b31      	ldr	r3, [pc, #196]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021718:	69db      	ldr	r3, [r3, #28]
 802171a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 802171e:	687b      	ldr	r3, [r7, #4]
 8021720:	695b      	ldr	r3, [r3, #20]
 8021722:	492e      	ldr	r1, [pc, #184]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021724:	4313      	orrs	r3, r2
 8021726:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8021728:	687b      	ldr	r3, [r7, #4]
 802172a:	681b      	ldr	r3, [r3, #0]
 802172c:	f003 0310 	and.w	r3, r3, #16
 8021730:	2b00      	cmp	r3, #0
 8021732:	d010      	beq.n	8021756 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8021734:	687b      	ldr	r3, [r7, #4]
 8021736:	699a      	ldr	r2, [r3, #24]
 8021738:	4b28      	ldr	r3, [pc, #160]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 802173a:	69db      	ldr	r3, [r3, #28]
 802173c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8021740:	429a      	cmp	r2, r3
 8021742:	d208      	bcs.n	8021756 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8021744:	4b25      	ldr	r3, [pc, #148]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021746:	69db      	ldr	r3, [r3, #28]
 8021748:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 802174c:	687b      	ldr	r3, [r7, #4]
 802174e:	699b      	ldr	r3, [r3, #24]
 8021750:	4922      	ldr	r1, [pc, #136]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021752:	4313      	orrs	r3, r2
 8021754:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8021756:	687b      	ldr	r3, [r7, #4]
 8021758:	681b      	ldr	r3, [r3, #0]
 802175a:	f003 0320 	and.w	r3, r3, #32
 802175e:	2b00      	cmp	r3, #0
 8021760:	d010      	beq.n	8021784 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8021762:	687b      	ldr	r3, [r7, #4]
 8021764:	69da      	ldr	r2, [r3, #28]
 8021766:	4b1d      	ldr	r3, [pc, #116]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021768:	6a1b      	ldr	r3, [r3, #32]
 802176a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802176e:	429a      	cmp	r2, r3
 8021770:	d208      	bcs.n	8021784 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8021772:	4b1a      	ldr	r3, [pc, #104]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021774:	6a1b      	ldr	r3, [r3, #32]
 8021776:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 802177a:	687b      	ldr	r3, [r7, #4]
 802177c:	69db      	ldr	r3, [r3, #28]
 802177e:	4917      	ldr	r1, [pc, #92]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 8021780:	4313      	orrs	r3, r2
 8021782:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8021784:	f000 f834 	bl	80217f0 <HAL_RCC_GetSysClockFreq>
 8021788:	4602      	mov	r2, r0
 802178a:	4b14      	ldr	r3, [pc, #80]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 802178c:	699b      	ldr	r3, [r3, #24]
 802178e:	0a1b      	lsrs	r3, r3, #8
 8021790:	f003 030f 	and.w	r3, r3, #15
 8021794:	4912      	ldr	r1, [pc, #72]	@ (80217e0 <HAL_RCC_ClockConfig+0x35c>)
 8021796:	5ccb      	ldrb	r3, [r1, r3]
 8021798:	f003 031f 	and.w	r3, r3, #31
 802179c:	fa22 f303 	lsr.w	r3, r2, r3
 80217a0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80217a2:	4b0e      	ldr	r3, [pc, #56]	@ (80217dc <HAL_RCC_ClockConfig+0x358>)
 80217a4:	699b      	ldr	r3, [r3, #24]
 80217a6:	f003 030f 	and.w	r3, r3, #15
 80217aa:	4a0d      	ldr	r2, [pc, #52]	@ (80217e0 <HAL_RCC_ClockConfig+0x35c>)
 80217ac:	5cd3      	ldrb	r3, [r2, r3]
 80217ae:	f003 031f 	and.w	r3, r3, #31
 80217b2:	693a      	ldr	r2, [r7, #16]
 80217b4:	fa22 f303 	lsr.w	r3, r2, r3
 80217b8:	4a0a      	ldr	r2, [pc, #40]	@ (80217e4 <HAL_RCC_ClockConfig+0x360>)
 80217ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80217bc:	4a0a      	ldr	r2, [pc, #40]	@ (80217e8 <HAL_RCC_ClockConfig+0x364>)
 80217be:	693b      	ldr	r3, [r7, #16]
 80217c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80217c2:	4b0a      	ldr	r3, [pc, #40]	@ (80217ec <HAL_RCC_ClockConfig+0x368>)
 80217c4:	681b      	ldr	r3, [r3, #0]
 80217c6:	4618      	mov	r0, r3
 80217c8:	f7ff f80a 	bl	80207e0 <HAL_InitTick>
 80217cc:	4603      	mov	r3, r0
 80217ce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80217d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80217d2:	4618      	mov	r0, r3
 80217d4:	3718      	adds	r7, #24
 80217d6:	46bd      	mov	sp, r7
 80217d8:	bd80      	pop	{r7, pc}
 80217da:	bf00      	nop
 80217dc:	58024400 	.word	0x58024400
 80217e0:	08021b54 	.word	0x08021b54
 80217e4:	24000004 	.word	0x24000004
 80217e8:	24000000 	.word	0x24000000
 80217ec:	24000008 	.word	0x24000008

080217f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80217f0:	b480      	push	{r7}
 80217f2:	b089      	sub	sp, #36	@ 0x24
 80217f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80217f6:	4bb3      	ldr	r3, [pc, #716]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80217f8:	691b      	ldr	r3, [r3, #16]
 80217fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80217fe:	2b18      	cmp	r3, #24
 8021800:	f200 8155 	bhi.w	8021aae <HAL_RCC_GetSysClockFreq+0x2be>
 8021804:	a201      	add	r2, pc, #4	@ (adr r2, 802180c <HAL_RCC_GetSysClockFreq+0x1c>)
 8021806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802180a:	bf00      	nop
 802180c:	08021871 	.word	0x08021871
 8021810:	08021aaf 	.word	0x08021aaf
 8021814:	08021aaf 	.word	0x08021aaf
 8021818:	08021aaf 	.word	0x08021aaf
 802181c:	08021aaf 	.word	0x08021aaf
 8021820:	08021aaf 	.word	0x08021aaf
 8021824:	08021aaf 	.word	0x08021aaf
 8021828:	08021aaf 	.word	0x08021aaf
 802182c:	08021897 	.word	0x08021897
 8021830:	08021aaf 	.word	0x08021aaf
 8021834:	08021aaf 	.word	0x08021aaf
 8021838:	08021aaf 	.word	0x08021aaf
 802183c:	08021aaf 	.word	0x08021aaf
 8021840:	08021aaf 	.word	0x08021aaf
 8021844:	08021aaf 	.word	0x08021aaf
 8021848:	08021aaf 	.word	0x08021aaf
 802184c:	0802189d 	.word	0x0802189d
 8021850:	08021aaf 	.word	0x08021aaf
 8021854:	08021aaf 	.word	0x08021aaf
 8021858:	08021aaf 	.word	0x08021aaf
 802185c:	08021aaf 	.word	0x08021aaf
 8021860:	08021aaf 	.word	0x08021aaf
 8021864:	08021aaf 	.word	0x08021aaf
 8021868:	08021aaf 	.word	0x08021aaf
 802186c:	080218a3 	.word	0x080218a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8021870:	4b94      	ldr	r3, [pc, #592]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021872:	681b      	ldr	r3, [r3, #0]
 8021874:	f003 0320 	and.w	r3, r3, #32
 8021878:	2b00      	cmp	r3, #0
 802187a:	d009      	beq.n	8021890 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 802187c:	4b91      	ldr	r3, [pc, #580]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 802187e:	681b      	ldr	r3, [r3, #0]
 8021880:	08db      	lsrs	r3, r3, #3
 8021882:	f003 0303 	and.w	r3, r3, #3
 8021886:	4a90      	ldr	r2, [pc, #576]	@ (8021ac8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8021888:	fa22 f303 	lsr.w	r3, r2, r3
 802188c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 802188e:	e111      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8021890:	4b8d      	ldr	r3, [pc, #564]	@ (8021ac8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8021892:	61bb      	str	r3, [r7, #24]
      break;
 8021894:	e10e      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8021896:	4b8d      	ldr	r3, [pc, #564]	@ (8021acc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8021898:	61bb      	str	r3, [r7, #24]
      break;
 802189a:	e10b      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 802189c:	4b8c      	ldr	r3, [pc, #560]	@ (8021ad0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 802189e:	61bb      	str	r3, [r7, #24]
      break;
 80218a0:	e108      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80218a2:	4b88      	ldr	r3, [pc, #544]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80218a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80218a6:	f003 0303 	and.w	r3, r3, #3
 80218aa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80218ac:	4b85      	ldr	r3, [pc, #532]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80218ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80218b0:	091b      	lsrs	r3, r3, #4
 80218b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80218b6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80218b8:	4b82      	ldr	r3, [pc, #520]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80218ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80218bc:	f003 0301 	and.w	r3, r3, #1
 80218c0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80218c2:	4b80      	ldr	r3, [pc, #512]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80218c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80218c6:	08db      	lsrs	r3, r3, #3
 80218c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80218cc:	68fa      	ldr	r2, [r7, #12]
 80218ce:	fb02 f303 	mul.w	r3, r2, r3
 80218d2:	ee07 3a90 	vmov	s15, r3
 80218d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80218da:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80218de:	693b      	ldr	r3, [r7, #16]
 80218e0:	2b00      	cmp	r3, #0
 80218e2:	f000 80e1 	beq.w	8021aa8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80218e6:	697b      	ldr	r3, [r7, #20]
 80218e8:	2b02      	cmp	r3, #2
 80218ea:	f000 8083 	beq.w	80219f4 <HAL_RCC_GetSysClockFreq+0x204>
 80218ee:	697b      	ldr	r3, [r7, #20]
 80218f0:	2b02      	cmp	r3, #2
 80218f2:	f200 80a1 	bhi.w	8021a38 <HAL_RCC_GetSysClockFreq+0x248>
 80218f6:	697b      	ldr	r3, [r7, #20]
 80218f8:	2b00      	cmp	r3, #0
 80218fa:	d003      	beq.n	8021904 <HAL_RCC_GetSysClockFreq+0x114>
 80218fc:	697b      	ldr	r3, [r7, #20]
 80218fe:	2b01      	cmp	r3, #1
 8021900:	d056      	beq.n	80219b0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8021902:	e099      	b.n	8021a38 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8021904:	4b6f      	ldr	r3, [pc, #444]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021906:	681b      	ldr	r3, [r3, #0]
 8021908:	f003 0320 	and.w	r3, r3, #32
 802190c:	2b00      	cmp	r3, #0
 802190e:	d02d      	beq.n	802196c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8021910:	4b6c      	ldr	r3, [pc, #432]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021912:	681b      	ldr	r3, [r3, #0]
 8021914:	08db      	lsrs	r3, r3, #3
 8021916:	f003 0303 	and.w	r3, r3, #3
 802191a:	4a6b      	ldr	r2, [pc, #428]	@ (8021ac8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 802191c:	fa22 f303 	lsr.w	r3, r2, r3
 8021920:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8021922:	687b      	ldr	r3, [r7, #4]
 8021924:	ee07 3a90 	vmov	s15, r3
 8021928:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802192c:	693b      	ldr	r3, [r7, #16]
 802192e:	ee07 3a90 	vmov	s15, r3
 8021932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802193a:	4b62      	ldr	r3, [pc, #392]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 802193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802193e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021942:	ee07 3a90 	vmov	s15, r3
 8021946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802194a:	ed97 6a02 	vldr	s12, [r7, #8]
 802194e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8021ad4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8021952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8021956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 802195a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 802195e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8021962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021966:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 802196a:	e087      	b.n	8021a7c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 802196c:	693b      	ldr	r3, [r7, #16]
 802196e:	ee07 3a90 	vmov	s15, r3
 8021972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021976:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8021ad8 <HAL_RCC_GetSysClockFreq+0x2e8>
 802197a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802197e:	4b51      	ldr	r3, [pc, #324]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021986:	ee07 3a90 	vmov	s15, r3
 802198a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802198e:	ed97 6a02 	vldr	s12, [r7, #8]
 8021992:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8021ad4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8021996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 802199a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 802199e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80219a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80219a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80219aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80219ae:	e065      	b.n	8021a7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80219b0:	693b      	ldr	r3, [r7, #16]
 80219b2:	ee07 3a90 	vmov	s15, r3
 80219b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80219ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8021adc <HAL_RCC_GetSysClockFreq+0x2ec>
 80219be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80219c2:	4b40      	ldr	r3, [pc, #256]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80219c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80219c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80219ca:	ee07 3a90 	vmov	s15, r3
 80219ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80219d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80219d6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8021ad4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80219da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80219de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80219e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80219e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80219ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80219ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80219f2:	e043      	b.n	8021a7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80219f4:	693b      	ldr	r3, [r7, #16]
 80219f6:	ee07 3a90 	vmov	s15, r3
 80219fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80219fe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8021ae0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8021a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021a06:	4b2f      	ldr	r3, [pc, #188]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021a0e:	ee07 3a90 	vmov	s15, r3
 8021a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8021a16:	ed97 6a02 	vldr	s12, [r7, #8]
 8021a1a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8021ad4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8021a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8021a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8021a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8021a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021a32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8021a36:	e021      	b.n	8021a7c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8021a38:	693b      	ldr	r3, [r7, #16]
 8021a3a:	ee07 3a90 	vmov	s15, r3
 8021a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021a42:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8021adc <HAL_RCC_GetSysClockFreq+0x2ec>
 8021a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021a52:	ee07 3a90 	vmov	s15, r3
 8021a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8021a5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8021a5e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8021ad4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8021a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8021a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8021a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8021a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021a76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8021a7a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8021a7c:	4b11      	ldr	r3, [pc, #68]	@ (8021ac4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8021a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021a80:	0a5b      	lsrs	r3, r3, #9
 8021a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8021a86:	3301      	adds	r3, #1
 8021a88:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8021a8a:	683b      	ldr	r3, [r7, #0]
 8021a8c:	ee07 3a90 	vmov	s15, r3
 8021a90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8021a94:	edd7 6a07 	vldr	s13, [r7, #28]
 8021a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8021a9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8021aa0:	ee17 3a90 	vmov	r3, s15
 8021aa4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8021aa6:	e005      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8021aa8:	2300      	movs	r3, #0
 8021aaa:	61bb      	str	r3, [r7, #24]
      break;
 8021aac:	e002      	b.n	8021ab4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8021aae:	4b07      	ldr	r3, [pc, #28]	@ (8021acc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8021ab0:	61bb      	str	r3, [r7, #24]
      break;
 8021ab2:	bf00      	nop
  }

  return sysclockfreq;
 8021ab4:	69bb      	ldr	r3, [r7, #24]
}
 8021ab6:	4618      	mov	r0, r3
 8021ab8:	3724      	adds	r7, #36	@ 0x24
 8021aba:	46bd      	mov	sp, r7
 8021abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ac0:	4770      	bx	lr
 8021ac2:	bf00      	nop
 8021ac4:	58024400 	.word	0x58024400
 8021ac8:	03d09000 	.word	0x03d09000
 8021acc:	003d0900 	.word	0x003d0900
 8021ad0:	007a1200 	.word	0x007a1200
 8021ad4:	46000000 	.word	0x46000000
 8021ad8:	4c742400 	.word	0x4c742400
 8021adc:	4a742400 	.word	0x4a742400
 8021ae0:	4af42400 	.word	0x4af42400

08021ae4 <memset>:
 8021ae4:	4402      	add	r2, r0
 8021ae6:	4603      	mov	r3, r0
 8021ae8:	4293      	cmp	r3, r2
 8021aea:	d100      	bne.n	8021aee <memset+0xa>
 8021aec:	4770      	bx	lr
 8021aee:	f803 1b01 	strb.w	r1, [r3], #1
 8021af2:	e7f9      	b.n	8021ae8 <memset+0x4>

08021af4 <__libc_init_array>:
 8021af4:	b570      	push	{r4, r5, r6, lr}
 8021af6:	4d0d      	ldr	r5, [pc, #52]	@ (8021b2c <__libc_init_array+0x38>)
 8021af8:	4c0d      	ldr	r4, [pc, #52]	@ (8021b30 <__libc_init_array+0x3c>)
 8021afa:	1b64      	subs	r4, r4, r5
 8021afc:	10a4      	asrs	r4, r4, #2
 8021afe:	2600      	movs	r6, #0
 8021b00:	42a6      	cmp	r6, r4
 8021b02:	d109      	bne.n	8021b18 <__libc_init_array+0x24>
 8021b04:	4d0b      	ldr	r5, [pc, #44]	@ (8021b34 <__libc_init_array+0x40>)
 8021b06:	4c0c      	ldr	r4, [pc, #48]	@ (8021b38 <__libc_init_array+0x44>)
 8021b08:	f000 f818 	bl	8021b3c <_init>
 8021b0c:	1b64      	subs	r4, r4, r5
 8021b0e:	10a4      	asrs	r4, r4, #2
 8021b10:	2600      	movs	r6, #0
 8021b12:	42a6      	cmp	r6, r4
 8021b14:	d105      	bne.n	8021b22 <__libc_init_array+0x2e>
 8021b16:	bd70      	pop	{r4, r5, r6, pc}
 8021b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8021b1c:	4798      	blx	r3
 8021b1e:	3601      	adds	r6, #1
 8021b20:	e7ee      	b.n	8021b00 <__libc_init_array+0xc>
 8021b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8021b26:	4798      	blx	r3
 8021b28:	3601      	adds	r6, #1
 8021b2a:	e7f2      	b.n	8021b12 <__libc_init_array+0x1e>
 8021b2c:	08021b64 	.word	0x08021b64
 8021b30:	08021b64 	.word	0x08021b64
 8021b34:	08021b64 	.word	0x08021b64
 8021b38:	08021b68 	.word	0x08021b68

08021b3c <_init>:
 8021b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021b3e:	bf00      	nop
 8021b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021b42:	bc08      	pop	{r3}
 8021b44:	469e      	mov	lr, r3
 8021b46:	4770      	bx	lr

08021b48 <_fini>:
 8021b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021b4a:	bf00      	nop
 8021b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021b4e:	bc08      	pop	{r3}
 8021b50:	469e      	mov	lr, r3
 8021b52:	4770      	bx	lr
