// Seed: 2037686431
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  parameter id_4 = 1;
endmodule
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wire  module_1
);
  wire id_6;
  assign id_1 = id_6 & id_6;
  assign id_4 = -1'b0;
  wire id_7;
  assign id_4 = id_7 ? -1 + -1'b0 : id_2;
  assign id_7 = 1;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  wire id_9;
endmodule
