$date
	Tue Jan 29 15:01:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_four_bit_adder $end
$var wire 5 ! sum2 [4:0] $end
$var wire 1 " cout $end
$var reg 5 # a [4:0] $end
$var reg 5 $ b [4:0] $end
$var reg 1 % s $end
$scope module DUT $end
$var wire 5 & a [4:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % s $end
$var wire 5 ( sum2 [4:0] $end
$var wire 5 ) sum [4:0] $end
$var wire 1 * cout1 $end
$var wire 1 " cout $end
$var wire 5 + ca [4:0] $end
$var wire 5 , c [4:0] $end
$scope module b1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / carry $end
$var wire 1 0 sum $end
$upscope $end
$scope module b2 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 carryin $end
$var wire 1 4 carryout $end
$var wire 1 5 sum $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$var wire 1 8 w3 $end
$upscope $end
$scope module b3 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; carryin $end
$var wire 1 < carryout $end
$var wire 1 = sum $end
$var wire 1 > w1 $end
$var wire 1 ? w2 $end
$var wire 1 @ w3 $end
$upscope $end
$scope module b4 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C carryin $end
$var wire 1 D carryout $end
$var wire 1 E sum $end
$var wire 1 F w1 $end
$var wire 1 G w2 $end
$var wire 1 H w3 $end
$upscope $end
$scope module b5 $end
$var wire 1 I a $end
$var wire 1 J b $end
$var wire 1 K carryin $end
$var wire 1 * carryout $end
$var wire 1 L sum $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$upscope $end
$scope module fb1 $end
$var wire 5 P a [4:0] $end
$var wire 5 Q b [4:0] $end
$var wire 5 R s [4:0] $end
$var wire 1 " cout $end
$var wire 5 S c [4:0] $end
$scope module b1 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 V carry $end
$var wire 1 W sum $end
$upscope $end
$scope module b2 $end
$var wire 1 X a $end
$var wire 1 Y b $end
$var wire 1 Z carryin $end
$var wire 1 [ carryout $end
$var wire 1 \ sum $end
$var wire 1 ] w1 $end
$var wire 1 ^ w2 $end
$var wire 1 _ w3 $end
$upscope $end
$scope module b3 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 b carryin $end
$var wire 1 c carryout $end
$var wire 1 d sum $end
$var wire 1 e w1 $end
$var wire 1 f w2 $end
$var wire 1 g w3 $end
$upscope $end
$scope module b4 $end
$var wire 1 h a $end
$var wire 1 i b $end
$var wire 1 j carryin $end
$var wire 1 k carryout $end
$var wire 1 l sum $end
$var wire 1 m w1 $end
$var wire 1 n w2 $end
$var wire 1 o w3 $end
$upscope $end
$scope module b5 $end
$var wire 1 p a $end
$var wire 1 q b $end
$var wire 1 r carryin $end
$var wire 1 " carryout $end
$var wire 1 s sum $end
$var wire 1 t w1 $end
$var wire 1 u w2 $end
$var wire 1 v w3 $end
$upscope $end
$upscope $end
$scope module s0 $end
$var wire 1 w a $end
$var wire 1 x out $end
$var wire 1 % s $end
$upscope $end
$scope module s1 $end
$var wire 1 y a $end
$var wire 1 z out $end
$var wire 1 % s $end
$upscope $end
$scope module s2 $end
$var wire 1 { a $end
$var wire 1 | out $end
$var wire 1 % s $end
$upscope $end
$scope module s3 $end
$var wire 1 } a $end
$var wire 1 ~ out $end
$var wire 1 % s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
bxz S
bx R
bx Q
bx P
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
bxz +
x*
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10
0s
0r
0k
0"
0d
0l
0o
0v
0b
0j
0m
0t
0[
0c
0h
0p
1\
0_
0g
0E
0L
1Z
0]
0e
0C
0*
0K
b10 !
b10 (
b10 R
0W
b1z S
1V
0X
0`
0<
0O
0D
1T
05
0=
0@
0M
0H
0;
b1 )
b1 P
10
06
0>
0J
0F
04
1.
02
0:
0B
08
1x
0z
0|
b1 ,
0~
03
07
0?
0G
0N
0u
b0z +
0/
01
09
0A
0I
1w
0y
0{
0}
0q
0^
0f
0n
0-
b1 '
1U
0Y
0a
0i
1%
b1 $
b1 &
b1 Q
b1 #
#20
0d
0b
0[
0Z
1\
0_
b11 !
b11 (
b11 R
1W
b0z S
0V
1]
0U
1Y
b10 &
b10 Q
b10 #
#30
1d
1b
1[
0\
1_
1Z
b100 !
b100 (
b100 R
0W
b11z S
1V
1U
b11 &
b11 Q
b11 #
#40
1"
1v
1r
1k
1o
0*
1j
0O
1c
0K
1g
0D
0H
0C
0s
0<
1t
0l
0@
1X
1e
1p
1m
0;
15
1`
1L
1h
0d
1Z
04
1=
1M
1E
1b
0W
1V
08
16
1>
1J
1F
b1111z S
1[
1T
03
0.
12
1:
1B
b0 !
b0 (
b0 R
0\
1_
b11111 )
b11111 P
10
b0z +
0/
0x
1z
1|
b11110 ,
1~
1]
1-
0Y
0%
b1 &
b1 Q
b1 #
#50
0Z
0\
0_
b1 !
b1 (
b1 R
1W
b1110z S
0V
0]
1^
0U
1Y
b10 &
b10 Q
b10 #
#60
0"
1s
0v
0r
0k
1l
0o
0b
0j
0[
0c
1]
0^
1;
1d
0g
0X
14
1e
05
18
1`
0T
13
1=
b11100 )
b11100 P
00
b11z +
1/
0>
1.
0:
1x
b11011 ,
0|
1\
0Z
0w
1{
b11111 !
b11111 (
b11111 R
1W
b0z S
0V
b100 '
1U
b100 $
b11 &
b11 Q
b11 #
#70
