INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sim_1/new/feed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sources_1/new/licz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module licz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab4/zad72/zad72.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
