Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Feb 15 15:54:37 2017
| Host         : panhu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file cw305_top_control_sets_placed.rpt
| Design       : cw305_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+------------------+------------------+----------------+
|  usb_wrn_IBUF_BUFG  |                                  |                  |                1 |              1 |
|  usb_wrn_IBUF_BUFG  | my_usb/memory_input[128]_i_1_n_0 |                  |                1 |              1 |
|  usb_wrn_IBUF_BUFG  | my_usb/memory_input[260]_i_1_n_0 |                  |                1 |              5 |
| ~usb_rdn_IBUF_BUFG  |                                  |                  |                5 |              8 |
|  my_usb/usb_clk_buf |                                  |                  |                8 |             28 |
|  reg_inst/crypt_clk |                                  |                  |                7 |             30 |
+---------------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


