###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID shell)
#  Generated on:      Mon Feb 17 22:36:12 2025
#  Design:            mult_ver
#  Command:           create_ccopt_clock_tree_spec -file mult_ver.ctstch
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# Clocks present at pin clk
#   clk (period 10.000ns) in timing_config syn_constraints([../../synthesis/netlist/mult_ver.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner CORNER_ss_125 -early -clock_tree clk 0.100

set_ccopt_property target_max_trans_sdc -delay_corner CORNER_ss_125 -late -clock_tree clk 0.100
set_ccopt_property source_output_max_trans -delay_corner CORNER_ss_125 -early -clock_tree clk 0.100
set_ccopt_property source_output_max_trans -delay_corner CORNER_ff_-55 -early -clock_tree clk 0.100
set_ccopt_property source_output_max_trans -delay_corner CORNER_ss_125 -late -clock_tree clk 0.100
set_ccopt_property source_output_max_trans -delay_corner CORNER_ff_-55 -late -clock_tree clk 0.100
# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 10

# Skew group to balance non generated clock:clk in timing_config:syn_constraints (sdc ../../synthesis/netlist/mult_ver.sdc)
create_ccopt_skew_group -name clk/syn_constraints -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/syn_constraints true
set_ccopt_property target_insertion_delay -skew_group clk/syn_constraints 0.500
set_ccopt_property extracted_from_clock_name -skew_group clk/syn_constraints clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/syn_constraints syn_constraints
set_ccopt_property extracted_from_delay_corners -skew_group clk/syn_constraints {CORNER_ss_125 CORNER_ff_-55}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

