============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:47:17 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (567 ps) Setup Check with Pin slv_reg_reg[9][0]/C->D
          Group: I2C
     Startpoint: (F) Bus2IP_WrCE[13]
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[9][0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     143                  
     Required Time:=    1857                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-    1090                  
             Slack:=     567                  

#-----------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------
  Bus2IP_WrCE[13]     -       -     F     (arrival)      1  9.3   160     0     200 
  g55356/Q            -       C->Q  F     OR3X1          2 15.3   122   290     490 
  g55292/Q            -       C->Q  R     NO5I1X1        1  9.4   111   334     823 
  g55293/Q            -       B->Q  R     AO21X1         1  9.9   119   182    1005 
  g52357/Q            -       A->Q  F     NA2X1          2 17.5   137    93    1098 
  g52284/Q            -       A->Q  R     NA2X1          1  9.8   138   102    1200 
  g5/Q                -       C->Q  F     ON21X1         1  9.5   110    90    1290 
  slv_reg_reg[9][0]/D -       -     F     DFRRQX1        1    -     -     0    1290 
#-----------------------------------------------------------------------------------

