{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760662544327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760662544328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:55:43 2025 " "Processing started: Fri Oct 17 11:55:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760662544328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662544328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662544328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760662544981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760662544981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_simple_proc.v 2 2 " "Found 2 design units, including 2 entities, in source file top_level_simple_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_simple_proc " "Found entity 1: top_level_simple_proc" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553765 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_tick_decoder " "Found entity 2: seg7_tick_decoder" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 components_tb " "Found entity 1: components_tb" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 5 5 " "Found 5 design units, including 5 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc " "Found entity 1: simple_proc" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553782 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(88) " "Verilog HDL Procedural Assignment error at proc.v(88): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 88 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(89) " "Verilog HDL Procedural Assignment error at proc.v(89): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 89 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(104) " "Verilog HDL Procedural Assignment error at proc.v(104): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 104 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(118) " "Verilog HDL Procedural Assignment error at proc.v(118): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 118 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(120) " "Verilog HDL Procedural Assignment error at proc.v(120): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(122) " "Verilog HDL Procedural Assignment error at proc.v(122): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(127) " "Verilog HDL Procedural Assignment error at proc.v(127): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 127 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(130) " "Verilog HDL Procedural Assignment error at proc.v(130): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 130 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(135) " "Verilog HDL Procedural Assignment error at proc.v(135): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 135 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(137) " "Verilog HDL Procedural Assignment error at proc.v(137): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 137 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(139) " "Verilog HDL Procedural Assignment error at proc.v(139): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 139 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(149) " "Verilog HDL Procedural Assignment error at proc.v(149): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 149 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 17 11:55:53 2025 " "Processing ended: Fri Oct 17 11:55:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760662544327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760662544328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:55:43 2025 " "Processing started: Fri Oct 17 11:55:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760662544328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662544328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662544328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760662544981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760662544981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_simple_proc.v 2 2 " "Found 2 design units, including 2 entities, in source file top_level_simple_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_simple_proc " "Found entity 1: top_level_simple_proc" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553765 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_tick_decoder " "Found entity 2: seg7_tick_decoder" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 components_tb " "Found entity 1: components_tb" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 5 5 " "Found 5 design units, including 5 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc " "Found entity 1: simple_proc" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662553782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553782 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(88) " "Verilog HDL Procedural Assignment error at proc.v(88): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 88 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(89) " "Verilog HDL Procedural Assignment error at proc.v(89): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 89 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(104) " "Verilog HDL Procedural Assignment error at proc.v(104): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 104 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(118) " "Verilog HDL Procedural Assignment error at proc.v(118): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 118 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(120) " "Verilog HDL Procedural Assignment error at proc.v(120): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(122) " "Verilog HDL Procedural Assignment error at proc.v(122): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(127) " "Verilog HDL Procedural Assignment error at proc.v(127): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 127 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(130) " "Verilog HDL Procedural Assignment error at proc.v(130): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 130 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(135) " "Verilog HDL Procedural Assignment error at proc.v(135): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 135 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(137) " "Verilog HDL Procedural Assignment error at proc.v(137): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 137 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "alu_op proc.v(139) " "Verilog HDL Procedural Assignment error at proc.v(139): object \"alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 139 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "mux_sel proc.v(149) " "Verilog HDL Procedural Assignment error at proc.v(149): object \"mux_sel\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 149 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1760662553785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 17 11:55:53 2025 " "Processing ended: Fri Oct 17 11:55:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760662553967 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662553967 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760662554623 ""}
