
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 22 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/pa.fromHdl.tcl
# create_project -name Force_Format_Register -dir "C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/planAhead_run_1" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "FF_REG.ucf" [current_fileset -constrset]
Adding file 'C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/FF_REG.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {FF_REG.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top FF_REG $srcset
# add_files [list {FF_REG.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/FF_REG.v" into library work
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/FF_REG.ucf]
Finished Parsing UCF File [C:/Users/dkhoury/OneDrive/Documents/FPGAPrototypeProjects/Force_Format_Register/FF_REG.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 93f1d79f
open_rtl_design: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 786.758 ; gain = 379.719
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {FF[1]} {FF[0]}]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list CLK_ENABLE]]
set_property iostandard LVCMOS33 [get_ports [list DATA]]
set_property iostandard LVCMOS33 [get_ports [list OUT]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property package_pin "" [get_ports [list  {FF[1]}]]
set_property package_pin "" [get_ports [list  {FF[1]}]]
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  OUT]]
startgroup
set_property package_pin U9 [get_ports DATA]
endgroup
startgroup
set_property package_pin P4 [get_ports CLK_ENABLE]
endgroup
startgroup
set_property package_pin E3 [get_ports CLK]
endgroup
startgroup
set_property package_pin R7 [get_ports {FF[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {FF[0]}]
endgroup
save_constraints
startgroup
set_property package_pin U9 [get_ports DATA]
endgroup
startgroup
set_property package_pin K2 [get_ports OUT]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep 08 15:44:02 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
