

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'
================================================================
* Date:           Tue Jun 25 13:53:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       73|  0.430 us|  0.730 us|   43|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       41|       71|        41|          1|          1|  1 ~ 31|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2178|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     471|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     471|    2273|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |empty_239_fu_182_p2        |         +|   0|  0|   71|          64|          64|
    |empty_240_fu_237_p2        |         +|   0|  0|   12|           5|           5|
    |empty_245_fu_198_p2        |         +|   0|  0|   12|           5|           1|
    |empty_fu_228_p2            |         +|   0|  0|   21|          14|          14|
    |tmp2_fu_172_p2             |         +|   0|  0|   41|          34|          34|
    |tmp3_fu_233_p2             |         +|   0|  0|   12|           5|           5|
    |exitcond6_fu_204_p2        |      icmp|   0|  0|    9|           5|           5|
    |empty_241_fu_254_p2        |      lshr|   0|  0|  950|         256|         256|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |beta_ram_d0                |       shl|   0|  0|  950|         256|         256|
    |empty_243_fu_271_p2        |       shl|   0|  0|   96|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2178|         647|         675|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter40_reg          |   9|          2|    1|          2|
    |ap_sig_allocacmp_residual_loop_index_load  |   9|          2|    5|         10|
    |beta_ram_we0                               |   9|          2|   32|         64|
    |ln_paras_blk_n_AR                          |   9|          2|    1|          2|
    |ln_paras_blk_n_R                           |   9|          2|    1|          2|
    |residual_loop_index_fu_92                  |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  63|         14|   46|         92|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |ln_paras_addr_read_reg_355         |  256|   0|  256|          0|
    |p_cast1_reg_340                    |   59|   0|   59|          0|
    |residual_loop_index_fu_92          |    5|   0|    5|          0|
    |residual_loop_index_load_reg_334   |    5|   0|    5|          0|
    |residual_loop_index_load_reg_334   |   64|  32|    5|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  471|  32|  412|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4|  return value|
|m_axi_ln_paras_AWVALID   |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWREADY   |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWADDR    |  out|   64|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWID      |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWLEN     |  out|   32|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWSIZE    |  out|    3|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWBURST   |  out|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWLOCK    |  out|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWCACHE   |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWPROT    |  out|    3|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWQOS     |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWREGION  |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_AWUSER    |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WVALID    |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WREADY    |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WDATA     |  out|  256|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WSTRB     |  out|   32|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WLAST     |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WID       |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_WUSER     |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARVALID   |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARREADY   |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARADDR    |  out|   64|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARID      |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARLEN     |  out|   32|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARSIZE    |  out|    3|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARBURST   |  out|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARLOCK    |  out|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARCACHE   |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARPROT    |  out|    3|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARQOS     |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARREGION  |  out|    4|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_ARUSER    |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RVALID    |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RREADY    |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RDATA     |   in|  256|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RLAST     |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RID       |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RFIFONUM  |   in|   13|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RUSER     |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_RRESP     |   in|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_BVALID    |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_BREADY    |  out|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_BRESP     |   in|    2|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_BID       |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|m_axi_ln_paras_BUSER     |   in|    1|       m_axi|                                                                  ln_paras|       pointer|
|trunc_ln96_3             |   in|   14|     ap_none|                                                              trunc_ln96_3|        scalar|
|sext_ln96                |   in|   33|     ap_none|                                                                 sext_ln96|        scalar|
|add_ln97                 |   in|   64|     ap_none|                                                                  add_ln97|        scalar|
|sub_ln96_cast1           |   in|    5|     ap_none|                                                            sub_ln96_cast1|        scalar|
|trunc_ln                 |   in|    5|     ap_none|                                                                  trunc_ln|        scalar|
|beta_ram_address0        |  out|    9|   ap_memory|                                                                  beta_ram|         array|
|beta_ram_ce0             |  out|    1|   ap_memory|                                                                  beta_ram|         array|
|beta_ram_we0             |  out|   32|   ap_memory|                                                                  beta_ram|         array|
|beta_ram_d0              |  out|  256|   ap_memory|                                                                  beta_ram|         array|
|trunc_ln96_1             |   in|    5|     ap_none|                                                              trunc_ln96_1|        scalar|
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

