
spdtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000428c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  0800446c  0800446c  0000546c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045a8  080045a8  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080045a8  080045a8  000055a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045b0  080045b0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045b0  080045b0  000055b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045b4  080045b4  000055b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080045b8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000068  08004620  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08004620  000062d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e756  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f35  00000000  00000000  000147ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00016728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000967  00000000  00000000  00017378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e490  00000000  00000000  00017cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e558  00000000  00000000  0003616f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bd62e  00000000  00000000  000446c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101cf5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a78  00000000  00000000  00101d38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001057b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004454 	.word	0x08004454

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004454 	.word	0x08004454

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	b29a      	uxth	r2, r3
 80005c0:	f04f 33ff 	mov.w	r3, #4294967295
 80005c4:	68b9      	ldr	r1, [r7, #8]
 80005c6:	4804      	ldr	r0, [pc, #16]	@ (80005d8 <_write+0x28>)
 80005c8:	f002 f93a 	bl	8002840 <HAL_UART_Transmit>
    return len;
 80005cc:	687b      	ldr	r3, [r7, #4]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200000e8 	.word	0x200000e8

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08e      	sub	sp, #56	@ 0x38
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 fb62 	bl	8000caa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f875 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 f951 	bl	8000890 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ee:	f000 f903 	bl	80007f8 <MX_USART2_UART_Init>
  MX_FDCAN1_Init();
 80005f2:	f000 f8bb 	bl	800076c <MX_FDCAN1_Init>





  printf("System initialized successfully.\r\n");
 80005f6:	482f      	ldr	r0, [pc, #188]	@ (80006b4 <main+0xd8>)
 80005f8:	f003 f8c8 	bl	800378c <puts>
  // CAN 송신 메시지 설정
  FDCAN_TxHeaderTypeDef TxHeader;
  uint8_t TxData[8];
  uint32_t TxMailbox;

  TxHeader.Identifier = 0x200;
 80005fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000600:	60fb      	str	r3, [r7, #12]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800060a:	2308      	movs	r3, #8
 800060c:	61bb      	str	r3, [r7, #24]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000612:	2300      	movs	r3, #0
 8000614:	623b      	str	r3, [r7, #32]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000616:	2300      	movs	r3, #0
 8000618:	627b      	str	r3, [r7, #36]	@ 0x24
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800061a:	2300      	movs	r3, #0
 800061c:	62bb      	str	r3, [r7, #40]	@ 0x28
  TxHeader.MessageMarker = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000622:	4825      	ldr	r0, [pc, #148]	@ (80006b8 <main+0xdc>)
 8000624:	f000 fe12 	bl	800124c <HAL_FDCAN_Start>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d005      	beq.n	800063a <main+0x5e>
      printf("Error: FDCAN initialization failed.\r\n");
 800062e:	4823      	ldr	r0, [pc, #140]	@ (80006bc <main+0xe0>)
 8000630:	f003 f8ac 	bl	800378c <puts>
      Error_Handler();
 8000634:	f000 f96c 	bl	8000910 <Error_Handler>
 8000638:	e002      	b.n	8000640 <main+0x64>
  } else {
      printf("FDCAN started successfully.\r\n");
 800063a:	4821      	ldr	r0, [pc, #132]	@ (80006c0 <main+0xe4>)
 800063c:	f003 f8a6 	bl	800378c <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      // 임의의 데이터 생성 및 전송
      for (int i = 0; i < 8; i++) {
 8000640:	2300      	movs	r3, #0
 8000642:	637b      	str	r3, [r7, #52]	@ 0x34
 8000644:	e009      	b.n	800065a <main+0x7e>
          TxData[i] = i;
 8000646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000648:	b2d9      	uxtb	r1, r3
 800064a:	1d3a      	adds	r2, r7, #4
 800064c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800064e:	4413      	add	r3, r2
 8000650:	460a      	mov	r2, r1
 8000652:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < 8; i++) {
 8000654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000656:	3301      	adds	r3, #1
 8000658:	637b      	str	r3, [r7, #52]	@ 0x34
 800065a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800065c:	2b07      	cmp	r3, #7
 800065e:	ddf2      	ble.n	8000646 <main+0x6a>
      }

      if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK) {
 8000660:	1d3a      	adds	r2, r7, #4
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4619      	mov	r1, r3
 8000668:	4813      	ldr	r0, [pc, #76]	@ (80006b8 <main+0xdc>)
 800066a:	f000 fe17 	bl	800129c <HAL_FDCAN_AddMessageToTxFifoQ>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d117      	bne.n	80006a4 <main+0xc8>
          printf("CAN message transmitted: ");
 8000674:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <main+0xe8>)
 8000676:	f003 f821 	bl	80036bc <iprintf>
          for (int i = 0; i < 8; i++) {
 800067a:	2300      	movs	r3, #0
 800067c:	633b      	str	r3, [r7, #48]	@ 0x30
 800067e:	e00a      	b.n	8000696 <main+0xba>
              printf("%02X ", TxData[i]);
 8000680:	1d3a      	adds	r2, r7, #4
 8000682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000684:	4413      	add	r3, r2
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4619      	mov	r1, r3
 800068a:	480f      	ldr	r0, [pc, #60]	@ (80006c8 <main+0xec>)
 800068c:	f003 f816 	bl	80036bc <iprintf>
          for (int i = 0; i < 8; i++) {
 8000690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000692:	3301      	adds	r3, #1
 8000694:	633b      	str	r3, [r7, #48]	@ 0x30
 8000696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000698:	2b07      	cmp	r3, #7
 800069a:	ddf1      	ble.n	8000680 <main+0xa4>
          }
          printf("\r\n");
 800069c:	480b      	ldr	r0, [pc, #44]	@ (80006cc <main+0xf0>)
 800069e:	f003 f875 	bl	800378c <puts>
 80006a2:	e002      	b.n	80006aa <main+0xce>
      } else {
          printf("Error: CAN transmission failed.\r\n");
 80006a4:	480a      	ldr	r0, [pc, #40]	@ (80006d0 <main+0xf4>)
 80006a6:	f003 f871 	bl	800378c <puts>
      }

      HAL_Delay(200);  // 200ms 대기
 80006aa:	20c8      	movs	r0, #200	@ 0xc8
 80006ac:	f000 fb6e 	bl	8000d8c <HAL_Delay>
      for (int i = 0; i < 8; i++) {
 80006b0:	e7c6      	b.n	8000640 <main+0x64>
 80006b2:	bf00      	nop
 80006b4:	0800446c 	.word	0x0800446c
 80006b8:	20000084 	.word	0x20000084
 80006bc:	08004490 	.word	0x08004490
 80006c0:	080044b8 	.word	0x080044b8
 80006c4:	080044d8 	.word	0x080044d8
 80006c8:	080044f4 	.word	0x080044f4
 80006cc:	080044fc 	.word	0x080044fc
 80006d0:	08004500 	.word	0x08004500

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	@ 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 0318 	add.w	r3, r7, #24
 80006de:	2238      	movs	r2, #56	@ 0x38
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f003 f932 	bl	800394c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f001 f880 	bl	80017fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006fc:	2302      	movs	r3, #2
 80006fe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000704:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000706:	2340      	movs	r3, #64	@ 0x40
 8000708:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070a:	2302      	movs	r3, #2
 800070c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800070e:	2302      	movs	r3, #2
 8000710:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000712:	2304      	movs	r3, #4
 8000714:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000716:	2355      	movs	r3, #85	@ 0x55
 8000718:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800071e:	2302      	movs	r3, #2
 8000720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000722:	2302      	movs	r3, #2
 8000724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000726:	f107 0318 	add.w	r3, r7, #24
 800072a:	4618      	mov	r0, r3
 800072c:	f001 f91a 	bl	8001964 <HAL_RCC_OscConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000736:	f000 f8eb 	bl	8000910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073a:	230f      	movs	r3, #15
 800073c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073e:	2303      	movs	r3, #3
 8000740:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2104      	movs	r1, #4
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fc18 	bl	8001f88 <HAL_RCC_ClockConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800075e:	f000 f8d7 	bl	8000910 <Error_Handler>
  }
}
 8000762:	bf00      	nop
 8000764:	3750      	adds	r7, #80	@ 0x50
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
	...

0800076c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 8000772:	4a20      	ldr	r2, [pc, #128]	@ (80007f4 <MX_FDCAN1_Init+0x88>)
 8000774:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000776:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 8000778:	2200      	movs	r2, #0
 800077a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 800078a:	2200      	movs	r2, #0
 800078c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 8000790:	2200      	movs	r2, #0
 8000792:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000794:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 8000796:	2200      	movs	r2, #0
 8000798:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 68;
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 800079c:	2244      	movs	r2, #68	@ 0x44
 800079e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007a0:	4b13      	ldr	r3, [pc, #76]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007a8:	2202      	movs	r2, #2
 80007aa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80007ac:	4b10      	ldr	r3, [pc, #64]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007ae:	2202      	movs	r2, #2
 80007b0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80007b2:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007b8:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80007be:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007c4:	4b0a      	ldr	r3, [pc, #40]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80007ca:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007d0:	4b07      	ldr	r3, [pc, #28]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007d8:	2200      	movs	r2, #0
 80007da:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	@ (80007f0 <MX_FDCAN1_Init+0x84>)
 80007de:	f000 fbdb 	bl	8000f98 <HAL_FDCAN_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80007e8:	f000 f892 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20000084 	.word	0x20000084
 80007f4:	40006400 	.word	0x40006400

080007f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007fc:	4b22      	ldr	r3, [pc, #136]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 80007fe:	4a23      	ldr	r2, [pc, #140]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000800:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000802:	4b21      	ldr	r3, [pc, #132]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000804:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000808:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800080a:	4b1f      	ldr	r3, [pc, #124]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000810:	4b1d      	ldr	r3, [pc, #116]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000816:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800081c:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 800081e:	220c      	movs	r2, #12
 8000820:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000822:	4b19      	ldr	r3, [pc, #100]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000828:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082e:	4b16      	ldr	r3, [pc, #88]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000834:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000836:	2200      	movs	r2, #0
 8000838:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083a:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 800083c:	2200      	movs	r2, #0
 800083e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000840:	4811      	ldr	r0, [pc, #68]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000842:	f001 ffad 	bl	80027a0 <HAL_UART_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800084c:	f000 f860 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000850:	2100      	movs	r1, #0
 8000852:	480d      	ldr	r0, [pc, #52]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000854:	f002 fda6 	bl	80033a4 <HAL_UARTEx_SetTxFifoThreshold>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800085e:	f000 f857 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000862:	2100      	movs	r1, #0
 8000864:	4808      	ldr	r0, [pc, #32]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000866:	f002 fddb 	bl	8003420 <HAL_UARTEx_SetRxFifoThreshold>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000870:	f000 f84e 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	@ (8000888 <MX_USART2_UART_Init+0x90>)
 8000876:	f002 fd5c 	bl	8003332 <HAL_UARTEx_DisableFifoMode>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000880:	f000 f846 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000e8 	.word	0x200000e8
 800088c:	40004400 	.word	0x40004400

08000890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	f107 030c 	add.w	r3, r7, #12
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	4a17      	ldr	r2, [pc, #92]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b2:	4b15      	ldr	r3, [pc, #84]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	4a11      	ldr	r2, [pc, #68]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <MX_GPIO_Init+0x78>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008dc:	480b      	ldr	r0, [pc, #44]	@ (800090c <MX_GPIO_Init+0x7c>)
 80008de:	f000 ff75 	bl	80017cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4619      	mov	r1, r3
 80008fa:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_GPIO_Init+0x7c>)
 80008fc:	f000 fde4 	bl	80014c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40021000 	.word	0x40021000
 800090c:	48000400 	.word	0x48000400

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <Error_Handler+0x8>

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <HAL_MspInit+0x44>)
 8000924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000926:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <HAL_MspInit+0x44>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6613      	str	r3, [r2, #96]	@ 0x60
 800092e:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <HAL_MspInit+0x44>)
 8000930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <HAL_MspInit+0x44>)
 800093c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093e:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <HAL_MspInit+0x44>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000944:	6593      	str	r3, [r2, #88]	@ 0x58
 8000946:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <HAL_MspInit+0x44>)
 8000948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800094a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000952:	f000 fff7 	bl	8001944 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b09a      	sub	sp, #104	@ 0x68
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	2244      	movs	r2, #68	@ 0x44
 8000982:	2100      	movs	r1, #0
 8000984:	4618      	mov	r0, r3
 8000986:	f002 ffe1 	bl	800394c <memset>
  if(hfdcan->Instance==FDCAN1)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a20      	ldr	r2, [pc, #128]	@ (8000a10 <HAL_FDCAN_MspInit+0xac>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d139      	bne.n	8000a08 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000998:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800099a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800099e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009a0:	f107 0310 	add.w	r3, r7, #16
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 fd0b 	bl	80023c0 <HAL_RCCEx_PeriphCLKConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80009b0:	f7ff ffae 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80009b4:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b8:	4a16      	ldr	r2, [pc, #88]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009be:	6593      	str	r3, [r2, #88]	@ 0x58
 80009c0:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009cc:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d0:	4a10      	ldr	r2, [pc, #64]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009d2:	f043 0301 	orr.w	r3, r3, #1
 80009d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <HAL_FDCAN_MspInit+0xb0>)
 80009da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009dc:	f003 0301 	and.w	r3, r3, #1
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009e4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009e8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80009f6:	2309      	movs	r3, #9
 80009f8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009fe:	4619      	mov	r1, r3
 8000a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a04:	f000 fd60 	bl	80014c8 <HAL_GPIO_Init>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000a08:	bf00      	nop
 8000a0a:	3768      	adds	r7, #104	@ 0x68
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40006400 	.word	0x40006400
 8000a14:	40021000 	.word	0x40021000

08000a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b09a      	sub	sp, #104	@ 0x68
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	2244      	movs	r2, #68	@ 0x44
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f002 ff87 	bl	800394c <memset>
  if(huart->Instance==USART2)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a1f      	ldr	r2, [pc, #124]	@ (8000ac0 <HAL_UART_MspInit+0xa8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d136      	bne.n	8000ab6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 fcb3 	bl	80023c0 <HAL_RCCEx_PeriphCLKConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a60:	f7ff ff56 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a64:	4b17      	ldr	r3, [pc, #92]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a68:	4a16      	ldr	r2, [pc, #88]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a70:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a80:	4a10      	ldr	r2, [pc, #64]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000a94:	230c      	movs	r3, #12
 8000a96:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aa4:	2307      	movs	r3, #7
 8000aa6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000aac:	4619      	mov	r1, r3
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab2:	f000 fd09 	bl	80014c8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ab6:	bf00      	nop
 8000ab8:	3768      	adds	r7, #104	@ 0x68
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40004400 	.word	0x40004400
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <NMI_Handler+0x4>

08000ad0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <HardFault_Handler+0x4>

08000ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <MemManage_Handler+0x4>

08000ae0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <BusFault_Handler+0x4>

08000ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <UsageFault_Handler+0x4>

08000af0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000afe:	b480      	push	{r7}
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1e:	f000 f917 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	e00a      	b.n	8000b4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b38:	f3af 8000 	nop.w
 8000b3c:	4601      	mov	r1, r0
 8000b3e:	68bb      	ldr	r3, [r7, #8]
 8000b40:	1c5a      	adds	r2, r3, #1
 8000b42:	60ba      	str	r2, [r7, #8]
 8000b44:	b2ca      	uxtb	r2, r1
 8000b46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	617b      	str	r3, [r7, #20]
 8000b4e:	697a      	ldr	r2, [r7, #20]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	dbf0      	blt.n	8000b38 <_read+0x12>
  }

  return len;
 8000b56:	687b      	ldr	r3, [r7, #4]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3718      	adds	r7, #24
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b88:	605a      	str	r2, [r3, #4]
  return 0;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <_isatty>:

int _isatty(int file)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ba0:	2301      	movs	r3, #1
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b085      	sub	sp, #20
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	60f8      	str	r0, [r7, #12]
 8000bb6:	60b9      	str	r1, [r7, #8]
 8000bb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd0:	4a14      	ldr	r2, [pc, #80]	@ (8000c24 <_sbrk+0x5c>)
 8000bd2:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <_sbrk+0x60>)
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bdc:	4b13      	ldr	r3, [pc, #76]	@ (8000c2c <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <_sbrk+0x64>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	@ (8000c30 <_sbrk+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bea:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d207      	bcs.n	8000c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf8:	f002 fef6 	bl	80039e8 <__errno>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	220c      	movs	r2, #12
 8000c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	e009      	b.n	8000c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c08:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0e:	4b07      	ldr	r3, [pc, #28]	@ (8000c2c <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a05      	ldr	r2, [pc, #20]	@ (8000c2c <_sbrk+0x64>)
 8000c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20008000 	.word	0x20008000
 8000c28:	00000400 	.word	0x00000400
 8000c2c:	2000017c 	.word	0x2000017c
 8000c30:	200002d0 	.word	0x200002d0

08000c34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <SystemInit+0x20>)
 8000c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c3e:	4a05      	ldr	r2, [pc, #20]	@ (8000c54 <SystemInit+0x20>)
 8000c40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c58:	480d      	ldr	r0, [pc, #52]	@ (8000c90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c5c:	f7ff ffea 	bl	8000c34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480c      	ldr	r0, [pc, #48]	@ (8000c94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c62:	490d      	ldr	r1, [pc, #52]	@ (8000c98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c64:	4a0d      	ldr	r2, [pc, #52]	@ (8000c9c <LoopForever+0xe>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c78:	4c0a      	ldr	r4, [pc, #40]	@ (8000ca4 <LoopForever+0x16>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000c86:	f002 feb5 	bl	80039f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c8a:	f7ff fca7 	bl	80005dc <main>

08000c8e <LoopForever>:

LoopForever:
    b LoopForever
 8000c8e:	e7fe      	b.n	8000c8e <LoopForever>
  ldr   r0, =_estack
 8000c90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c9c:	080045b8 	.word	0x080045b8
  ldr r2, =_sbss
 8000ca0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ca4:	200002d0 	.word	0x200002d0

08000ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC1_2_IRQHandler>

08000caa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 f93d 	bl	8000f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f000 f80e 	bl	8000cdc <HAL_InitTick>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	e001      	b.n	8000cd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ccc:	f7ff fe26 	bl	800091c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cd0:	79fb      	ldrb	r3, [r7, #7]

}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <HAL_InitTick+0x68>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d022      	beq.n	8000d36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000cf0:	4b15      	ldr	r3, [pc, #84]	@ (8000d48 <HAL_InitTick+0x6c>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <HAL_InitTick+0x68>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 f93a 	bl	8000f7e <HAL_SYSTICK_Config>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d10f      	bne.n	8000d30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b0f      	cmp	r3, #15
 8000d14:	d809      	bhi.n	8000d2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d16:	2200      	movs	r2, #0
 8000d18:	6879      	ldr	r1, [r7, #4]
 8000d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d1e:	f000 f914 	bl	8000f4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d22:	4a0a      	ldr	r2, [pc, #40]	@ (8000d4c <HAL_InitTick+0x70>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	e007      	b.n	8000d3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	73fb      	strb	r3, [r7, #15]
 8000d2e:	e004      	b.n	8000d3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	73fb      	strb	r3, [r7, #15]
 8000d34:	e001      	b.n	8000d3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d54:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <HAL_IncTick+0x1c>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <HAL_IncTick+0x20>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	4a03      	ldr	r2, [pc, #12]	@ (8000d6c <HAL_IncTick+0x1c>)
 8000d60:	6013      	str	r3, [r2, #0]
}
 8000d62:	bf00      	nop
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	20000180 	.word	0x20000180
 8000d70:	20000008 	.word	0x20000008

08000d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return uwTick;
 8000d78:	4b03      	ldr	r3, [pc, #12]	@ (8000d88 <HAL_GetTick+0x14>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000180 	.word	0x20000180

08000d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d94:	f7ff ffee 	bl	8000d74 <HAL_GetTick>
 8000d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da4:	d004      	beq.n	8000db0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <HAL_Delay+0x40>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4413      	add	r3, r2
 8000dae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000db0:	bf00      	nop
 8000db2:	f7ff ffdf 	bl	8000d74 <HAL_GetTick>
 8000db6:	4602      	mov	r2, r0
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	68fa      	ldr	r2, [r7, #12]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d8f7      	bhi.n	8000db2 <HAL_Delay+0x26>
  {
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000008 	.word	0x20000008

08000dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dec:	4013      	ands	r3, r2
 8000dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e02:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	60d3      	str	r3, [r2, #12]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e1c:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <__NVIC_GetPriorityGrouping+0x18>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	f003 0307 	and.w	r3, r3, #7
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	6039      	str	r1, [r7, #0]
 8000e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	db0a      	blt.n	8000e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	490c      	ldr	r1, [pc, #48]	@ (8000e80 <__NVIC_SetPriority+0x4c>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	0112      	lsls	r2, r2, #4
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	440b      	add	r3, r1
 8000e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e5c:	e00a      	b.n	8000e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4908      	ldr	r1, [pc, #32]	@ (8000e84 <__NVIC_SetPriority+0x50>)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	3b04      	subs	r3, #4
 8000e6c:	0112      	lsls	r2, r2, #4
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	440b      	add	r3, r1
 8000e72:	761a      	strb	r2, [r3, #24]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000e100 	.word	0xe000e100
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b089      	sub	sp, #36	@ 0x24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	bf28      	it	cs
 8000ea6:	2304      	movcs	r3, #4
 8000ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3304      	adds	r3, #4
 8000eae:	2b06      	cmp	r3, #6
 8000eb0:	d902      	bls.n	8000eb8 <NVIC_EncodePriority+0x30>
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3b03      	subs	r3, #3
 8000eb6:	e000      	b.n	8000eba <NVIC_EncodePriority+0x32>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	401a      	ands	r2, r3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eda:	43d9      	mvns	r1, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	4313      	orrs	r3, r2
         );
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3724      	adds	r7, #36	@ 0x24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f00:	d301      	bcc.n	8000f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f02:	2301      	movs	r3, #1
 8000f04:	e00f      	b.n	8000f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <SysTick_Config+0x40>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f0e:	210f      	movs	r1, #15
 8000f10:	f04f 30ff 	mov.w	r0, #4294967295
 8000f14:	f7ff ff8e 	bl	8000e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f18:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <SysTick_Config+0x40>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <SysTick_Config+0x40>)
 8000f20:	2207      	movs	r2, #7
 8000f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	e000e010 	.word	0xe000e010

08000f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff ff47 	bl	8000dd0 <__NVIC_SetPriorityGrouping>
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b086      	sub	sp, #24
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	4603      	mov	r3, r0
 8000f52:	60b9      	str	r1, [r7, #8]
 8000f54:	607a      	str	r2, [r7, #4]
 8000f56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f58:	f7ff ff5e 	bl	8000e18 <__NVIC_GetPriorityGrouping>
 8000f5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	6978      	ldr	r0, [r7, #20]
 8000f64:	f7ff ff90 	bl	8000e88 <NVIC_EncodePriority>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6e:	4611      	mov	r1, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff5f 	bl	8000e34 <__NVIC_SetPriority>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ffb2 	bl	8000ef0 <SysTick_Config>
 8000f8c:	4603      	mov	r3, r0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d101      	bne.n	8000faa <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e147      	b.n	800123a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d106      	bne.n	8000fc4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff fcd0 	bl	8000964 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	699a      	ldr	r2, [r3, #24]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f022 0210 	bic.w	r2, r2, #16
 8000fd2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fd4:	f7ff fece 	bl	8000d74 <HAL_GetTick>
 8000fd8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000fda:	e012      	b.n	8001002 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000fdc:	f7ff feca 	bl	8000d74 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b0a      	cmp	r3, #10
 8000fe8:	d90b      	bls.n	8001002 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fee:	f043 0201 	orr.w	r2, r3, #1
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e11b      	b.n	800123a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f003 0308 	and.w	r3, r3, #8
 800100c:	2b08      	cmp	r3, #8
 800100e:	d0e5      	beq.n	8000fdc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	699a      	ldr	r2, [r3, #24]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0201 	orr.w	r2, r2, #1
 800101e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001020:	f7ff fea8 	bl	8000d74 <HAL_GetTick>
 8001024:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001026:	e012      	b.n	800104e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001028:	f7ff fea4 	bl	8000d74 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b0a      	cmp	r3, #10
 8001034:	d90b      	bls.n	800104e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103a:	f043 0201 	orr.w	r2, r3, #1
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2203      	movs	r2, #3
 8001046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e0f5      	b.n	800123a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0e5      	beq.n	8001028 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	699a      	ldr	r2, [r3, #24]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f042 0202 	orr.w	r2, r2, #2
 800106a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a74      	ldr	r2, [pc, #464]	@ (8001244 <HAL_FDCAN_Init+0x2ac>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d103      	bne.n	800107e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001076:	4a74      	ldr	r2, [pc, #464]	@ (8001248 <HAL_FDCAN_Init+0x2b0>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7c1b      	ldrb	r3, [r3, #16]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d108      	bne.n	8001098 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	699a      	ldr	r2, [r3, #24]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001094:	619a      	str	r2, [r3, #24]
 8001096:	e007      	b.n	80010a8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	699a      	ldr	r2, [r3, #24]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80010a6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7c5b      	ldrb	r3, [r3, #17]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d108      	bne.n	80010c2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	699a      	ldr	r2, [r3, #24]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80010be:	619a      	str	r2, [r3, #24]
 80010c0:	e007      	b.n	80010d2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	699a      	ldr	r2, [r3, #24]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80010d0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7c9b      	ldrb	r3, [r3, #18]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d108      	bne.n	80010ec <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	699a      	ldr	r2, [r3, #24]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80010e8:	619a      	str	r2, [r3, #24]
 80010ea:	e007      	b.n	80010fc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	699a      	ldr	r2, [r3, #24]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80010fa:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689a      	ldr	r2, [r3, #8]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	430a      	orrs	r2, r1
 8001110:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	699a      	ldr	r2, [r3, #24]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001120:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	691a      	ldr	r2, [r3, #16]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f022 0210 	bic.w	r2, r2, #16
 8001130:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d108      	bne.n	800114c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	699a      	ldr	r2, [r3, #24]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f042 0204 	orr.w	r2, r2, #4
 8001148:	619a      	str	r2, [r3, #24]
 800114a:	e02c      	b.n	80011a6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d028      	beq.n	80011a6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d01c      	beq.n	8001196 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	699a      	ldr	r2, [r3, #24]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800116a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	691a      	ldr	r2, [r3, #16]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 0210 	orr.w	r2, r2, #16
 800117a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b03      	cmp	r3, #3
 8001182:	d110      	bne.n	80011a6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	699a      	ldr	r2, [r3, #24]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f042 0220 	orr.w	r2, r2, #32
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	e007      	b.n	80011a6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	699a      	ldr	r2, [r3, #24]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f042 0220 	orr.w	r2, r2, #32
 80011a4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011b6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011be:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011ce:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011d0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80011da:	d115      	bne.n	8001208 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011e6:	3b01      	subs	r3, #1
 80011e8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80011ea:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f0:	3b01      	subs	r3, #1
 80011f2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80011f4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fc:	3b01      	subs	r3, #1
 80011fe:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001204:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001206:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f000 f880 	bl	8001324 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40006400 	.word	0x40006400
 8001248:	40006500 	.word	0x40006500

0800124c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2b01      	cmp	r3, #1
 800125e:	d110      	bne.n	8001282 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2202      	movs	r2, #2
 8001264:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	699a      	ldr	r2, [r3, #24]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 0201 	bic.w	r2, r2, #1
 8001276:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e006      	b.n	8001290 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001286:	f043 0204 	orr.w	r2, r3, #4
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
  }
}
 8001290:	4618      	mov	r0, r3
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d12c      	bne.n	800130e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80012bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d007      	beq.n	80012d4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e023      	b.n	800131c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80012dc:	0c1b      	lsrs	r3, r3, #16
 80012de:	f003 0303 	and.w	r3, r3, #3
 80012e2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	68b9      	ldr	r1, [r7, #8]
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f870 	bl	80013d0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2101      	movs	r1, #1
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	fa01 f202 	lsl.w	r2, r1, r2
 80012fc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001300:	2201      	movs	r2, #1
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	409a      	lsls	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e006      	b.n	800131c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001312:	f043 0208 	orr.w	r2, r3, #8
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
  }
}
 800131c:	4618      	mov	r0, r3
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800132e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800133e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001346:	041a      	lsls	r2, r3, #16
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001364:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800136c:	061a      	lsls	r2, r3, #24
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	e005      	b.n	80013b2 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3304      	adds	r3, #4
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d3f3      	bcc.n	80013a6 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80013be:	bf00      	nop
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	4000a400 	.word	0x4000a400

080013d0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b089      	sub	sp, #36	@ 0x24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10a      	bne.n	80013fc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80013ee:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61fb      	str	r3, [r7, #28]
 80013fa:	e00a      	b.n	8001412 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001404:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800140a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800140c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001410:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800141c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001422:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001428:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	4613      	mov	r3, r2
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	4413      	add	r3, r2
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	440b      	add	r3, r1
 8001444:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	69fa      	ldr	r2, [r7, #28]
 800144a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	3304      	adds	r3, #4
 8001450:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	3304      	adds	r3, #4
 800145c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	e020      	b.n	80014a6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3303      	adds	r3, #3
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	3302      	adds	r3, #2
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	440b      	add	r3, r1
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800147c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	3301      	adds	r3, #1
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	440b      	add	r3, r1
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800148a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	440a      	add	r2, r1
 8001492:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001494:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	3304      	adds	r3, #4
 800149e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3304      	adds	r3, #4
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <FDCAN_CopyMessageToRAM+0xf4>)
 80014ac:	5cd3      	ldrb	r3, [r2, r3]
 80014ae:	461a      	mov	r2, r3
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d3d6      	bcc.n	8001464 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	3724      	adds	r7, #36	@ 0x24
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	0800453c 	.word	0x0800453c

080014c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b087      	sub	sp, #28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014d6:	e15a      	b.n	800178e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2101      	movs	r1, #1
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	fa01 f303 	lsl.w	r3, r1, r3
 80014e4:	4013      	ands	r3, r2
 80014e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f000 814c 	beq.w	8001788 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d005      	beq.n	8001508 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001504:	2b02      	cmp	r3, #2
 8001506:	d130      	bne.n	800156a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	2203      	movs	r2, #3
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800153e:	2201      	movs	r2, #1
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	091b      	lsrs	r3, r3, #4
 8001554:	f003 0201 	and.w	r2, r3, #1
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b03      	cmp	r3, #3
 8001574:	d017      	beq.n	80015a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	2203      	movs	r2, #3
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	4013      	ands	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 0303 	and.w	r3, r3, #3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d123      	bne.n	80015fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	08da      	lsrs	r2, r3, #3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3208      	adds	r2, #8
 80015ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	220f      	movs	r2, #15
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43db      	mvns	r3, r3
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	4013      	ands	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	691a      	ldr	r2, [r3, #16]
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	08da      	lsrs	r2, r3, #3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3208      	adds	r2, #8
 80015f4:	6939      	ldr	r1, [r7, #16]
 80015f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	2203      	movs	r2, #3
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	43db      	mvns	r3, r3
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f003 0203 	and.w	r2, r3, #3
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	4313      	orrs	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 80a6 	beq.w	8001788 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163c:	4b5b      	ldr	r3, [pc, #364]	@ (80017ac <HAL_GPIO_Init+0x2e4>)
 800163e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001640:	4a5a      	ldr	r2, [pc, #360]	@ (80017ac <HAL_GPIO_Init+0x2e4>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6613      	str	r3, [r2, #96]	@ 0x60
 8001648:	4b58      	ldr	r3, [pc, #352]	@ (80017ac <HAL_GPIO_Init+0x2e4>)
 800164a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800164c:	f003 0301 	and.w	r3, r3, #1
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001654:	4a56      	ldr	r2, [pc, #344]	@ (80017b0 <HAL_GPIO_Init+0x2e8>)
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	089b      	lsrs	r3, r3, #2
 800165a:	3302      	adds	r3, #2
 800165c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001660:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	220f      	movs	r2, #15
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800167e:	d01f      	beq.n	80016c0 <HAL_GPIO_Init+0x1f8>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a4c      	ldr	r2, [pc, #304]	@ (80017b4 <HAL_GPIO_Init+0x2ec>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d019      	beq.n	80016bc <HAL_GPIO_Init+0x1f4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a4b      	ldr	r2, [pc, #300]	@ (80017b8 <HAL_GPIO_Init+0x2f0>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d013      	beq.n	80016b8 <HAL_GPIO_Init+0x1f0>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a4a      	ldr	r2, [pc, #296]	@ (80017bc <HAL_GPIO_Init+0x2f4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d00d      	beq.n	80016b4 <HAL_GPIO_Init+0x1ec>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a49      	ldr	r2, [pc, #292]	@ (80017c0 <HAL_GPIO_Init+0x2f8>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d007      	beq.n	80016b0 <HAL_GPIO_Init+0x1e8>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a48      	ldr	r2, [pc, #288]	@ (80017c4 <HAL_GPIO_Init+0x2fc>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d101      	bne.n	80016ac <HAL_GPIO_Init+0x1e4>
 80016a8:	2305      	movs	r3, #5
 80016aa:	e00a      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016ac:	2306      	movs	r3, #6
 80016ae:	e008      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016b0:	2304      	movs	r3, #4
 80016b2:	e006      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016b4:	2303      	movs	r3, #3
 80016b6:	e004      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016b8:	2302      	movs	r3, #2
 80016ba:	e002      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <HAL_GPIO_Init+0x1fa>
 80016c0:	2300      	movs	r3, #0
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	f002 0203 	and.w	r2, r2, #3
 80016c8:	0092      	lsls	r2, r2, #2
 80016ca:	4093      	lsls	r3, r2
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016d2:	4937      	ldr	r1, [pc, #220]	@ (80017b0 <HAL_GPIO_Init+0x2e8>)
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	089b      	lsrs	r3, r3, #2
 80016d8:	3302      	adds	r3, #2
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e0:	4b39      	ldr	r3, [pc, #228]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001704:	4a30      	ldr	r2, [pc, #192]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800170a:	4b2f      	ldr	r3, [pc, #188]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	43db      	mvns	r3, r3
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	4013      	ands	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4313      	orrs	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800172e:	4a26      	ldr	r2, [pc, #152]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001734:	4b24      	ldr	r3, [pc, #144]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	43db      	mvns	r3, r3
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4013      	ands	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	4313      	orrs	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001758:	4a1b      	ldr	r2, [pc, #108]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800175e:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	43db      	mvns	r3, r3
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	4013      	ands	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	4313      	orrs	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001782:	4a11      	ldr	r2, [pc, #68]	@ (80017c8 <HAL_GPIO_Init+0x300>)
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	3301      	adds	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	fa22 f303 	lsr.w	r3, r2, r3
 8001798:	2b00      	cmp	r3, #0
 800179a:	f47f ae9d 	bne.w	80014d8 <HAL_GPIO_Init+0x10>
  }
}
 800179e:	bf00      	nop
 80017a0:	bf00      	nop
 80017a2:	371c      	adds	r7, #28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010000 	.word	0x40010000
 80017b4:	48000400 	.word	0x48000400
 80017b8:	48000800 	.word	0x48000800
 80017bc:	48000c00 	.word	0x48000c00
 80017c0:	48001000 	.word	0x48001000
 80017c4:	48001400 	.word	0x48001400
 80017c8:	40010400 	.word	0x40010400

080017cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]
 80017d8:	4613      	mov	r3, r2
 80017da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ea:	887a      	ldrh	r2, [r7, #2]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d141      	bne.n	800188e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800180a:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001816:	d131      	bne.n	800187c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001818:	4b47      	ldr	r3, [pc, #284]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800181a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800181e:	4a46      	ldr	r2, [pc, #280]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001824:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001828:	4b43      	ldr	r3, [pc, #268]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001830:	4a41      	ldr	r2, [pc, #260]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001832:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001836:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001838:	4b40      	ldr	r3, [pc, #256]	@ (800193c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2232      	movs	r2, #50	@ 0x32
 800183e:	fb02 f303 	mul.w	r3, r2, r3
 8001842:	4a3f      	ldr	r2, [pc, #252]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001844:	fba2 2303 	umull	r2, r3, r2, r3
 8001848:	0c9b      	lsrs	r3, r3, #18
 800184a:	3301      	adds	r3, #1
 800184c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800184e:	e002      	b.n	8001856 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	3b01      	subs	r3, #1
 8001854:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001856:	4b38      	ldr	r3, [pc, #224]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800185e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001862:	d102      	bne.n	800186a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f2      	bne.n	8001850 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800186a:	4b33      	ldr	r3, [pc, #204]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001876:	d158      	bne.n	800192a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e057      	b.n	800192c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800187c:	4b2e      	ldr	r3, [pc, #184]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800187e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001882:	4a2d      	ldr	r2, [pc, #180]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001888:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800188c:	e04d      	b.n	800192a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001894:	d141      	bne.n	800191a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001896:	4b28      	ldr	r3, [pc, #160]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800189e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018a2:	d131      	bne.n	8001908 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018aa:	4a23      	ldr	r2, [pc, #140]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b4:	4b20      	ldr	r3, [pc, #128]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018c4:	4b1d      	ldr	r3, [pc, #116]	@ (800193c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2232      	movs	r2, #50	@ 0x32
 80018ca:	fb02 f303 	mul.w	r3, r2, r3
 80018ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018d0:	fba2 2303 	umull	r2, r3, r2, r3
 80018d4:	0c9b      	lsrs	r3, r3, #18
 80018d6:	3301      	adds	r3, #1
 80018d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018da:	e002      	b.n	80018e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	3b01      	subs	r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018ee:	d102      	bne.n	80018f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f2      	bne.n	80018dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018f6:	4b10      	ldr	r3, [pc, #64]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001902:	d112      	bne.n	800192a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e011      	b.n	800192c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001908:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800190a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001914:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001918:	e007      	b.n	800192a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800191a:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001922:	4a05      	ldr	r2, [pc, #20]	@ (8001938 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001924:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001928:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	40007000 	.word	0x40007000
 800193c:	20000000 	.word	0x20000000
 8001940:	431bde83 	.word	0x431bde83

08001944 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001948:	4b05      	ldr	r3, [pc, #20]	@ (8001960 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	4a04      	ldr	r2, [pc, #16]	@ (8001960 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800194e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001952:	6093      	str	r3, [r2, #8]
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40007000 	.word	0x40007000

08001964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e2fe      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	d075      	beq.n	8001a6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001982:	4b97      	ldr	r3, [pc, #604]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800198c:	4b94      	ldr	r3, [pc, #592]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	2b0c      	cmp	r3, #12
 800199a:	d102      	bne.n	80019a2 <HAL_RCC_OscConfig+0x3e>
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d002      	beq.n	80019a8 <HAL_RCC_OscConfig+0x44>
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d10b      	bne.n	80019c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a8:	4b8d      	ldr	r3, [pc, #564]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d05b      	beq.n	8001a6c <HAL_RCC_OscConfig+0x108>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d157      	bne.n	8001a6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e2d9      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019c8:	d106      	bne.n	80019d8 <HAL_RCC_OscConfig+0x74>
 80019ca:	4b85      	ldr	r3, [pc, #532]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a84      	ldr	r2, [pc, #528]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	e01d      	b.n	8001a14 <HAL_RCC_OscConfig+0xb0>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0x98>
 80019e2:	4b7f      	ldr	r3, [pc, #508]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a7e      	ldr	r2, [pc, #504]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	4b7c      	ldr	r3, [pc, #496]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a7b      	ldr	r2, [pc, #492]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0xb0>
 80019fc:	4b78      	ldr	r3, [pc, #480]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a77      	ldr	r2, [pc, #476]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b75      	ldr	r3, [pc, #468]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a74      	ldr	r2, [pc, #464]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d013      	beq.n	8001a44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1c:	f7ff f9aa 	bl	8000d74 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a24:	f7ff f9a6 	bl	8000d74 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	@ 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e29e      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a36:	4b6a      	ldr	r3, [pc, #424]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0xc0>
 8001a42:	e014      	b.n	8001a6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a44:	f7ff f996 	bl	8000d74 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff f992 	bl	8000d74 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	@ 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e28a      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a5e:	4b60      	ldr	r3, [pc, #384]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0xe8>
 8001a6a:	e000      	b.n	8001a6e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d075      	beq.n	8001b66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a7a:	4b59      	ldr	r3, [pc, #356]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a84:	4b56      	ldr	r3, [pc, #344]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	2b0c      	cmp	r3, #12
 8001a92:	d102      	bne.n	8001a9a <HAL_RCC_OscConfig+0x136>
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d002      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x13c>
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	2b04      	cmp	r3, #4
 8001a9e:	d11f      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aa0:	4b4f      	ldr	r3, [pc, #316]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d005      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x154>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e25d      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab8:	4b49      	ldr	r3, [pc, #292]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	061b      	lsls	r3, r3, #24
 8001ac6:	4946      	ldr	r1, [pc, #280]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001acc:	4b45      	ldr	r3, [pc, #276]	@ (8001be4 <HAL_RCC_OscConfig+0x280>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f903 	bl	8000cdc <HAL_InitTick>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d043      	beq.n	8001b64 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e249      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d023      	beq.n	8001b30 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae8:	4b3d      	ldr	r3, [pc, #244]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a3c      	ldr	r2, [pc, #240]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001aee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f93e 	bl	8000d74 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001afc:	f7ff f93a 	bl	8000d74 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e232      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b0e:	4b34      	ldr	r3, [pc, #208]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1a:	4b31      	ldr	r3, [pc, #196]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	061b      	lsls	r3, r3, #24
 8001b28:	492d      	ldr	r1, [pc, #180]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	604b      	str	r3, [r1, #4]
 8001b2e:	e01a      	b.n	8001b66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b30:	4b2b      	ldr	r3, [pc, #172]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a2a      	ldr	r2, [pc, #168]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3c:	f7ff f91a 	bl	8000d74 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b44:	f7ff f916 	bl	8000d74 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e20e      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b56:	4b22      	ldr	r3, [pc, #136]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x1e0>
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d041      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d01c      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b80:	4a17      	ldr	r2, [pc, #92]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8a:	f7ff f8f3 	bl	8000d74 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b92:	f7ff f8ef 	bl	8000d74 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e1e7      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001ba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0ef      	beq.n	8001b92 <HAL_RCC_OscConfig+0x22e>
 8001bb2:	e020      	b.n	8001bf6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <HAL_RCC_OscConfig+0x27c>)
 8001bbc:	f023 0301 	bic.w	r3, r3, #1
 8001bc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc4:	f7ff f8d6 	bl	8000d74 <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bca:	e00d      	b.n	8001be8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bcc:	f7ff f8d2 	bl	8000d74 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d906      	bls.n	8001be8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e1ca      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001be8:	4b8c      	ldr	r3, [pc, #560]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1ea      	bne.n	8001bcc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 80a6 	beq.w	8001d50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c04:	2300      	movs	r3, #0
 8001c06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c08:	4b84      	ldr	r3, [pc, #528]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <HAL_RCC_OscConfig+0x2b4>
 8001c14:	2301      	movs	r3, #1
 8001c16:	e000      	b.n	8001c1a <HAL_RCC_OscConfig+0x2b6>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00d      	beq.n	8001c3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c22:	4a7e      	ldr	r2, [pc, #504]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c2a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c36:	2301      	movs	r3, #1
 8001c38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c3a:	4b79      	ldr	r3, [pc, #484]	@ (8001e20 <HAL_RCC_OscConfig+0x4bc>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d118      	bne.n	8001c78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c46:	4b76      	ldr	r3, [pc, #472]	@ (8001e20 <HAL_RCC_OscConfig+0x4bc>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a75      	ldr	r2, [pc, #468]	@ (8001e20 <HAL_RCC_OscConfig+0x4bc>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c52:	f7ff f88f 	bl	8000d74 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5a:	f7ff f88b 	bl	8000d74 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e183      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c6c:	4b6c      	ldr	r3, [pc, #432]	@ (8001e20 <HAL_RCC_OscConfig+0x4bc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d108      	bne.n	8001c92 <HAL_RCC_OscConfig+0x32e>
 8001c80:	4b66      	ldr	r3, [pc, #408]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c86:	4a65      	ldr	r2, [pc, #404]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c90:	e024      	b.n	8001cdc <HAL_RCC_OscConfig+0x378>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b05      	cmp	r3, #5
 8001c98:	d110      	bne.n	8001cbc <HAL_RCC_OscConfig+0x358>
 8001c9a:	4b60      	ldr	r3, [pc, #384]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca0:	4a5e      	ldr	r2, [pc, #376]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001ca2:	f043 0304 	orr.w	r3, r3, #4
 8001ca6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001caa:	4b5c      	ldr	r3, [pc, #368]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb0:	4a5a      	ldr	r2, [pc, #360]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cba:	e00f      	b.n	8001cdc <HAL_RCC_OscConfig+0x378>
 8001cbc:	4b57      	ldr	r3, [pc, #348]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc2:	4a56      	ldr	r2, [pc, #344]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cc4:	f023 0301 	bic.w	r3, r3, #1
 8001cc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ccc:	4b53      	ldr	r3, [pc, #332]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd2:	4a52      	ldr	r2, [pc, #328]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001cd4:	f023 0304 	bic.w	r3, r3, #4
 8001cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d016      	beq.n	8001d12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce4:	f7ff f846 	bl	8000d74 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cec:	f7ff f842 	bl	8000d74 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e138      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d02:	4b46      	ldr	r3, [pc, #280]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0ed      	beq.n	8001cec <HAL_RCC_OscConfig+0x388>
 8001d10:	e015      	b.n	8001d3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d12:	f7ff f82f 	bl	8000d74 <HAL_GetTick>
 8001d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d18:	e00a      	b.n	8001d30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d1a:	f7ff f82b 	bl	8000d74 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e121      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d30:	4b3a      	ldr	r3, [pc, #232]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1ed      	bne.n	8001d1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d105      	bne.n	8001d50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d44:	4b35      	ldr	r3, [pc, #212]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d48:	4a34      	ldr	r2, [pc, #208]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d4e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0320 	and.w	r3, r3, #32
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d03c      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d01c      	beq.n	8001d9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d64:	4b2d      	ldr	r3, [pc, #180]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d6a:	4a2c      	ldr	r2, [pc, #176]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d74:	f7fe fffe 	bl	8000d74 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d7c:	f7fe fffa 	bl	8000d74 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e0f2      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d8e:	4b23      	ldr	r3, [pc, #140]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001d90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0ef      	beq.n	8001d7c <HAL_RCC_OscConfig+0x418>
 8001d9c:	e01b      	b.n	8001dd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001da4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001da6:	f023 0301 	bic.w	r3, r3, #1
 8001daa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dae:	f7fe ffe1 	bl	8000d74 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001db6:	f7fe ffdd 	bl	8000d74 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e0d5      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001dc8:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001dca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1ef      	bne.n	8001db6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 80c9 	beq.w	8001f72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001de0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b0c      	cmp	r3, #12
 8001dea:	f000 8083 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d15e      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df6:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a08      	ldr	r2, [pc, #32]	@ (8001e1c <HAL_RCC_OscConfig+0x4b8>)
 8001dfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e02:	f7fe ffb7 	bl	8000d74 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e08:	e00c      	b.n	8001e24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7fe ffb3 	bl	8000d74 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d905      	bls.n	8001e24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e0ab      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e24:	4b55      	ldr	r3, [pc, #340]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1ec      	bne.n	8001e0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e30:	4b52      	ldr	r3, [pc, #328]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	4b52      	ldr	r3, [pc, #328]	@ (8001f80 <HAL_RCC_OscConfig+0x61c>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6a11      	ldr	r1, [r2, #32]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e40:	3a01      	subs	r2, #1
 8001e42:	0112      	lsls	r2, r2, #4
 8001e44:	4311      	orrs	r1, r2
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001e4a:	0212      	lsls	r2, r2, #8
 8001e4c:	4311      	orrs	r1, r2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e52:	0852      	lsrs	r2, r2, #1
 8001e54:	3a01      	subs	r2, #1
 8001e56:	0552      	lsls	r2, r2, #21
 8001e58:	4311      	orrs	r1, r2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e5e:	0852      	lsrs	r2, r2, #1
 8001e60:	3a01      	subs	r2, #1
 8001e62:	0652      	lsls	r2, r2, #25
 8001e64:	4311      	orrs	r1, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e6a:	06d2      	lsls	r2, r2, #27
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	4943      	ldr	r1, [pc, #268]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e74:	4b41      	ldr	r3, [pc, #260]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a40      	ldr	r2, [pc, #256]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e80:	4b3e      	ldr	r3, [pc, #248]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	4a3d      	ldr	r2, [pc, #244]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001e86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7fe ff72 	bl	8000d74 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e94:	f7fe ff6e 	bl	8000d74 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e066      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ea6:	4b35      	ldr	r3, [pc, #212]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0x530>
 8001eb2:	e05e      	b.n	8001f72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb4:	4b31      	ldr	r3, [pc, #196]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a30      	ldr	r2, [pc, #192]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7fe ff58 	bl	8000d74 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec8:	f7fe ff54 	bl	8000d74 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e04c      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eda:	4b28      	ldr	r3, [pc, #160]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f0      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001ee6:	4b25      	ldr	r3, [pc, #148]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	4924      	ldr	r1, [pc, #144]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001eec:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <HAL_RCC_OscConfig+0x620>)
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60cb      	str	r3, [r1, #12]
 8001ef2:	e03e      	b.n	8001f72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d101      	bne.n	8001f00 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e039      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f00:	4b1e      	ldr	r3, [pc, #120]	@ (8001f7c <HAL_RCC_OscConfig+0x618>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	f003 0203 	and.w	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d12c      	bne.n	8001f6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d123      	bne.n	8001f6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d11b      	bne.n	8001f6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d113      	bne.n	8001f6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	3b01      	subs	r3, #1
 8001f54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d109      	bne.n	8001f6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f64:	085b      	lsrs	r3, r3, #1
 8001f66:	3b01      	subs	r3, #1
 8001f68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d001      	beq.n	8001f72 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e000      	b.n	8001f74 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3720      	adds	r7, #32
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	019f800c 	.word	0x019f800c
 8001f84:	feeefffc 	.word	0xfeeefffc

08001f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e11e      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa0:	4b91      	ldr	r3, [pc, #580]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d910      	bls.n	8001fd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fae:	4b8e      	ldr	r3, [pc, #568]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 020f 	bic.w	r2, r3, #15
 8001fb6:	498c      	ldr	r1, [pc, #560]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fbe:	4b8a      	ldr	r3, [pc, #552]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e106      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d073      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d129      	bne.n	8002038 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fe4:	4b81      	ldr	r3, [pc, #516]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0f4      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ff4:	f000 f99e 	bl	8002334 <RCC_GetSysClockFreqFromPLLSource>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	4a7c      	ldr	r2, [pc, #496]	@ (80021f0 <HAL_RCC_ClockConfig+0x268>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d93f      	bls.n	8002082 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002002:	4b7a      	ldr	r3, [pc, #488]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d009      	beq.n	8002022 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002016:	2b00      	cmp	r3, #0
 8002018:	d033      	beq.n	8002082 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800201e:	2b00      	cmp	r3, #0
 8002020:	d12f      	bne.n	8002082 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002022:	4b72      	ldr	r3, [pc, #456]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800202a:	4a70      	ldr	r2, [pc, #448]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 800202c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002030:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002032:	2380      	movs	r3, #128	@ 0x80
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	e024      	b.n	8002082 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b02      	cmp	r3, #2
 800203e:	d107      	bne.n	8002050 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002040:	4b6a      	ldr	r3, [pc, #424]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d109      	bne.n	8002060 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0c6      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002050:	4b66      	ldr	r3, [pc, #408]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e0be      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002060:	f000 f8ce 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002064:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	4a61      	ldr	r2, [pc, #388]	@ (80021f0 <HAL_RCC_ClockConfig+0x268>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d909      	bls.n	8002082 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800206e:	4b5f      	ldr	r3, [pc, #380]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002076:	4a5d      	ldr	r2, [pc, #372]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800207c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002082:	4b5a      	ldr	r3, [pc, #360]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f023 0203 	bic.w	r2, r3, #3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4957      	ldr	r1, [pc, #348]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002090:	4313      	orrs	r3, r2
 8002092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002094:	f7fe fe6e 	bl	8000d74 <HAL_GetTick>
 8002098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800209c:	f7fe fe6a 	bl	8000d74 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e095      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b2:	4b4e      	ldr	r3, [pc, #312]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 020c 	and.w	r2, r3, #12
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d1eb      	bne.n	800209c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d023      	beq.n	8002118 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020dc:	4b43      	ldr	r3, [pc, #268]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4a42      	ldr	r2, [pc, #264]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80020e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020e6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d007      	beq.n	8002104 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80020f4:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80020fc:	4a3b      	ldr	r2, [pc, #236]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80020fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002102:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002104:	4b39      	ldr	r3, [pc, #228]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4936      	ldr	r1, [pc, #216]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002112:	4313      	orrs	r3, r2
 8002114:	608b      	str	r3, [r1, #8]
 8002116:	e008      	b.n	800212a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b80      	cmp	r3, #128	@ 0x80
 800211c:	d105      	bne.n	800212a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800211e:	4b33      	ldr	r3, [pc, #204]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	4a32      	ldr	r2, [pc, #200]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002124:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002128:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800212a:	4b2f      	ldr	r3, [pc, #188]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d21d      	bcs.n	8002174 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002138:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f023 020f 	bic.w	r2, r3, #15
 8002140:	4929      	ldr	r1, [pc, #164]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002148:	f7fe fe14 	bl	8000d74 <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214e:	e00a      	b.n	8002166 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002150:	f7fe fe10 	bl	8000d74 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215e:	4293      	cmp	r3, r2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e03b      	b.n	80021de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002166:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <HAL_RCC_ClockConfig+0x260>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d1ed      	bne.n	8002150 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d008      	beq.n	8002192 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002180:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	4917      	ldr	r1, [pc, #92]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 800218e:	4313      	orrs	r3, r2
 8002190:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	2b00      	cmp	r3, #0
 800219c:	d009      	beq.n	80021b2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800219e:	4b13      	ldr	r3, [pc, #76]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	490f      	ldr	r1, [pc, #60]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021b2:	f000 f825 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 80021b6:	4602      	mov	r2, r0
 80021b8:	4b0c      	ldr	r3, [pc, #48]	@ (80021ec <HAL_RCC_ClockConfig+0x264>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	091b      	lsrs	r3, r3, #4
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	490c      	ldr	r1, [pc, #48]	@ (80021f4 <HAL_RCC_ClockConfig+0x26c>)
 80021c4:	5ccb      	ldrb	r3, [r1, r3]
 80021c6:	f003 031f 	and.w	r3, r3, #31
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_RCC_ClockConfig+0x270>)
 80021d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021d2:	4b0a      	ldr	r3, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x274>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe fd80 	bl	8000cdc <HAL_InitTick>
 80021dc:	4603      	mov	r3, r0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40022000 	.word	0x40022000
 80021ec:	40021000 	.word	0x40021000
 80021f0:	04c4b400 	.word	0x04c4b400
 80021f4:	08004524 	.word	0x08004524
 80021f8:	20000000 	.word	0x20000000
 80021fc:	20000004 	.word	0x20000004

08002200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002200:	b480      	push	{r7}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002206:	4b2c      	ldr	r3, [pc, #176]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b04      	cmp	r3, #4
 8002210:	d102      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002212:	4b2a      	ldr	r3, [pc, #168]	@ (80022bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	e047      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002218:	4b27      	ldr	r3, [pc, #156]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 030c 	and.w	r3, r3, #12
 8002220:	2b08      	cmp	r3, #8
 8002222:	d102      	bne.n	800222a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002224:	4b26      	ldr	r3, [pc, #152]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	e03e      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800222a:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b0c      	cmp	r3, #12
 8002234:	d136      	bne.n	80022a4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002236:	4b20      	ldr	r3, [pc, #128]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002240:	4b1d      	ldr	r3, [pc, #116]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	091b      	lsrs	r3, r3, #4
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	3301      	adds	r3, #1
 800224c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b03      	cmp	r3, #3
 8002252:	d10c      	bne.n	800226e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002254:	4a1a      	ldr	r2, [pc, #104]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	fbb2 f3f3 	udiv	r3, r2, r3
 800225c:	4a16      	ldr	r2, [pc, #88]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800225e:	68d2      	ldr	r2, [r2, #12]
 8002260:	0a12      	lsrs	r2, r2, #8
 8002262:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002266:	fb02 f303 	mul.w	r3, r2, r3
 800226a:	617b      	str	r3, [r7, #20]
      break;
 800226c:	e00c      	b.n	8002288 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800226e:	4a13      	ldr	r2, [pc, #76]	@ (80022bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	fbb2 f3f3 	udiv	r3, r2, r3
 8002276:	4a10      	ldr	r2, [pc, #64]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002278:	68d2      	ldr	r2, [r2, #12]
 800227a:	0a12      	lsrs	r2, r2, #8
 800227c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002280:	fb02 f303 	mul.w	r3, r2, r3
 8002284:	617b      	str	r3, [r7, #20]
      break;
 8002286:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002288:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0e5b      	lsrs	r3, r3, #25
 800228e:	f003 0303 	and.w	r3, r3, #3
 8002292:	3301      	adds	r3, #1
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	e001      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80022a8:	693b      	ldr	r3, [r7, #16]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	371c      	adds	r7, #28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
 80022bc:	00f42400 	.word	0x00f42400
 80022c0:	007a1200 	.word	0x007a1200

080022c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c8:	4b03      	ldr	r3, [pc, #12]	@ (80022d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	20000000 	.word	0x20000000

080022dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022e0:	f7ff fff0 	bl	80022c4 <HAL_RCC_GetHCLKFreq>
 80022e4:	4602      	mov	r2, r0
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	0a1b      	lsrs	r3, r3, #8
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	4904      	ldr	r1, [pc, #16]	@ (8002304 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022f2:	5ccb      	ldrb	r3, [r1, r3]
 80022f4:	f003 031f 	and.w	r3, r3, #31
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40021000 	.word	0x40021000
 8002304:	08004534 	.word	0x08004534

08002308 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800230c:	f7ff ffda 	bl	80022c4 <HAL_RCC_GetHCLKFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	0adb      	lsrs	r3, r3, #11
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	4904      	ldr	r1, [pc, #16]	@ (8002330 <HAL_RCC_GetPCLK2Freq+0x28>)
 800231e:	5ccb      	ldrb	r3, [r1, r3]
 8002320:	f003 031f 	and.w	r3, r3, #31
 8002324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002328:	4618      	mov	r0, r3
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40021000 	.word	0x40021000
 8002330:	08004534 	.word	0x08004534

08002334 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002334:	b480      	push	{r7}
 8002336:	b087      	sub	sp, #28
 8002338:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800233a:	4b1e      	ldr	r3, [pc, #120]	@ (80023b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002344:	4b1b      	ldr	r3, [pc, #108]	@ (80023b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	091b      	lsrs	r3, r3, #4
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	3301      	adds	r3, #1
 8002350:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	2b03      	cmp	r3, #3
 8002356:	d10c      	bne.n	8002372 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002358:	4a17      	ldr	r2, [pc, #92]	@ (80023b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002360:	4a14      	ldr	r2, [pc, #80]	@ (80023b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002362:	68d2      	ldr	r2, [r2, #12]
 8002364:	0a12      	lsrs	r2, r2, #8
 8002366:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	617b      	str	r3, [r7, #20]
    break;
 8002370:	e00c      	b.n	800238c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002372:	4a12      	ldr	r2, [pc, #72]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	4a0e      	ldr	r2, [pc, #56]	@ (80023b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800237c:	68d2      	ldr	r2, [r2, #12]
 800237e:	0a12      	lsrs	r2, r2, #8
 8002380:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002384:	fb02 f303 	mul.w	r3, r2, r3
 8002388:	617b      	str	r3, [r7, #20]
    break;
 800238a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800238c:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	0e5b      	lsrs	r3, r3, #25
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	3301      	adds	r3, #1
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80023a6:	687b      	ldr	r3, [r7, #4]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40021000 	.word	0x40021000
 80023b8:	007a1200 	.word	0x007a1200
 80023bc:	00f42400 	.word	0x00f42400

080023c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023c8:	2300      	movs	r3, #0
 80023ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023cc:	2300      	movs	r3, #0
 80023ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 8098 	beq.w	800250e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023e2:	4b43      	ldr	r3, [pc, #268]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10d      	bne.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ee:	4b40      	ldr	r3, [pc, #256]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f2:	4a3f      	ldr	r2, [pc, #252]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80023fa:	4b3d      	ldr	r3, [pc, #244]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800240a:	4b3a      	ldr	r3, [pc, #232]	@ (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a39      	ldr	r2, [pc, #228]	@ (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002414:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002416:	f7fe fcad 	bl	8000d74 <HAL_GetTick>
 800241a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800241c:	e009      	b.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800241e:	f7fe fca9 	bl	8000d74 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d902      	bls.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	74fb      	strb	r3, [r7, #19]
        break;
 8002430:	e005      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002432:	4b30      	ldr	r3, [pc, #192]	@ (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0ef      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800243e:	7cfb      	ldrb	r3, [r7, #19]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d159      	bne.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002444:	4b2a      	ldr	r3, [pc, #168]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800244a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800244e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d01e      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	429a      	cmp	r2, r3
 800245e:	d019      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002460:	4b23      	ldr	r3, [pc, #140]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800246a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800246c:	4b20      	ldr	r3, [pc, #128]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800246e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002472:	4a1f      	ldr	r2, [pc, #124]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800247c:	4b1c      	ldr	r3, [pc, #112]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800247e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002482:	4a1b      	ldr	r2, [pc, #108]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002484:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002488:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800248c:	4a18      	ldr	r2, [pc, #96]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d016      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249e:	f7fe fc69 	bl	8000d74 <HAL_GetTick>
 80024a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024a4:	e00b      	b.n	80024be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7fe fc65 	bl	8000d74 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d902      	bls.n	80024be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	74fb      	strb	r3, [r7, #19]
            break;
 80024bc:	e006      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024be:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d0ec      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80024cc:	7cfb      	ldrb	r3, [r7, #19]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10b      	bne.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	4903      	ldr	r1, [pc, #12]	@ (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80024e8:	e008      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80024ea:	7cfb      	ldrb	r3, [r7, #19]
 80024ec:	74bb      	strb	r3, [r7, #18]
 80024ee:	e005      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80024f0:	40021000 	.word	0x40021000
 80024f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024f8:	7cfb      	ldrb	r3, [r7, #19]
 80024fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024fc:	7c7b      	ldrb	r3, [r7, #17]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d105      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002502:	4ba6      	ldr	r3, [pc, #664]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002506:	4aa5      	ldr	r2, [pc, #660]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800250c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00a      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800251a:	4ba0      	ldr	r3, [pc, #640]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800251c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002520:	f023 0203 	bic.w	r2, r3, #3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	499c      	ldr	r1, [pc, #624]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800252a:	4313      	orrs	r3, r2
 800252c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00a      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800253c:	4b97      	ldr	r3, [pc, #604]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002542:	f023 020c 	bic.w	r2, r3, #12
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	4994      	ldr	r1, [pc, #592]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800254c:	4313      	orrs	r3, r2
 800254e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00a      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800255e:	4b8f      	ldr	r3, [pc, #572]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002564:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	498b      	ldr	r1, [pc, #556]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00a      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002580:	4b86      	ldr	r3, [pc, #536]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002586:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	4983      	ldr	r1, [pc, #524]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002590:	4313      	orrs	r3, r2
 8002592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00a      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025a2:	4b7e      	ldr	r3, [pc, #504]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025a8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	497a      	ldr	r1, [pc, #488]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00a      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025c4:	4b75      	ldr	r3, [pc, #468]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	4972      	ldr	r1, [pc, #456]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025e6:	4b6d      	ldr	r3, [pc, #436]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	4969      	ldr	r1, [pc, #420]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00a      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002608:	4b64      	ldr	r3, [pc, #400]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800260e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	4961      	ldr	r1, [pc, #388]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002618:	4313      	orrs	r3, r2
 800261a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800262a:	4b5c      	ldr	r3, [pc, #368]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002630:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002638:	4958      	ldr	r1, [pc, #352]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002648:	2b00      	cmp	r3, #0
 800264a:	d015      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800264c:	4b53      	ldr	r3, [pc, #332]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002652:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265a:	4950      	ldr	r1, [pc, #320]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800266a:	d105      	bne.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800266c:	4b4b      	ldr	r3, [pc, #300]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4a4a      	ldr	r2, [pc, #296]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002676:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002680:	2b00      	cmp	r3, #0
 8002682:	d015      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002684:	4b45      	ldr	r3, [pc, #276]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800268a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002692:	4942      	ldr	r1, [pc, #264]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026a2:	d105      	bne.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026a4:	4b3d      	ldr	r3, [pc, #244]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	4a3c      	ldr	r2, [pc, #240]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d015      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80026bc:	4b37      	ldr	r3, [pc, #220]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	4934      	ldr	r1, [pc, #208]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026da:	d105      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026dc:	4b2f      	ldr	r3, [pc, #188]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	4a2e      	ldr	r2, [pc, #184]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d015      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002702:	4926      	ldr	r1, [pc, #152]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002712:	d105      	bne.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002714:	4b21      	ldr	r3, [pc, #132]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	4a20      	ldr	r2, [pc, #128]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800271a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800271e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d015      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800272c:	4b1b      	ldr	r3, [pc, #108]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002732:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800273a:	4918      	ldr	r1, [pc, #96]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800273c:	4313      	orrs	r3, r2
 800273e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002746:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800274a:	d105      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800274c:	4b13      	ldr	r3, [pc, #76]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	4a12      	ldr	r2, [pc, #72]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002752:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002756:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d015      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800276a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002772:	490a      	ldr	r1, [pc, #40]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800277e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002782:	d105      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002784:	4b05      	ldr	r3, [pc, #20]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	4a04      	ldr	r2, [pc, #16]	@ (800279c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800278e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002790:	7cbb      	ldrb	r3, [r7, #18]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3718      	adds	r7, #24
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000

080027a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e042      	b.n	8002838 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d106      	bne.n	80027ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7fe f927 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2224      	movs	r2, #36	@ 0x24
 80027ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0201 	bic.w	r2, r2, #1
 80027e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 fb82 	bl	8002ef4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f8b3 	bl	800295c <UART_SetConfig>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e01b      	b.n	8002838 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800280e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800281e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 fc01 	bl	8003038 <UART_CheckIdleState>
 8002836:	4603      	mov	r3, r0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	@ 0x28
 8002844:	af02      	add	r7, sp, #8
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002856:	2b20      	cmp	r3, #32
 8002858:	d17b      	bne.n	8002952 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <HAL_UART_Transmit+0x26>
 8002860:	88fb      	ldrh	r3, [r7, #6]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e074      	b.n	8002954 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2221      	movs	r2, #33	@ 0x21
 8002876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800287a:	f7fe fa7b 	bl	8000d74 <HAL_GetTick>
 800287e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	88fa      	ldrh	r2, [r7, #6]
 8002884:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	88fa      	ldrh	r2, [r7, #6]
 800288c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002898:	d108      	bne.n	80028ac <HAL_UART_Transmit+0x6c>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d104      	bne.n	80028ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	61bb      	str	r3, [r7, #24]
 80028aa:	e003      	b.n	80028b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028b4:	e030      	b.n	8002918 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	2200      	movs	r2, #0
 80028be:	2180      	movs	r1, #128	@ 0x80
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 fc63 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2220      	movs	r2, #32
 80028d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e03d      	b.n	8002954 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10b      	bne.n	80028f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	461a      	mov	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	3302      	adds	r3, #2
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	e007      	b.n	8002906 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	3301      	adds	r3, #1
 8002904:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800290c:	b29b      	uxth	r3, r3
 800290e:	3b01      	subs	r3, #1
 8002910:	b29a      	uxth	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800291e:	b29b      	uxth	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1c8      	bne.n	80028b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2200      	movs	r2, #0
 800292c:	2140      	movs	r1, #64	@ 0x40
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fc2c 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d005      	beq.n	8002946 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2220      	movs	r2, #32
 800293e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e006      	b.n	8002954 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2220      	movs	r2, #32
 800294a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	e000      	b.n	8002954 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002952:	2302      	movs	r3, #2
  }
}
 8002954:	4618      	mov	r0, r3
 8002956:	3720      	adds	r7, #32
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800295c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002960:	b08c      	sub	sp, #48	@ 0x30
 8002962:	af00      	add	r7, sp, #0
 8002964:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	431a      	orrs	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	431a      	orrs	r2, r3
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	4313      	orrs	r3, r2
 8002982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4bab      	ldr	r3, [pc, #684]	@ (8002c38 <UART_SetConfig+0x2dc>)
 800298c:	4013      	ands	r3, r2
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	6812      	ldr	r2, [r2, #0]
 8002992:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002994:	430b      	orrs	r3, r1
 8002996:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4aa0      	ldr	r2, [pc, #640]	@ (8002c3c <UART_SetConfig+0x2e0>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d004      	beq.n	80029c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029c4:	4313      	orrs	r3, r2
 80029c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80029d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029dc:	430b      	orrs	r3, r1
 80029de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e6:	f023 010f 	bic.w	r1, r3, #15
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a91      	ldr	r2, [pc, #580]	@ (8002c40 <UART_SetConfig+0x2e4>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d125      	bne.n	8002a4c <UART_SetConfig+0xf0>
 8002a00:	4b90      	ldr	r3, [pc, #576]	@ (8002c44 <UART_SetConfig+0x2e8>)
 8002a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d81a      	bhi.n	8002a44 <UART_SetConfig+0xe8>
 8002a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a14 <UART_SetConfig+0xb8>)
 8002a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a14:	08002a25 	.word	0x08002a25
 8002a18:	08002a35 	.word	0x08002a35
 8002a1c:	08002a2d 	.word	0x08002a2d
 8002a20:	08002a3d 	.word	0x08002a3d
 8002a24:	2301      	movs	r3, #1
 8002a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a2a:	e0d6      	b.n	8002bda <UART_SetConfig+0x27e>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a32:	e0d2      	b.n	8002bda <UART_SetConfig+0x27e>
 8002a34:	2304      	movs	r3, #4
 8002a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a3a:	e0ce      	b.n	8002bda <UART_SetConfig+0x27e>
 8002a3c:	2308      	movs	r3, #8
 8002a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a42:	e0ca      	b.n	8002bda <UART_SetConfig+0x27e>
 8002a44:	2310      	movs	r3, #16
 8002a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a4a:	e0c6      	b.n	8002bda <UART_SetConfig+0x27e>
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a7d      	ldr	r2, [pc, #500]	@ (8002c48 <UART_SetConfig+0x2ec>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d138      	bne.n	8002ac8 <UART_SetConfig+0x16c>
 8002a56:	4b7b      	ldr	r3, [pc, #492]	@ (8002c44 <UART_SetConfig+0x2e8>)
 8002a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5c:	f003 030c 	and.w	r3, r3, #12
 8002a60:	2b0c      	cmp	r3, #12
 8002a62:	d82d      	bhi.n	8002ac0 <UART_SetConfig+0x164>
 8002a64:	a201      	add	r2, pc, #4	@ (adr r2, 8002a6c <UART_SetConfig+0x110>)
 8002a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6a:	bf00      	nop
 8002a6c:	08002aa1 	.word	0x08002aa1
 8002a70:	08002ac1 	.word	0x08002ac1
 8002a74:	08002ac1 	.word	0x08002ac1
 8002a78:	08002ac1 	.word	0x08002ac1
 8002a7c:	08002ab1 	.word	0x08002ab1
 8002a80:	08002ac1 	.word	0x08002ac1
 8002a84:	08002ac1 	.word	0x08002ac1
 8002a88:	08002ac1 	.word	0x08002ac1
 8002a8c:	08002aa9 	.word	0x08002aa9
 8002a90:	08002ac1 	.word	0x08002ac1
 8002a94:	08002ac1 	.word	0x08002ac1
 8002a98:	08002ac1 	.word	0x08002ac1
 8002a9c:	08002ab9 	.word	0x08002ab9
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aa6:	e098      	b.n	8002bda <UART_SetConfig+0x27e>
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aae:	e094      	b.n	8002bda <UART_SetConfig+0x27e>
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ab6:	e090      	b.n	8002bda <UART_SetConfig+0x27e>
 8002ab8:	2308      	movs	r3, #8
 8002aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002abe:	e08c      	b.n	8002bda <UART_SetConfig+0x27e>
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ac6:	e088      	b.n	8002bda <UART_SetConfig+0x27e>
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a5f      	ldr	r2, [pc, #380]	@ (8002c4c <UART_SetConfig+0x2f0>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d125      	bne.n	8002b1e <UART_SetConfig+0x1c2>
 8002ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c44 <UART_SetConfig+0x2e8>)
 8002ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002adc:	2b30      	cmp	r3, #48	@ 0x30
 8002ade:	d016      	beq.n	8002b0e <UART_SetConfig+0x1b2>
 8002ae0:	2b30      	cmp	r3, #48	@ 0x30
 8002ae2:	d818      	bhi.n	8002b16 <UART_SetConfig+0x1ba>
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d00a      	beq.n	8002afe <UART_SetConfig+0x1a2>
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d814      	bhi.n	8002b16 <UART_SetConfig+0x1ba>
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d002      	beq.n	8002af6 <UART_SetConfig+0x19a>
 8002af0:	2b10      	cmp	r3, #16
 8002af2:	d008      	beq.n	8002b06 <UART_SetConfig+0x1aa>
 8002af4:	e00f      	b.n	8002b16 <UART_SetConfig+0x1ba>
 8002af6:	2300      	movs	r3, #0
 8002af8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002afc:	e06d      	b.n	8002bda <UART_SetConfig+0x27e>
 8002afe:	2302      	movs	r3, #2
 8002b00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b04:	e069      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b06:	2304      	movs	r3, #4
 8002b08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b0c:	e065      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b0e:	2308      	movs	r3, #8
 8002b10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b14:	e061      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b16:	2310      	movs	r3, #16
 8002b18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b1c:	e05d      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a4b      	ldr	r2, [pc, #300]	@ (8002c50 <UART_SetConfig+0x2f4>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d125      	bne.n	8002b74 <UART_SetConfig+0x218>
 8002b28:	4b46      	ldr	r3, [pc, #280]	@ (8002c44 <UART_SetConfig+0x2e8>)
 8002b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002b32:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b34:	d016      	beq.n	8002b64 <UART_SetConfig+0x208>
 8002b36:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b38:	d818      	bhi.n	8002b6c <UART_SetConfig+0x210>
 8002b3a:	2b80      	cmp	r3, #128	@ 0x80
 8002b3c:	d00a      	beq.n	8002b54 <UART_SetConfig+0x1f8>
 8002b3e:	2b80      	cmp	r3, #128	@ 0x80
 8002b40:	d814      	bhi.n	8002b6c <UART_SetConfig+0x210>
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <UART_SetConfig+0x1f0>
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d008      	beq.n	8002b5c <UART_SetConfig+0x200>
 8002b4a:	e00f      	b.n	8002b6c <UART_SetConfig+0x210>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b52:	e042      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b54:	2302      	movs	r3, #2
 8002b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b5a:	e03e      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b62:	e03a      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b64:	2308      	movs	r3, #8
 8002b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b6a:	e036      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b6c:	2310      	movs	r3, #16
 8002b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b72:	e032      	b.n	8002bda <UART_SetConfig+0x27e>
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a30      	ldr	r2, [pc, #192]	@ (8002c3c <UART_SetConfig+0x2e0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d12a      	bne.n	8002bd4 <UART_SetConfig+0x278>
 8002b7e:	4b31      	ldr	r3, [pc, #196]	@ (8002c44 <UART_SetConfig+0x2e8>)
 8002b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b8c:	d01a      	beq.n	8002bc4 <UART_SetConfig+0x268>
 8002b8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b92:	d81b      	bhi.n	8002bcc <UART_SetConfig+0x270>
 8002b94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b98:	d00c      	beq.n	8002bb4 <UART_SetConfig+0x258>
 8002b9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b9e:	d815      	bhi.n	8002bcc <UART_SetConfig+0x270>
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <UART_SetConfig+0x250>
 8002ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba8:	d008      	beq.n	8002bbc <UART_SetConfig+0x260>
 8002baa:	e00f      	b.n	8002bcc <UART_SetConfig+0x270>
 8002bac:	2300      	movs	r3, #0
 8002bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bb2:	e012      	b.n	8002bda <UART_SetConfig+0x27e>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bba:	e00e      	b.n	8002bda <UART_SetConfig+0x27e>
 8002bbc:	2304      	movs	r3, #4
 8002bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bc2:	e00a      	b.n	8002bda <UART_SetConfig+0x27e>
 8002bc4:	2308      	movs	r3, #8
 8002bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bca:	e006      	b.n	8002bda <UART_SetConfig+0x27e>
 8002bcc:	2310      	movs	r3, #16
 8002bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bd2:	e002      	b.n	8002bda <UART_SetConfig+0x27e>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a17      	ldr	r2, [pc, #92]	@ (8002c3c <UART_SetConfig+0x2e0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	f040 80a8 	bne.w	8002d36 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002be6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002bea:	2b08      	cmp	r3, #8
 8002bec:	d834      	bhi.n	8002c58 <UART_SetConfig+0x2fc>
 8002bee:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf4 <UART_SetConfig+0x298>)
 8002bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf4:	08002c19 	.word	0x08002c19
 8002bf8:	08002c59 	.word	0x08002c59
 8002bfc:	08002c21 	.word	0x08002c21
 8002c00:	08002c59 	.word	0x08002c59
 8002c04:	08002c27 	.word	0x08002c27
 8002c08:	08002c59 	.word	0x08002c59
 8002c0c:	08002c59 	.word	0x08002c59
 8002c10:	08002c59 	.word	0x08002c59
 8002c14:	08002c2f 	.word	0x08002c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c18:	f7ff fb60 	bl	80022dc <HAL_RCC_GetPCLK1Freq>
 8002c1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c1e:	e021      	b.n	8002c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c20:	4b0c      	ldr	r3, [pc, #48]	@ (8002c54 <UART_SetConfig+0x2f8>)
 8002c22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c24:	e01e      	b.n	8002c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c26:	f7ff faeb 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002c2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c2c:	e01a      	b.n	8002c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c34:	e016      	b.n	8002c64 <UART_SetConfig+0x308>
 8002c36:	bf00      	nop
 8002c38:	cfff69f3 	.word	0xcfff69f3
 8002c3c:	40008000 	.word	0x40008000
 8002c40:	40013800 	.word	0x40013800
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40004400 	.word	0x40004400
 8002c4c:	40004800 	.word	0x40004800
 8002c50:	40004c00 	.word	0x40004c00
 8002c54:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002c62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 812a 	beq.w	8002ec0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	4a9e      	ldr	r2, [pc, #632]	@ (8002eec <UART_SetConfig+0x590>)
 8002c72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c76:	461a      	mov	r2, r3
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	4613      	mov	r3, r2
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	4413      	add	r3, r2
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d305      	bcc.n	8002c9c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d903      	bls.n	8002ca4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ca2:	e10d      	b.n	8002ec0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	60fa      	str	r2, [r7, #12]
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb0:	4a8e      	ldr	r2, [pc, #568]	@ (8002eec <UART_SetConfig+0x590>)
 8002cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2200      	movs	r2, #0
 8002cba:	603b      	str	r3, [r7, #0]
 8002cbc:	607a      	str	r2, [r7, #4]
 8002cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cc6:	f7fd fafb 	bl	80002c0 <__aeabi_uldivmod>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4610      	mov	r0, r2
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	020b      	lsls	r3, r1, #8
 8002cdc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002ce0:	0202      	lsls	r2, r0, #8
 8002ce2:	6979      	ldr	r1, [r7, #20]
 8002ce4:	6849      	ldr	r1, [r1, #4]
 8002ce6:	0849      	lsrs	r1, r1, #1
 8002ce8:	2000      	movs	r0, #0
 8002cea:	460c      	mov	r4, r1
 8002cec:	4605      	mov	r5, r0
 8002cee:	eb12 0804 	adds.w	r8, r2, r4
 8002cf2:	eb43 0905 	adc.w	r9, r3, r5
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	469a      	mov	sl, r3
 8002cfe:	4693      	mov	fp, r2
 8002d00:	4652      	mov	r2, sl
 8002d02:	465b      	mov	r3, fp
 8002d04:	4640      	mov	r0, r8
 8002d06:	4649      	mov	r1, r9
 8002d08:	f7fd fada 	bl	80002c0 <__aeabi_uldivmod>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4613      	mov	r3, r2
 8002d12:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d1a:	d308      	bcc.n	8002d2e <UART_SetConfig+0x3d2>
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d22:	d204      	bcs.n	8002d2e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6a3a      	ldr	r2, [r7, #32]
 8002d2a:	60da      	str	r2, [r3, #12]
 8002d2c:	e0c8      	b.n	8002ec0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d34:	e0c4      	b.n	8002ec0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d3e:	d167      	bne.n	8002e10 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002d40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d828      	bhi.n	8002d9a <UART_SetConfig+0x43e>
 8002d48:	a201      	add	r2, pc, #4	@ (adr r2, 8002d50 <UART_SetConfig+0x3f4>)
 8002d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4e:	bf00      	nop
 8002d50:	08002d75 	.word	0x08002d75
 8002d54:	08002d7d 	.word	0x08002d7d
 8002d58:	08002d85 	.word	0x08002d85
 8002d5c:	08002d9b 	.word	0x08002d9b
 8002d60:	08002d8b 	.word	0x08002d8b
 8002d64:	08002d9b 	.word	0x08002d9b
 8002d68:	08002d9b 	.word	0x08002d9b
 8002d6c:	08002d9b 	.word	0x08002d9b
 8002d70:	08002d93 	.word	0x08002d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d74:	f7ff fab2 	bl	80022dc <HAL_RCC_GetPCLK1Freq>
 8002d78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d7a:	e014      	b.n	8002da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d7c:	f7ff fac4 	bl	8002308 <HAL_RCC_GetPCLK2Freq>
 8002d80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d82:	e010      	b.n	8002da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d84:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef0 <UART_SetConfig+0x594>)
 8002d86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d88:	e00d      	b.n	8002da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d8a:	f7ff fa39 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002d8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d90:	e009      	b.n	8002da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d98:	e005      	b.n	8002da6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002da4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 8089 	beq.w	8002ec0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	4a4e      	ldr	r2, [pc, #312]	@ (8002eec <UART_SetConfig+0x590>)
 8002db4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002db8:	461a      	mov	r2, r3
 8002dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dc0:	005a      	lsls	r2, r3, #1
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	441a      	add	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	2b0f      	cmp	r3, #15
 8002dd8:	d916      	bls.n	8002e08 <UART_SetConfig+0x4ac>
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de0:	d212      	bcs.n	8002e08 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	f023 030f 	bic.w	r3, r3, #15
 8002dea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	085b      	lsrs	r3, r3, #1
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	8bfb      	ldrh	r3, [r7, #30]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	8bfa      	ldrh	r2, [r7, #30]
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	e05b      	b.n	8002ec0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e0e:	e057      	b.n	8002ec0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d828      	bhi.n	8002e6a <UART_SetConfig+0x50e>
 8002e18:	a201      	add	r2, pc, #4	@ (adr r2, 8002e20 <UART_SetConfig+0x4c4>)
 8002e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e1e:	bf00      	nop
 8002e20:	08002e45 	.word	0x08002e45
 8002e24:	08002e4d 	.word	0x08002e4d
 8002e28:	08002e55 	.word	0x08002e55
 8002e2c:	08002e6b 	.word	0x08002e6b
 8002e30:	08002e5b 	.word	0x08002e5b
 8002e34:	08002e6b 	.word	0x08002e6b
 8002e38:	08002e6b 	.word	0x08002e6b
 8002e3c:	08002e6b 	.word	0x08002e6b
 8002e40:	08002e63 	.word	0x08002e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e44:	f7ff fa4a 	bl	80022dc <HAL_RCC_GetPCLK1Freq>
 8002e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e4a:	e014      	b.n	8002e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e4c:	f7ff fa5c 	bl	8002308 <HAL_RCC_GetPCLK2Freq>
 8002e50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e52:	e010      	b.n	8002e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e54:	4b26      	ldr	r3, [pc, #152]	@ (8002ef0 <UART_SetConfig+0x594>)
 8002e56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e58:	e00d      	b.n	8002e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e5a:	f7ff f9d1 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002e5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e60:	e009      	b.n	8002e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e68:	e005      	b.n	8002e76 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002e74:	bf00      	nop
    }

    if (pclk != 0U)
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d021      	beq.n	8002ec0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	4a1a      	ldr	r2, [pc, #104]	@ (8002eec <UART_SetConfig+0x590>)
 8002e82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e86:	461a      	mov	r2, r3
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	085b      	lsrs	r3, r3, #1
 8002e94:	441a      	add	r2, r3
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	2b0f      	cmp	r3, #15
 8002ea4:	d909      	bls.n	8002eba <UART_SetConfig+0x55e>
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eac:	d205      	bcs.n	8002eba <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	e002      	b.n	8002ec0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002edc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3730      	adds	r7, #48	@ 0x30
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eea:	bf00      	nop
 8002eec:	0800454c 	.word	0x0800454c
 8002ef0:	00f42400 	.word	0x00f42400

08002ef4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00a      	beq.n	8002f1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00a      	beq.n	8002f40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00a      	beq.n	8002f62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00a      	beq.n	8002f84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00a      	beq.n	8002fa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	f003 0320 	and.w	r3, r3, #32
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d01a      	beq.n	800300a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ff2:	d10a      	bne.n	800300a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00a      	beq.n	800302c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	605a      	str	r2, [r3, #4]
  }
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b098      	sub	sp, #96	@ 0x60
 800303c:	af02      	add	r7, sp, #8
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003048:	f7fd fe94 	bl	8000d74 <HAL_GetTick>
 800304c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b08      	cmp	r3, #8
 800305a:	d12f      	bne.n	80030bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800305c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003064:	2200      	movs	r2, #0
 8003066:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f88e 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d022      	beq.n	80030bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800307c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800307e:	e853 3f00 	ldrex	r3, [r3]
 8003082:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800308a:	653b      	str	r3, [r7, #80]	@ 0x50
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	461a      	mov	r2, r3
 8003092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003094:	647b      	str	r3, [r7, #68]	@ 0x44
 8003096:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003098:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800309a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800309c:	e841 2300 	strex	r3, r2, [r1]
 80030a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1e6      	bne.n	8003076 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e063      	b.n	8003184 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	2b04      	cmp	r3, #4
 80030c8:	d149      	bne.n	800315e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030ce:	9300      	str	r3, [sp, #0]
 80030d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d2:	2200      	movs	r2, #0
 80030d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f857 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d03c      	beq.n	800315e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ec:	e853 3f00 	ldrex	r3, [r3]
 80030f0:	623b      	str	r3, [r7, #32]
   return(result);
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003102:	633b      	str	r3, [r7, #48]	@ 0x30
 8003104:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003106:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800310a:	e841 2300 	strex	r3, r2, [r1]
 800310e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1e6      	bne.n	80030e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3308      	adds	r3, #8
 800311c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	e853 3f00 	ldrex	r3, [r3]
 8003124:	60fb      	str	r3, [r7, #12]
   return(result);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3308      	adds	r3, #8
 8003134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003136:	61fa      	str	r2, [r7, #28]
 8003138:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313a:	69b9      	ldr	r1, [r7, #24]
 800313c:	69fa      	ldr	r2, [r7, #28]
 800313e:	e841 2300 	strex	r3, r2, [r1]
 8003142:	617b      	str	r3, [r7, #20]
   return(result);
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1e5      	bne.n	8003116 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2220      	movs	r2, #32
 800314e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e012      	b.n	8003184 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3758      	adds	r7, #88	@ 0x58
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	4613      	mov	r3, r2
 800319a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800319c:	e04f      	b.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a4:	d04b      	beq.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a6:	f7fd fde5 	bl	8000d74 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d302      	bcc.n	80031bc <UART_WaitOnFlagUntilTimeout+0x30>
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e04e      	b.n	800325e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0304 	and.w	r3, r3, #4
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d037      	beq.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	2b80      	cmp	r3, #128	@ 0x80
 80031d2:	d034      	beq.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b40      	cmp	r3, #64	@ 0x40
 80031d8:	d031      	beq.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d110      	bne.n	800320a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2208      	movs	r2, #8
 80031ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 f838 	bl	8003266 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2208      	movs	r2, #8
 80031fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e029      	b.n	800325e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003218:	d111      	bne.n	800323e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003222:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 f81e 	bl	8003266 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e00f      	b.n	800325e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	69da      	ldr	r2, [r3, #28]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	4013      	ands	r3, r2
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	429a      	cmp	r2, r3
 800324c:	bf0c      	ite	eq
 800324e:	2301      	moveq	r3, #1
 8003250:	2300      	movne	r3, #0
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	429a      	cmp	r2, r3
 800325a:	d0a0      	beq.n	800319e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003266:	b480      	push	{r7}
 8003268:	b095      	sub	sp, #84	@ 0x54
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003276:	e853 3f00 	ldrex	r3, [r3]
 800327a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800327c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003282:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	461a      	mov	r2, r3
 800328a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800328c:	643b      	str	r3, [r7, #64]	@ 0x40
 800328e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003290:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003292:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003294:	e841 2300 	strex	r3, r2, [r1]
 8003298:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800329a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1e6      	bne.n	800326e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	3308      	adds	r3, #8
 80032a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	e853 3f00 	ldrex	r3, [r3]
 80032ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3308      	adds	r3, #8
 80032c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032cc:	e841 2300 	strex	r3, r2, [r1]
 80032d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1e3      	bne.n	80032a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d118      	bne.n	8003312 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	e853 3f00 	ldrex	r3, [r3]
 80032ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f023 0310 	bic.w	r3, r3, #16
 80032f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032fe:	61bb      	str	r3, [r7, #24]
 8003300:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003302:	6979      	ldr	r1, [r7, #20]
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	e841 2300 	strex	r3, r2, [r1]
 800330a:	613b      	str	r3, [r7, #16]
   return(result);
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1e6      	bne.n	80032e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2220      	movs	r2, #32
 8003316:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003326:	bf00      	nop
 8003328:	3754      	adds	r7, #84	@ 0x54
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003332:	b480      	push	{r7}
 8003334:	b085      	sub	sp, #20
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_UARTEx_DisableFifoMode+0x16>
 8003344:	2302      	movs	r3, #2
 8003346:	e027      	b.n	8003398 <HAL_UARTEx_DisableFifoMode+0x66>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	@ 0x24
 8003354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0201 	bic.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003376:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2220      	movs	r2, #32
 800338a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e02d      	b.n	8003418 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2224      	movs	r2, #36	@ 0x24
 80033c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f84f 	bl	800349c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2220      	movs	r2, #32
 800340a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003434:	2302      	movs	r3, #2
 8003436:	e02d      	b.n	8003494 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2224      	movs	r2, #36	@ 0x24
 8003444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0201 	bic.w	r2, r2, #1
 800345e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 f811 	bl	800349c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2220      	movs	r2, #32
 8003486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d108      	bne.n	80034be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80034bc:	e031      	b.n	8003522 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80034be:	2308      	movs	r3, #8
 80034c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80034c2:	2308      	movs	r3, #8
 80034c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	0e5b      	lsrs	r3, r3, #25
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	0f5b      	lsrs	r3, r3, #29
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80034e6:	7bbb      	ldrb	r3, [r7, #14]
 80034e8:	7b3a      	ldrb	r2, [r7, #12]
 80034ea:	4911      	ldr	r1, [pc, #68]	@ (8003530 <UARTEx_SetNbDataToProcess+0x94>)
 80034ec:	5c8a      	ldrb	r2, [r1, r2]
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80034f2:	7b3a      	ldrb	r2, [r7, #12]
 80034f4:	490f      	ldr	r1, [pc, #60]	@ (8003534 <UARTEx_SetNbDataToProcess+0x98>)
 80034f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80034f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	7b7a      	ldrb	r2, [r7, #13]
 8003508:	4909      	ldr	r1, [pc, #36]	@ (8003530 <UARTEx_SetNbDataToProcess+0x94>)
 800350a:	5c8a      	ldrb	r2, [r1, r2]
 800350c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003510:	7b7a      	ldrb	r2, [r7, #13]
 8003512:	4908      	ldr	r1, [pc, #32]	@ (8003534 <UARTEx_SetNbDataToProcess+0x98>)
 8003514:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003516:	fb93 f3f2 	sdiv	r3, r3, r2
 800351a:	b29a      	uxth	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003522:	bf00      	nop
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	08004564 	.word	0x08004564
 8003534:	0800456c 	.word	0x0800456c

08003538 <std>:
 8003538:	2300      	movs	r3, #0
 800353a:	b510      	push	{r4, lr}
 800353c:	4604      	mov	r4, r0
 800353e:	e9c0 3300 	strd	r3, r3, [r0]
 8003542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003546:	6083      	str	r3, [r0, #8]
 8003548:	8181      	strh	r1, [r0, #12]
 800354a:	6643      	str	r3, [r0, #100]	@ 0x64
 800354c:	81c2      	strh	r2, [r0, #14]
 800354e:	6183      	str	r3, [r0, #24]
 8003550:	4619      	mov	r1, r3
 8003552:	2208      	movs	r2, #8
 8003554:	305c      	adds	r0, #92	@ 0x5c
 8003556:	f000 f9f9 	bl	800394c <memset>
 800355a:	4b0d      	ldr	r3, [pc, #52]	@ (8003590 <std+0x58>)
 800355c:	6263      	str	r3, [r4, #36]	@ 0x24
 800355e:	4b0d      	ldr	r3, [pc, #52]	@ (8003594 <std+0x5c>)
 8003560:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003562:	4b0d      	ldr	r3, [pc, #52]	@ (8003598 <std+0x60>)
 8003564:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003566:	4b0d      	ldr	r3, [pc, #52]	@ (800359c <std+0x64>)
 8003568:	6323      	str	r3, [r4, #48]	@ 0x30
 800356a:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <std+0x68>)
 800356c:	6224      	str	r4, [r4, #32]
 800356e:	429c      	cmp	r4, r3
 8003570:	d006      	beq.n	8003580 <std+0x48>
 8003572:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003576:	4294      	cmp	r4, r2
 8003578:	d002      	beq.n	8003580 <std+0x48>
 800357a:	33d0      	adds	r3, #208	@ 0xd0
 800357c:	429c      	cmp	r4, r3
 800357e:	d105      	bne.n	800358c <std+0x54>
 8003580:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003588:	f000 ba58 	b.w	8003a3c <__retarget_lock_init_recursive>
 800358c:	bd10      	pop	{r4, pc}
 800358e:	bf00      	nop
 8003590:	0800379d 	.word	0x0800379d
 8003594:	080037bf 	.word	0x080037bf
 8003598:	080037f7 	.word	0x080037f7
 800359c:	0800381b 	.word	0x0800381b
 80035a0:	20000184 	.word	0x20000184

080035a4 <stdio_exit_handler>:
 80035a4:	4a02      	ldr	r2, [pc, #8]	@ (80035b0 <stdio_exit_handler+0xc>)
 80035a6:	4903      	ldr	r1, [pc, #12]	@ (80035b4 <stdio_exit_handler+0x10>)
 80035a8:	4803      	ldr	r0, [pc, #12]	@ (80035b8 <stdio_exit_handler+0x14>)
 80035aa:	f000 b869 	b.w	8003680 <_fwalk_sglue>
 80035ae:	bf00      	nop
 80035b0:	2000000c 	.word	0x2000000c
 80035b4:	080042dd 	.word	0x080042dd
 80035b8:	2000001c 	.word	0x2000001c

080035bc <cleanup_stdio>:
 80035bc:	6841      	ldr	r1, [r0, #4]
 80035be:	4b0c      	ldr	r3, [pc, #48]	@ (80035f0 <cleanup_stdio+0x34>)
 80035c0:	4299      	cmp	r1, r3
 80035c2:	b510      	push	{r4, lr}
 80035c4:	4604      	mov	r4, r0
 80035c6:	d001      	beq.n	80035cc <cleanup_stdio+0x10>
 80035c8:	f000 fe88 	bl	80042dc <_fflush_r>
 80035cc:	68a1      	ldr	r1, [r4, #8]
 80035ce:	4b09      	ldr	r3, [pc, #36]	@ (80035f4 <cleanup_stdio+0x38>)
 80035d0:	4299      	cmp	r1, r3
 80035d2:	d002      	beq.n	80035da <cleanup_stdio+0x1e>
 80035d4:	4620      	mov	r0, r4
 80035d6:	f000 fe81 	bl	80042dc <_fflush_r>
 80035da:	68e1      	ldr	r1, [r4, #12]
 80035dc:	4b06      	ldr	r3, [pc, #24]	@ (80035f8 <cleanup_stdio+0x3c>)
 80035de:	4299      	cmp	r1, r3
 80035e0:	d004      	beq.n	80035ec <cleanup_stdio+0x30>
 80035e2:	4620      	mov	r0, r4
 80035e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035e8:	f000 be78 	b.w	80042dc <_fflush_r>
 80035ec:	bd10      	pop	{r4, pc}
 80035ee:	bf00      	nop
 80035f0:	20000184 	.word	0x20000184
 80035f4:	200001ec 	.word	0x200001ec
 80035f8:	20000254 	.word	0x20000254

080035fc <global_stdio_init.part.0>:
 80035fc:	b510      	push	{r4, lr}
 80035fe:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <global_stdio_init.part.0+0x30>)
 8003600:	4c0b      	ldr	r4, [pc, #44]	@ (8003630 <global_stdio_init.part.0+0x34>)
 8003602:	4a0c      	ldr	r2, [pc, #48]	@ (8003634 <global_stdio_init.part.0+0x38>)
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	4620      	mov	r0, r4
 8003608:	2200      	movs	r2, #0
 800360a:	2104      	movs	r1, #4
 800360c:	f7ff ff94 	bl	8003538 <std>
 8003610:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003614:	2201      	movs	r2, #1
 8003616:	2109      	movs	r1, #9
 8003618:	f7ff ff8e 	bl	8003538 <std>
 800361c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003620:	2202      	movs	r2, #2
 8003622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003626:	2112      	movs	r1, #18
 8003628:	f7ff bf86 	b.w	8003538 <std>
 800362c:	200002bc 	.word	0x200002bc
 8003630:	20000184 	.word	0x20000184
 8003634:	080035a5 	.word	0x080035a5

08003638 <__sfp_lock_acquire>:
 8003638:	4801      	ldr	r0, [pc, #4]	@ (8003640 <__sfp_lock_acquire+0x8>)
 800363a:	f000 ba00 	b.w	8003a3e <__retarget_lock_acquire_recursive>
 800363e:	bf00      	nop
 8003640:	200002c5 	.word	0x200002c5

08003644 <__sfp_lock_release>:
 8003644:	4801      	ldr	r0, [pc, #4]	@ (800364c <__sfp_lock_release+0x8>)
 8003646:	f000 b9fb 	b.w	8003a40 <__retarget_lock_release_recursive>
 800364a:	bf00      	nop
 800364c:	200002c5 	.word	0x200002c5

08003650 <__sinit>:
 8003650:	b510      	push	{r4, lr}
 8003652:	4604      	mov	r4, r0
 8003654:	f7ff fff0 	bl	8003638 <__sfp_lock_acquire>
 8003658:	6a23      	ldr	r3, [r4, #32]
 800365a:	b11b      	cbz	r3, 8003664 <__sinit+0x14>
 800365c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003660:	f7ff bff0 	b.w	8003644 <__sfp_lock_release>
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <__sinit+0x28>)
 8003666:	6223      	str	r3, [r4, #32]
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <__sinit+0x2c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1f5      	bne.n	800365c <__sinit+0xc>
 8003670:	f7ff ffc4 	bl	80035fc <global_stdio_init.part.0>
 8003674:	e7f2      	b.n	800365c <__sinit+0xc>
 8003676:	bf00      	nop
 8003678:	080035bd 	.word	0x080035bd
 800367c:	200002bc 	.word	0x200002bc

08003680 <_fwalk_sglue>:
 8003680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003684:	4607      	mov	r7, r0
 8003686:	4688      	mov	r8, r1
 8003688:	4614      	mov	r4, r2
 800368a:	2600      	movs	r6, #0
 800368c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003690:	f1b9 0901 	subs.w	r9, r9, #1
 8003694:	d505      	bpl.n	80036a2 <_fwalk_sglue+0x22>
 8003696:	6824      	ldr	r4, [r4, #0]
 8003698:	2c00      	cmp	r4, #0
 800369a:	d1f7      	bne.n	800368c <_fwalk_sglue+0xc>
 800369c:	4630      	mov	r0, r6
 800369e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036a2:	89ab      	ldrh	r3, [r5, #12]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d907      	bls.n	80036b8 <_fwalk_sglue+0x38>
 80036a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036ac:	3301      	adds	r3, #1
 80036ae:	d003      	beq.n	80036b8 <_fwalk_sglue+0x38>
 80036b0:	4629      	mov	r1, r5
 80036b2:	4638      	mov	r0, r7
 80036b4:	47c0      	blx	r8
 80036b6:	4306      	orrs	r6, r0
 80036b8:	3568      	adds	r5, #104	@ 0x68
 80036ba:	e7e9      	b.n	8003690 <_fwalk_sglue+0x10>

080036bc <iprintf>:
 80036bc:	b40f      	push	{r0, r1, r2, r3}
 80036be:	b507      	push	{r0, r1, r2, lr}
 80036c0:	4906      	ldr	r1, [pc, #24]	@ (80036dc <iprintf+0x20>)
 80036c2:	ab04      	add	r3, sp, #16
 80036c4:	6808      	ldr	r0, [r1, #0]
 80036c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80036ca:	6881      	ldr	r1, [r0, #8]
 80036cc:	9301      	str	r3, [sp, #4]
 80036ce:	f000 fadb 	bl	8003c88 <_vfiprintf_r>
 80036d2:	b003      	add	sp, #12
 80036d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80036d8:	b004      	add	sp, #16
 80036da:	4770      	bx	lr
 80036dc:	20000018 	.word	0x20000018

080036e0 <_puts_r>:
 80036e0:	6a03      	ldr	r3, [r0, #32]
 80036e2:	b570      	push	{r4, r5, r6, lr}
 80036e4:	6884      	ldr	r4, [r0, #8]
 80036e6:	4605      	mov	r5, r0
 80036e8:	460e      	mov	r6, r1
 80036ea:	b90b      	cbnz	r3, 80036f0 <_puts_r+0x10>
 80036ec:	f7ff ffb0 	bl	8003650 <__sinit>
 80036f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036f2:	07db      	lsls	r3, r3, #31
 80036f4:	d405      	bmi.n	8003702 <_puts_r+0x22>
 80036f6:	89a3      	ldrh	r3, [r4, #12]
 80036f8:	0598      	lsls	r0, r3, #22
 80036fa:	d402      	bmi.n	8003702 <_puts_r+0x22>
 80036fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036fe:	f000 f99e 	bl	8003a3e <__retarget_lock_acquire_recursive>
 8003702:	89a3      	ldrh	r3, [r4, #12]
 8003704:	0719      	lsls	r1, r3, #28
 8003706:	d502      	bpl.n	800370e <_puts_r+0x2e>
 8003708:	6923      	ldr	r3, [r4, #16]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d135      	bne.n	800377a <_puts_r+0x9a>
 800370e:	4621      	mov	r1, r4
 8003710:	4628      	mov	r0, r5
 8003712:	f000 f8c5 	bl	80038a0 <__swsetup_r>
 8003716:	b380      	cbz	r0, 800377a <_puts_r+0x9a>
 8003718:	f04f 35ff 	mov.w	r5, #4294967295
 800371c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800371e:	07da      	lsls	r2, r3, #31
 8003720:	d405      	bmi.n	800372e <_puts_r+0x4e>
 8003722:	89a3      	ldrh	r3, [r4, #12]
 8003724:	059b      	lsls	r3, r3, #22
 8003726:	d402      	bmi.n	800372e <_puts_r+0x4e>
 8003728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800372a:	f000 f989 	bl	8003a40 <__retarget_lock_release_recursive>
 800372e:	4628      	mov	r0, r5
 8003730:	bd70      	pop	{r4, r5, r6, pc}
 8003732:	2b00      	cmp	r3, #0
 8003734:	da04      	bge.n	8003740 <_puts_r+0x60>
 8003736:	69a2      	ldr	r2, [r4, #24]
 8003738:	429a      	cmp	r2, r3
 800373a:	dc17      	bgt.n	800376c <_puts_r+0x8c>
 800373c:	290a      	cmp	r1, #10
 800373e:	d015      	beq.n	800376c <_puts_r+0x8c>
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	6022      	str	r2, [r4, #0]
 8003746:	7019      	strb	r1, [r3, #0]
 8003748:	68a3      	ldr	r3, [r4, #8]
 800374a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800374e:	3b01      	subs	r3, #1
 8003750:	60a3      	str	r3, [r4, #8]
 8003752:	2900      	cmp	r1, #0
 8003754:	d1ed      	bne.n	8003732 <_puts_r+0x52>
 8003756:	2b00      	cmp	r3, #0
 8003758:	da11      	bge.n	800377e <_puts_r+0x9e>
 800375a:	4622      	mov	r2, r4
 800375c:	210a      	movs	r1, #10
 800375e:	4628      	mov	r0, r5
 8003760:	f000 f85f 	bl	8003822 <__swbuf_r>
 8003764:	3001      	adds	r0, #1
 8003766:	d0d7      	beq.n	8003718 <_puts_r+0x38>
 8003768:	250a      	movs	r5, #10
 800376a:	e7d7      	b.n	800371c <_puts_r+0x3c>
 800376c:	4622      	mov	r2, r4
 800376e:	4628      	mov	r0, r5
 8003770:	f000 f857 	bl	8003822 <__swbuf_r>
 8003774:	3001      	adds	r0, #1
 8003776:	d1e7      	bne.n	8003748 <_puts_r+0x68>
 8003778:	e7ce      	b.n	8003718 <_puts_r+0x38>
 800377a:	3e01      	subs	r6, #1
 800377c:	e7e4      	b.n	8003748 <_puts_r+0x68>
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	6022      	str	r2, [r4, #0]
 8003784:	220a      	movs	r2, #10
 8003786:	701a      	strb	r2, [r3, #0]
 8003788:	e7ee      	b.n	8003768 <_puts_r+0x88>
	...

0800378c <puts>:
 800378c:	4b02      	ldr	r3, [pc, #8]	@ (8003798 <puts+0xc>)
 800378e:	4601      	mov	r1, r0
 8003790:	6818      	ldr	r0, [r3, #0]
 8003792:	f7ff bfa5 	b.w	80036e0 <_puts_r>
 8003796:	bf00      	nop
 8003798:	20000018 	.word	0x20000018

0800379c <__sread>:
 800379c:	b510      	push	{r4, lr}
 800379e:	460c      	mov	r4, r1
 80037a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a4:	f000 f8fc 	bl	80039a0 <_read_r>
 80037a8:	2800      	cmp	r0, #0
 80037aa:	bfab      	itete	ge
 80037ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037ae:	89a3      	ldrhlt	r3, [r4, #12]
 80037b0:	181b      	addge	r3, r3, r0
 80037b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037b6:	bfac      	ite	ge
 80037b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037ba:	81a3      	strhlt	r3, [r4, #12]
 80037bc:	bd10      	pop	{r4, pc}

080037be <__swrite>:
 80037be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037c2:	461f      	mov	r7, r3
 80037c4:	898b      	ldrh	r3, [r1, #12]
 80037c6:	05db      	lsls	r3, r3, #23
 80037c8:	4605      	mov	r5, r0
 80037ca:	460c      	mov	r4, r1
 80037cc:	4616      	mov	r6, r2
 80037ce:	d505      	bpl.n	80037dc <__swrite+0x1e>
 80037d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d4:	2302      	movs	r3, #2
 80037d6:	2200      	movs	r2, #0
 80037d8:	f000 f8d0 	bl	800397c <_lseek_r>
 80037dc:	89a3      	ldrh	r3, [r4, #12]
 80037de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037e6:	81a3      	strh	r3, [r4, #12]
 80037e8:	4632      	mov	r2, r6
 80037ea:	463b      	mov	r3, r7
 80037ec:	4628      	mov	r0, r5
 80037ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037f2:	f000 b8e7 	b.w	80039c4 <_write_r>

080037f6 <__sseek>:
 80037f6:	b510      	push	{r4, lr}
 80037f8:	460c      	mov	r4, r1
 80037fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037fe:	f000 f8bd 	bl	800397c <_lseek_r>
 8003802:	1c43      	adds	r3, r0, #1
 8003804:	89a3      	ldrh	r3, [r4, #12]
 8003806:	bf15      	itete	ne
 8003808:	6560      	strne	r0, [r4, #84]	@ 0x54
 800380a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800380e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003812:	81a3      	strheq	r3, [r4, #12]
 8003814:	bf18      	it	ne
 8003816:	81a3      	strhne	r3, [r4, #12]
 8003818:	bd10      	pop	{r4, pc}

0800381a <__sclose>:
 800381a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800381e:	f000 b89d 	b.w	800395c <_close_r>

08003822 <__swbuf_r>:
 8003822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003824:	460e      	mov	r6, r1
 8003826:	4614      	mov	r4, r2
 8003828:	4605      	mov	r5, r0
 800382a:	b118      	cbz	r0, 8003834 <__swbuf_r+0x12>
 800382c:	6a03      	ldr	r3, [r0, #32]
 800382e:	b90b      	cbnz	r3, 8003834 <__swbuf_r+0x12>
 8003830:	f7ff ff0e 	bl	8003650 <__sinit>
 8003834:	69a3      	ldr	r3, [r4, #24]
 8003836:	60a3      	str	r3, [r4, #8]
 8003838:	89a3      	ldrh	r3, [r4, #12]
 800383a:	071a      	lsls	r2, r3, #28
 800383c:	d501      	bpl.n	8003842 <__swbuf_r+0x20>
 800383e:	6923      	ldr	r3, [r4, #16]
 8003840:	b943      	cbnz	r3, 8003854 <__swbuf_r+0x32>
 8003842:	4621      	mov	r1, r4
 8003844:	4628      	mov	r0, r5
 8003846:	f000 f82b 	bl	80038a0 <__swsetup_r>
 800384a:	b118      	cbz	r0, 8003854 <__swbuf_r+0x32>
 800384c:	f04f 37ff 	mov.w	r7, #4294967295
 8003850:	4638      	mov	r0, r7
 8003852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003854:	6823      	ldr	r3, [r4, #0]
 8003856:	6922      	ldr	r2, [r4, #16]
 8003858:	1a98      	subs	r0, r3, r2
 800385a:	6963      	ldr	r3, [r4, #20]
 800385c:	b2f6      	uxtb	r6, r6
 800385e:	4283      	cmp	r3, r0
 8003860:	4637      	mov	r7, r6
 8003862:	dc05      	bgt.n	8003870 <__swbuf_r+0x4e>
 8003864:	4621      	mov	r1, r4
 8003866:	4628      	mov	r0, r5
 8003868:	f000 fd38 	bl	80042dc <_fflush_r>
 800386c:	2800      	cmp	r0, #0
 800386e:	d1ed      	bne.n	800384c <__swbuf_r+0x2a>
 8003870:	68a3      	ldr	r3, [r4, #8]
 8003872:	3b01      	subs	r3, #1
 8003874:	60a3      	str	r3, [r4, #8]
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	1c5a      	adds	r2, r3, #1
 800387a:	6022      	str	r2, [r4, #0]
 800387c:	701e      	strb	r6, [r3, #0]
 800387e:	6962      	ldr	r2, [r4, #20]
 8003880:	1c43      	adds	r3, r0, #1
 8003882:	429a      	cmp	r2, r3
 8003884:	d004      	beq.n	8003890 <__swbuf_r+0x6e>
 8003886:	89a3      	ldrh	r3, [r4, #12]
 8003888:	07db      	lsls	r3, r3, #31
 800388a:	d5e1      	bpl.n	8003850 <__swbuf_r+0x2e>
 800388c:	2e0a      	cmp	r6, #10
 800388e:	d1df      	bne.n	8003850 <__swbuf_r+0x2e>
 8003890:	4621      	mov	r1, r4
 8003892:	4628      	mov	r0, r5
 8003894:	f000 fd22 	bl	80042dc <_fflush_r>
 8003898:	2800      	cmp	r0, #0
 800389a:	d0d9      	beq.n	8003850 <__swbuf_r+0x2e>
 800389c:	e7d6      	b.n	800384c <__swbuf_r+0x2a>
	...

080038a0 <__swsetup_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4b29      	ldr	r3, [pc, #164]	@ (8003948 <__swsetup_r+0xa8>)
 80038a4:	4605      	mov	r5, r0
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	460c      	mov	r4, r1
 80038aa:	b118      	cbz	r0, 80038b4 <__swsetup_r+0x14>
 80038ac:	6a03      	ldr	r3, [r0, #32]
 80038ae:	b90b      	cbnz	r3, 80038b4 <__swsetup_r+0x14>
 80038b0:	f7ff fece 	bl	8003650 <__sinit>
 80038b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038b8:	0719      	lsls	r1, r3, #28
 80038ba:	d422      	bmi.n	8003902 <__swsetup_r+0x62>
 80038bc:	06da      	lsls	r2, r3, #27
 80038be:	d407      	bmi.n	80038d0 <__swsetup_r+0x30>
 80038c0:	2209      	movs	r2, #9
 80038c2:	602a      	str	r2, [r5, #0]
 80038c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038c8:	81a3      	strh	r3, [r4, #12]
 80038ca:	f04f 30ff 	mov.w	r0, #4294967295
 80038ce:	e033      	b.n	8003938 <__swsetup_r+0x98>
 80038d0:	0758      	lsls	r0, r3, #29
 80038d2:	d512      	bpl.n	80038fa <__swsetup_r+0x5a>
 80038d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038d6:	b141      	cbz	r1, 80038ea <__swsetup_r+0x4a>
 80038d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038dc:	4299      	cmp	r1, r3
 80038de:	d002      	beq.n	80038e6 <__swsetup_r+0x46>
 80038e0:	4628      	mov	r0, r5
 80038e2:	f000 f8af 	bl	8003a44 <_free_r>
 80038e6:	2300      	movs	r3, #0
 80038e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80038ea:	89a3      	ldrh	r3, [r4, #12]
 80038ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80038f0:	81a3      	strh	r3, [r4, #12]
 80038f2:	2300      	movs	r3, #0
 80038f4:	6063      	str	r3, [r4, #4]
 80038f6:	6923      	ldr	r3, [r4, #16]
 80038f8:	6023      	str	r3, [r4, #0]
 80038fa:	89a3      	ldrh	r3, [r4, #12]
 80038fc:	f043 0308 	orr.w	r3, r3, #8
 8003900:	81a3      	strh	r3, [r4, #12]
 8003902:	6923      	ldr	r3, [r4, #16]
 8003904:	b94b      	cbnz	r3, 800391a <__swsetup_r+0x7a>
 8003906:	89a3      	ldrh	r3, [r4, #12]
 8003908:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800390c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003910:	d003      	beq.n	800391a <__swsetup_r+0x7a>
 8003912:	4621      	mov	r1, r4
 8003914:	4628      	mov	r0, r5
 8003916:	f000 fd2f 	bl	8004378 <__smakebuf_r>
 800391a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800391e:	f013 0201 	ands.w	r2, r3, #1
 8003922:	d00a      	beq.n	800393a <__swsetup_r+0x9a>
 8003924:	2200      	movs	r2, #0
 8003926:	60a2      	str	r2, [r4, #8]
 8003928:	6962      	ldr	r2, [r4, #20]
 800392a:	4252      	negs	r2, r2
 800392c:	61a2      	str	r2, [r4, #24]
 800392e:	6922      	ldr	r2, [r4, #16]
 8003930:	b942      	cbnz	r2, 8003944 <__swsetup_r+0xa4>
 8003932:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003936:	d1c5      	bne.n	80038c4 <__swsetup_r+0x24>
 8003938:	bd38      	pop	{r3, r4, r5, pc}
 800393a:	0799      	lsls	r1, r3, #30
 800393c:	bf58      	it	pl
 800393e:	6962      	ldrpl	r2, [r4, #20]
 8003940:	60a2      	str	r2, [r4, #8]
 8003942:	e7f4      	b.n	800392e <__swsetup_r+0x8e>
 8003944:	2000      	movs	r0, #0
 8003946:	e7f7      	b.n	8003938 <__swsetup_r+0x98>
 8003948:	20000018 	.word	0x20000018

0800394c <memset>:
 800394c:	4402      	add	r2, r0
 800394e:	4603      	mov	r3, r0
 8003950:	4293      	cmp	r3, r2
 8003952:	d100      	bne.n	8003956 <memset+0xa>
 8003954:	4770      	bx	lr
 8003956:	f803 1b01 	strb.w	r1, [r3], #1
 800395a:	e7f9      	b.n	8003950 <memset+0x4>

0800395c <_close_r>:
 800395c:	b538      	push	{r3, r4, r5, lr}
 800395e:	4d06      	ldr	r5, [pc, #24]	@ (8003978 <_close_r+0x1c>)
 8003960:	2300      	movs	r3, #0
 8003962:	4604      	mov	r4, r0
 8003964:	4608      	mov	r0, r1
 8003966:	602b      	str	r3, [r5, #0]
 8003968:	f7fd f8fa 	bl	8000b60 <_close>
 800396c:	1c43      	adds	r3, r0, #1
 800396e:	d102      	bne.n	8003976 <_close_r+0x1a>
 8003970:	682b      	ldr	r3, [r5, #0]
 8003972:	b103      	cbz	r3, 8003976 <_close_r+0x1a>
 8003974:	6023      	str	r3, [r4, #0]
 8003976:	bd38      	pop	{r3, r4, r5, pc}
 8003978:	200002c0 	.word	0x200002c0

0800397c <_lseek_r>:
 800397c:	b538      	push	{r3, r4, r5, lr}
 800397e:	4d07      	ldr	r5, [pc, #28]	@ (800399c <_lseek_r+0x20>)
 8003980:	4604      	mov	r4, r0
 8003982:	4608      	mov	r0, r1
 8003984:	4611      	mov	r1, r2
 8003986:	2200      	movs	r2, #0
 8003988:	602a      	str	r2, [r5, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	f7fd f90f 	bl	8000bae <_lseek>
 8003990:	1c43      	adds	r3, r0, #1
 8003992:	d102      	bne.n	800399a <_lseek_r+0x1e>
 8003994:	682b      	ldr	r3, [r5, #0]
 8003996:	b103      	cbz	r3, 800399a <_lseek_r+0x1e>
 8003998:	6023      	str	r3, [r4, #0]
 800399a:	bd38      	pop	{r3, r4, r5, pc}
 800399c:	200002c0 	.word	0x200002c0

080039a0 <_read_r>:
 80039a0:	b538      	push	{r3, r4, r5, lr}
 80039a2:	4d07      	ldr	r5, [pc, #28]	@ (80039c0 <_read_r+0x20>)
 80039a4:	4604      	mov	r4, r0
 80039a6:	4608      	mov	r0, r1
 80039a8:	4611      	mov	r1, r2
 80039aa:	2200      	movs	r2, #0
 80039ac:	602a      	str	r2, [r5, #0]
 80039ae:	461a      	mov	r2, r3
 80039b0:	f7fd f8b9 	bl	8000b26 <_read>
 80039b4:	1c43      	adds	r3, r0, #1
 80039b6:	d102      	bne.n	80039be <_read_r+0x1e>
 80039b8:	682b      	ldr	r3, [r5, #0]
 80039ba:	b103      	cbz	r3, 80039be <_read_r+0x1e>
 80039bc:	6023      	str	r3, [r4, #0]
 80039be:	bd38      	pop	{r3, r4, r5, pc}
 80039c0:	200002c0 	.word	0x200002c0

080039c4 <_write_r>:
 80039c4:	b538      	push	{r3, r4, r5, lr}
 80039c6:	4d07      	ldr	r5, [pc, #28]	@ (80039e4 <_write_r+0x20>)
 80039c8:	4604      	mov	r4, r0
 80039ca:	4608      	mov	r0, r1
 80039cc:	4611      	mov	r1, r2
 80039ce:	2200      	movs	r2, #0
 80039d0:	602a      	str	r2, [r5, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	f7fc fdec 	bl	80005b0 <_write>
 80039d8:	1c43      	adds	r3, r0, #1
 80039da:	d102      	bne.n	80039e2 <_write_r+0x1e>
 80039dc:	682b      	ldr	r3, [r5, #0]
 80039de:	b103      	cbz	r3, 80039e2 <_write_r+0x1e>
 80039e0:	6023      	str	r3, [r4, #0]
 80039e2:	bd38      	pop	{r3, r4, r5, pc}
 80039e4:	200002c0 	.word	0x200002c0

080039e8 <__errno>:
 80039e8:	4b01      	ldr	r3, [pc, #4]	@ (80039f0 <__errno+0x8>)
 80039ea:	6818      	ldr	r0, [r3, #0]
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20000018 	.word	0x20000018

080039f4 <__libc_init_array>:
 80039f4:	b570      	push	{r4, r5, r6, lr}
 80039f6:	4d0d      	ldr	r5, [pc, #52]	@ (8003a2c <__libc_init_array+0x38>)
 80039f8:	4c0d      	ldr	r4, [pc, #52]	@ (8003a30 <__libc_init_array+0x3c>)
 80039fa:	1b64      	subs	r4, r4, r5
 80039fc:	10a4      	asrs	r4, r4, #2
 80039fe:	2600      	movs	r6, #0
 8003a00:	42a6      	cmp	r6, r4
 8003a02:	d109      	bne.n	8003a18 <__libc_init_array+0x24>
 8003a04:	4d0b      	ldr	r5, [pc, #44]	@ (8003a34 <__libc_init_array+0x40>)
 8003a06:	4c0c      	ldr	r4, [pc, #48]	@ (8003a38 <__libc_init_array+0x44>)
 8003a08:	f000 fd24 	bl	8004454 <_init>
 8003a0c:	1b64      	subs	r4, r4, r5
 8003a0e:	10a4      	asrs	r4, r4, #2
 8003a10:	2600      	movs	r6, #0
 8003a12:	42a6      	cmp	r6, r4
 8003a14:	d105      	bne.n	8003a22 <__libc_init_array+0x2e>
 8003a16:	bd70      	pop	{r4, r5, r6, pc}
 8003a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a1c:	4798      	blx	r3
 8003a1e:	3601      	adds	r6, #1
 8003a20:	e7ee      	b.n	8003a00 <__libc_init_array+0xc>
 8003a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a26:	4798      	blx	r3
 8003a28:	3601      	adds	r6, #1
 8003a2a:	e7f2      	b.n	8003a12 <__libc_init_array+0x1e>
 8003a2c:	080045b0 	.word	0x080045b0
 8003a30:	080045b0 	.word	0x080045b0
 8003a34:	080045b0 	.word	0x080045b0
 8003a38:	080045b4 	.word	0x080045b4

08003a3c <__retarget_lock_init_recursive>:
 8003a3c:	4770      	bx	lr

08003a3e <__retarget_lock_acquire_recursive>:
 8003a3e:	4770      	bx	lr

08003a40 <__retarget_lock_release_recursive>:
 8003a40:	4770      	bx	lr
	...

08003a44 <_free_r>:
 8003a44:	b538      	push	{r3, r4, r5, lr}
 8003a46:	4605      	mov	r5, r0
 8003a48:	2900      	cmp	r1, #0
 8003a4a:	d041      	beq.n	8003ad0 <_free_r+0x8c>
 8003a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a50:	1f0c      	subs	r4, r1, #4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	bfb8      	it	lt
 8003a56:	18e4      	addlt	r4, r4, r3
 8003a58:	f000 f8e0 	bl	8003c1c <__malloc_lock>
 8003a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad4 <_free_r+0x90>)
 8003a5e:	6813      	ldr	r3, [r2, #0]
 8003a60:	b933      	cbnz	r3, 8003a70 <_free_r+0x2c>
 8003a62:	6063      	str	r3, [r4, #4]
 8003a64:	6014      	str	r4, [r2, #0]
 8003a66:	4628      	mov	r0, r5
 8003a68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a6c:	f000 b8dc 	b.w	8003c28 <__malloc_unlock>
 8003a70:	42a3      	cmp	r3, r4
 8003a72:	d908      	bls.n	8003a86 <_free_r+0x42>
 8003a74:	6820      	ldr	r0, [r4, #0]
 8003a76:	1821      	adds	r1, r4, r0
 8003a78:	428b      	cmp	r3, r1
 8003a7a:	bf01      	itttt	eq
 8003a7c:	6819      	ldreq	r1, [r3, #0]
 8003a7e:	685b      	ldreq	r3, [r3, #4]
 8003a80:	1809      	addeq	r1, r1, r0
 8003a82:	6021      	streq	r1, [r4, #0]
 8003a84:	e7ed      	b.n	8003a62 <_free_r+0x1e>
 8003a86:	461a      	mov	r2, r3
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	b10b      	cbz	r3, 8003a90 <_free_r+0x4c>
 8003a8c:	42a3      	cmp	r3, r4
 8003a8e:	d9fa      	bls.n	8003a86 <_free_r+0x42>
 8003a90:	6811      	ldr	r1, [r2, #0]
 8003a92:	1850      	adds	r0, r2, r1
 8003a94:	42a0      	cmp	r0, r4
 8003a96:	d10b      	bne.n	8003ab0 <_free_r+0x6c>
 8003a98:	6820      	ldr	r0, [r4, #0]
 8003a9a:	4401      	add	r1, r0
 8003a9c:	1850      	adds	r0, r2, r1
 8003a9e:	4283      	cmp	r3, r0
 8003aa0:	6011      	str	r1, [r2, #0]
 8003aa2:	d1e0      	bne.n	8003a66 <_free_r+0x22>
 8003aa4:	6818      	ldr	r0, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	6053      	str	r3, [r2, #4]
 8003aaa:	4408      	add	r0, r1
 8003aac:	6010      	str	r0, [r2, #0]
 8003aae:	e7da      	b.n	8003a66 <_free_r+0x22>
 8003ab0:	d902      	bls.n	8003ab8 <_free_r+0x74>
 8003ab2:	230c      	movs	r3, #12
 8003ab4:	602b      	str	r3, [r5, #0]
 8003ab6:	e7d6      	b.n	8003a66 <_free_r+0x22>
 8003ab8:	6820      	ldr	r0, [r4, #0]
 8003aba:	1821      	adds	r1, r4, r0
 8003abc:	428b      	cmp	r3, r1
 8003abe:	bf04      	itt	eq
 8003ac0:	6819      	ldreq	r1, [r3, #0]
 8003ac2:	685b      	ldreq	r3, [r3, #4]
 8003ac4:	6063      	str	r3, [r4, #4]
 8003ac6:	bf04      	itt	eq
 8003ac8:	1809      	addeq	r1, r1, r0
 8003aca:	6021      	streq	r1, [r4, #0]
 8003acc:	6054      	str	r4, [r2, #4]
 8003ace:	e7ca      	b.n	8003a66 <_free_r+0x22>
 8003ad0:	bd38      	pop	{r3, r4, r5, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200002cc 	.word	0x200002cc

08003ad8 <sbrk_aligned>:
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	4e0f      	ldr	r6, [pc, #60]	@ (8003b18 <sbrk_aligned+0x40>)
 8003adc:	460c      	mov	r4, r1
 8003ade:	6831      	ldr	r1, [r6, #0]
 8003ae0:	4605      	mov	r5, r0
 8003ae2:	b911      	cbnz	r1, 8003aea <sbrk_aligned+0x12>
 8003ae4:	f000 fca6 	bl	8004434 <_sbrk_r>
 8003ae8:	6030      	str	r0, [r6, #0]
 8003aea:	4621      	mov	r1, r4
 8003aec:	4628      	mov	r0, r5
 8003aee:	f000 fca1 	bl	8004434 <_sbrk_r>
 8003af2:	1c43      	adds	r3, r0, #1
 8003af4:	d103      	bne.n	8003afe <sbrk_aligned+0x26>
 8003af6:	f04f 34ff 	mov.w	r4, #4294967295
 8003afa:	4620      	mov	r0, r4
 8003afc:	bd70      	pop	{r4, r5, r6, pc}
 8003afe:	1cc4      	adds	r4, r0, #3
 8003b00:	f024 0403 	bic.w	r4, r4, #3
 8003b04:	42a0      	cmp	r0, r4
 8003b06:	d0f8      	beq.n	8003afa <sbrk_aligned+0x22>
 8003b08:	1a21      	subs	r1, r4, r0
 8003b0a:	4628      	mov	r0, r5
 8003b0c:	f000 fc92 	bl	8004434 <_sbrk_r>
 8003b10:	3001      	adds	r0, #1
 8003b12:	d1f2      	bne.n	8003afa <sbrk_aligned+0x22>
 8003b14:	e7ef      	b.n	8003af6 <sbrk_aligned+0x1e>
 8003b16:	bf00      	nop
 8003b18:	200002c8 	.word	0x200002c8

08003b1c <_malloc_r>:
 8003b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b20:	1ccd      	adds	r5, r1, #3
 8003b22:	f025 0503 	bic.w	r5, r5, #3
 8003b26:	3508      	adds	r5, #8
 8003b28:	2d0c      	cmp	r5, #12
 8003b2a:	bf38      	it	cc
 8003b2c:	250c      	movcc	r5, #12
 8003b2e:	2d00      	cmp	r5, #0
 8003b30:	4606      	mov	r6, r0
 8003b32:	db01      	blt.n	8003b38 <_malloc_r+0x1c>
 8003b34:	42a9      	cmp	r1, r5
 8003b36:	d904      	bls.n	8003b42 <_malloc_r+0x26>
 8003b38:	230c      	movs	r3, #12
 8003b3a:	6033      	str	r3, [r6, #0]
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c18 <_malloc_r+0xfc>
 8003b46:	f000 f869 	bl	8003c1c <__malloc_lock>
 8003b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b4e:	461c      	mov	r4, r3
 8003b50:	bb44      	cbnz	r4, 8003ba4 <_malloc_r+0x88>
 8003b52:	4629      	mov	r1, r5
 8003b54:	4630      	mov	r0, r6
 8003b56:	f7ff ffbf 	bl	8003ad8 <sbrk_aligned>
 8003b5a:	1c43      	adds	r3, r0, #1
 8003b5c:	4604      	mov	r4, r0
 8003b5e:	d158      	bne.n	8003c12 <_malloc_r+0xf6>
 8003b60:	f8d8 4000 	ldr.w	r4, [r8]
 8003b64:	4627      	mov	r7, r4
 8003b66:	2f00      	cmp	r7, #0
 8003b68:	d143      	bne.n	8003bf2 <_malloc_r+0xd6>
 8003b6a:	2c00      	cmp	r4, #0
 8003b6c:	d04b      	beq.n	8003c06 <_malloc_r+0xea>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	4639      	mov	r1, r7
 8003b72:	4630      	mov	r0, r6
 8003b74:	eb04 0903 	add.w	r9, r4, r3
 8003b78:	f000 fc5c 	bl	8004434 <_sbrk_r>
 8003b7c:	4581      	cmp	r9, r0
 8003b7e:	d142      	bne.n	8003c06 <_malloc_r+0xea>
 8003b80:	6821      	ldr	r1, [r4, #0]
 8003b82:	1a6d      	subs	r5, r5, r1
 8003b84:	4629      	mov	r1, r5
 8003b86:	4630      	mov	r0, r6
 8003b88:	f7ff ffa6 	bl	8003ad8 <sbrk_aligned>
 8003b8c:	3001      	adds	r0, #1
 8003b8e:	d03a      	beq.n	8003c06 <_malloc_r+0xea>
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	442b      	add	r3, r5
 8003b94:	6023      	str	r3, [r4, #0]
 8003b96:	f8d8 3000 	ldr.w	r3, [r8]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	bb62      	cbnz	r2, 8003bf8 <_malloc_r+0xdc>
 8003b9e:	f8c8 7000 	str.w	r7, [r8]
 8003ba2:	e00f      	b.n	8003bc4 <_malloc_r+0xa8>
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	1b52      	subs	r2, r2, r5
 8003ba8:	d420      	bmi.n	8003bec <_malloc_r+0xd0>
 8003baa:	2a0b      	cmp	r2, #11
 8003bac:	d917      	bls.n	8003bde <_malloc_r+0xc2>
 8003bae:	1961      	adds	r1, r4, r5
 8003bb0:	42a3      	cmp	r3, r4
 8003bb2:	6025      	str	r5, [r4, #0]
 8003bb4:	bf18      	it	ne
 8003bb6:	6059      	strne	r1, [r3, #4]
 8003bb8:	6863      	ldr	r3, [r4, #4]
 8003bba:	bf08      	it	eq
 8003bbc:	f8c8 1000 	streq.w	r1, [r8]
 8003bc0:	5162      	str	r2, [r4, r5]
 8003bc2:	604b      	str	r3, [r1, #4]
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	f000 f82f 	bl	8003c28 <__malloc_unlock>
 8003bca:	f104 000b 	add.w	r0, r4, #11
 8003bce:	1d23      	adds	r3, r4, #4
 8003bd0:	f020 0007 	bic.w	r0, r0, #7
 8003bd4:	1ac2      	subs	r2, r0, r3
 8003bd6:	bf1c      	itt	ne
 8003bd8:	1a1b      	subne	r3, r3, r0
 8003bda:	50a3      	strne	r3, [r4, r2]
 8003bdc:	e7af      	b.n	8003b3e <_malloc_r+0x22>
 8003bde:	6862      	ldr	r2, [r4, #4]
 8003be0:	42a3      	cmp	r3, r4
 8003be2:	bf0c      	ite	eq
 8003be4:	f8c8 2000 	streq.w	r2, [r8]
 8003be8:	605a      	strne	r2, [r3, #4]
 8003bea:	e7eb      	b.n	8003bc4 <_malloc_r+0xa8>
 8003bec:	4623      	mov	r3, r4
 8003bee:	6864      	ldr	r4, [r4, #4]
 8003bf0:	e7ae      	b.n	8003b50 <_malloc_r+0x34>
 8003bf2:	463c      	mov	r4, r7
 8003bf4:	687f      	ldr	r7, [r7, #4]
 8003bf6:	e7b6      	b.n	8003b66 <_malloc_r+0x4a>
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	42a3      	cmp	r3, r4
 8003bfe:	d1fb      	bne.n	8003bf8 <_malloc_r+0xdc>
 8003c00:	2300      	movs	r3, #0
 8003c02:	6053      	str	r3, [r2, #4]
 8003c04:	e7de      	b.n	8003bc4 <_malloc_r+0xa8>
 8003c06:	230c      	movs	r3, #12
 8003c08:	6033      	str	r3, [r6, #0]
 8003c0a:	4630      	mov	r0, r6
 8003c0c:	f000 f80c 	bl	8003c28 <__malloc_unlock>
 8003c10:	e794      	b.n	8003b3c <_malloc_r+0x20>
 8003c12:	6005      	str	r5, [r0, #0]
 8003c14:	e7d6      	b.n	8003bc4 <_malloc_r+0xa8>
 8003c16:	bf00      	nop
 8003c18:	200002cc 	.word	0x200002cc

08003c1c <__malloc_lock>:
 8003c1c:	4801      	ldr	r0, [pc, #4]	@ (8003c24 <__malloc_lock+0x8>)
 8003c1e:	f7ff bf0e 	b.w	8003a3e <__retarget_lock_acquire_recursive>
 8003c22:	bf00      	nop
 8003c24:	200002c4 	.word	0x200002c4

08003c28 <__malloc_unlock>:
 8003c28:	4801      	ldr	r0, [pc, #4]	@ (8003c30 <__malloc_unlock+0x8>)
 8003c2a:	f7ff bf09 	b.w	8003a40 <__retarget_lock_release_recursive>
 8003c2e:	bf00      	nop
 8003c30:	200002c4 	.word	0x200002c4

08003c34 <__sfputc_r>:
 8003c34:	6893      	ldr	r3, [r2, #8]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	b410      	push	{r4}
 8003c3c:	6093      	str	r3, [r2, #8]
 8003c3e:	da08      	bge.n	8003c52 <__sfputc_r+0x1e>
 8003c40:	6994      	ldr	r4, [r2, #24]
 8003c42:	42a3      	cmp	r3, r4
 8003c44:	db01      	blt.n	8003c4a <__sfputc_r+0x16>
 8003c46:	290a      	cmp	r1, #10
 8003c48:	d103      	bne.n	8003c52 <__sfputc_r+0x1e>
 8003c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c4e:	f7ff bde8 	b.w	8003822 <__swbuf_r>
 8003c52:	6813      	ldr	r3, [r2, #0]
 8003c54:	1c58      	adds	r0, r3, #1
 8003c56:	6010      	str	r0, [r2, #0]
 8003c58:	7019      	strb	r1, [r3, #0]
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <__sfputs_r>:
 8003c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c64:	4606      	mov	r6, r0
 8003c66:	460f      	mov	r7, r1
 8003c68:	4614      	mov	r4, r2
 8003c6a:	18d5      	adds	r5, r2, r3
 8003c6c:	42ac      	cmp	r4, r5
 8003c6e:	d101      	bne.n	8003c74 <__sfputs_r+0x12>
 8003c70:	2000      	movs	r0, #0
 8003c72:	e007      	b.n	8003c84 <__sfputs_r+0x22>
 8003c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c78:	463a      	mov	r2, r7
 8003c7a:	4630      	mov	r0, r6
 8003c7c:	f7ff ffda 	bl	8003c34 <__sfputc_r>
 8003c80:	1c43      	adds	r3, r0, #1
 8003c82:	d1f3      	bne.n	8003c6c <__sfputs_r+0xa>
 8003c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c88 <_vfiprintf_r>:
 8003c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c8c:	460d      	mov	r5, r1
 8003c8e:	b09d      	sub	sp, #116	@ 0x74
 8003c90:	4614      	mov	r4, r2
 8003c92:	4698      	mov	r8, r3
 8003c94:	4606      	mov	r6, r0
 8003c96:	b118      	cbz	r0, 8003ca0 <_vfiprintf_r+0x18>
 8003c98:	6a03      	ldr	r3, [r0, #32]
 8003c9a:	b90b      	cbnz	r3, 8003ca0 <_vfiprintf_r+0x18>
 8003c9c:	f7ff fcd8 	bl	8003650 <__sinit>
 8003ca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ca2:	07d9      	lsls	r1, r3, #31
 8003ca4:	d405      	bmi.n	8003cb2 <_vfiprintf_r+0x2a>
 8003ca6:	89ab      	ldrh	r3, [r5, #12]
 8003ca8:	059a      	lsls	r2, r3, #22
 8003caa:	d402      	bmi.n	8003cb2 <_vfiprintf_r+0x2a>
 8003cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cae:	f7ff fec6 	bl	8003a3e <__retarget_lock_acquire_recursive>
 8003cb2:	89ab      	ldrh	r3, [r5, #12]
 8003cb4:	071b      	lsls	r3, r3, #28
 8003cb6:	d501      	bpl.n	8003cbc <_vfiprintf_r+0x34>
 8003cb8:	692b      	ldr	r3, [r5, #16]
 8003cba:	b99b      	cbnz	r3, 8003ce4 <_vfiprintf_r+0x5c>
 8003cbc:	4629      	mov	r1, r5
 8003cbe:	4630      	mov	r0, r6
 8003cc0:	f7ff fdee 	bl	80038a0 <__swsetup_r>
 8003cc4:	b170      	cbz	r0, 8003ce4 <_vfiprintf_r+0x5c>
 8003cc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cc8:	07dc      	lsls	r4, r3, #31
 8003cca:	d504      	bpl.n	8003cd6 <_vfiprintf_r+0x4e>
 8003ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd0:	b01d      	add	sp, #116	@ 0x74
 8003cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cd6:	89ab      	ldrh	r3, [r5, #12]
 8003cd8:	0598      	lsls	r0, r3, #22
 8003cda:	d4f7      	bmi.n	8003ccc <_vfiprintf_r+0x44>
 8003cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cde:	f7ff feaf 	bl	8003a40 <__retarget_lock_release_recursive>
 8003ce2:	e7f3      	b.n	8003ccc <_vfiprintf_r+0x44>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ce8:	2320      	movs	r3, #32
 8003cea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003cee:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cf2:	2330      	movs	r3, #48	@ 0x30
 8003cf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003ea4 <_vfiprintf_r+0x21c>
 8003cf8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003cfc:	f04f 0901 	mov.w	r9, #1
 8003d00:	4623      	mov	r3, r4
 8003d02:	469a      	mov	sl, r3
 8003d04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d08:	b10a      	cbz	r2, 8003d0e <_vfiprintf_r+0x86>
 8003d0a:	2a25      	cmp	r2, #37	@ 0x25
 8003d0c:	d1f9      	bne.n	8003d02 <_vfiprintf_r+0x7a>
 8003d0e:	ebba 0b04 	subs.w	fp, sl, r4
 8003d12:	d00b      	beq.n	8003d2c <_vfiprintf_r+0xa4>
 8003d14:	465b      	mov	r3, fp
 8003d16:	4622      	mov	r2, r4
 8003d18:	4629      	mov	r1, r5
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	f7ff ffa1 	bl	8003c62 <__sfputs_r>
 8003d20:	3001      	adds	r0, #1
 8003d22:	f000 80a7 	beq.w	8003e74 <_vfiprintf_r+0x1ec>
 8003d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d28:	445a      	add	r2, fp
 8003d2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 809f 	beq.w	8003e74 <_vfiprintf_r+0x1ec>
 8003d36:	2300      	movs	r3, #0
 8003d38:	f04f 32ff 	mov.w	r2, #4294967295
 8003d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d40:	f10a 0a01 	add.w	sl, sl, #1
 8003d44:	9304      	str	r3, [sp, #16]
 8003d46:	9307      	str	r3, [sp, #28]
 8003d48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d4e:	4654      	mov	r4, sl
 8003d50:	2205      	movs	r2, #5
 8003d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d56:	4853      	ldr	r0, [pc, #332]	@ (8003ea4 <_vfiprintf_r+0x21c>)
 8003d58:	f7fc fa62 	bl	8000220 <memchr>
 8003d5c:	9a04      	ldr	r2, [sp, #16]
 8003d5e:	b9d8      	cbnz	r0, 8003d98 <_vfiprintf_r+0x110>
 8003d60:	06d1      	lsls	r1, r2, #27
 8003d62:	bf44      	itt	mi
 8003d64:	2320      	movmi	r3, #32
 8003d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d6a:	0713      	lsls	r3, r2, #28
 8003d6c:	bf44      	itt	mi
 8003d6e:	232b      	movmi	r3, #43	@ 0x2b
 8003d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d74:	f89a 3000 	ldrb.w	r3, [sl]
 8003d78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d7a:	d015      	beq.n	8003da8 <_vfiprintf_r+0x120>
 8003d7c:	9a07      	ldr	r2, [sp, #28]
 8003d7e:	4654      	mov	r4, sl
 8003d80:	2000      	movs	r0, #0
 8003d82:	f04f 0c0a 	mov.w	ip, #10
 8003d86:	4621      	mov	r1, r4
 8003d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d8c:	3b30      	subs	r3, #48	@ 0x30
 8003d8e:	2b09      	cmp	r3, #9
 8003d90:	d94b      	bls.n	8003e2a <_vfiprintf_r+0x1a2>
 8003d92:	b1b0      	cbz	r0, 8003dc2 <_vfiprintf_r+0x13a>
 8003d94:	9207      	str	r2, [sp, #28]
 8003d96:	e014      	b.n	8003dc2 <_vfiprintf_r+0x13a>
 8003d98:	eba0 0308 	sub.w	r3, r0, r8
 8003d9c:	fa09 f303 	lsl.w	r3, r9, r3
 8003da0:	4313      	orrs	r3, r2
 8003da2:	9304      	str	r3, [sp, #16]
 8003da4:	46a2      	mov	sl, r4
 8003da6:	e7d2      	b.n	8003d4e <_vfiprintf_r+0xc6>
 8003da8:	9b03      	ldr	r3, [sp, #12]
 8003daa:	1d19      	adds	r1, r3, #4
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	9103      	str	r1, [sp, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bfbb      	ittet	lt
 8003db4:	425b      	neglt	r3, r3
 8003db6:	f042 0202 	orrlt.w	r2, r2, #2
 8003dba:	9307      	strge	r3, [sp, #28]
 8003dbc:	9307      	strlt	r3, [sp, #28]
 8003dbe:	bfb8      	it	lt
 8003dc0:	9204      	strlt	r2, [sp, #16]
 8003dc2:	7823      	ldrb	r3, [r4, #0]
 8003dc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003dc6:	d10a      	bne.n	8003dde <_vfiprintf_r+0x156>
 8003dc8:	7863      	ldrb	r3, [r4, #1]
 8003dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dcc:	d132      	bne.n	8003e34 <_vfiprintf_r+0x1ac>
 8003dce:	9b03      	ldr	r3, [sp, #12]
 8003dd0:	1d1a      	adds	r2, r3, #4
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	9203      	str	r2, [sp, #12]
 8003dd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003dda:	3402      	adds	r4, #2
 8003ddc:	9305      	str	r3, [sp, #20]
 8003dde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003eb4 <_vfiprintf_r+0x22c>
 8003de2:	7821      	ldrb	r1, [r4, #0]
 8003de4:	2203      	movs	r2, #3
 8003de6:	4650      	mov	r0, sl
 8003de8:	f7fc fa1a 	bl	8000220 <memchr>
 8003dec:	b138      	cbz	r0, 8003dfe <_vfiprintf_r+0x176>
 8003dee:	9b04      	ldr	r3, [sp, #16]
 8003df0:	eba0 000a 	sub.w	r0, r0, sl
 8003df4:	2240      	movs	r2, #64	@ 0x40
 8003df6:	4082      	lsls	r2, r0
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	3401      	adds	r4, #1
 8003dfc:	9304      	str	r3, [sp, #16]
 8003dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e02:	4829      	ldr	r0, [pc, #164]	@ (8003ea8 <_vfiprintf_r+0x220>)
 8003e04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e08:	2206      	movs	r2, #6
 8003e0a:	f7fc fa09 	bl	8000220 <memchr>
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	d03f      	beq.n	8003e92 <_vfiprintf_r+0x20a>
 8003e12:	4b26      	ldr	r3, [pc, #152]	@ (8003eac <_vfiprintf_r+0x224>)
 8003e14:	bb1b      	cbnz	r3, 8003e5e <_vfiprintf_r+0x1d6>
 8003e16:	9b03      	ldr	r3, [sp, #12]
 8003e18:	3307      	adds	r3, #7
 8003e1a:	f023 0307 	bic.w	r3, r3, #7
 8003e1e:	3308      	adds	r3, #8
 8003e20:	9303      	str	r3, [sp, #12]
 8003e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e24:	443b      	add	r3, r7
 8003e26:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e28:	e76a      	b.n	8003d00 <_vfiprintf_r+0x78>
 8003e2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e2e:	460c      	mov	r4, r1
 8003e30:	2001      	movs	r0, #1
 8003e32:	e7a8      	b.n	8003d86 <_vfiprintf_r+0xfe>
 8003e34:	2300      	movs	r3, #0
 8003e36:	3401      	adds	r4, #1
 8003e38:	9305      	str	r3, [sp, #20]
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	f04f 0c0a 	mov.w	ip, #10
 8003e40:	4620      	mov	r0, r4
 8003e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e46:	3a30      	subs	r2, #48	@ 0x30
 8003e48:	2a09      	cmp	r2, #9
 8003e4a:	d903      	bls.n	8003e54 <_vfiprintf_r+0x1cc>
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0c6      	beq.n	8003dde <_vfiprintf_r+0x156>
 8003e50:	9105      	str	r1, [sp, #20]
 8003e52:	e7c4      	b.n	8003dde <_vfiprintf_r+0x156>
 8003e54:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e58:	4604      	mov	r4, r0
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e7f0      	b.n	8003e40 <_vfiprintf_r+0x1b8>
 8003e5e:	ab03      	add	r3, sp, #12
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	462a      	mov	r2, r5
 8003e64:	4b12      	ldr	r3, [pc, #72]	@ (8003eb0 <_vfiprintf_r+0x228>)
 8003e66:	a904      	add	r1, sp, #16
 8003e68:	4630      	mov	r0, r6
 8003e6a:	f3af 8000 	nop.w
 8003e6e:	4607      	mov	r7, r0
 8003e70:	1c78      	adds	r0, r7, #1
 8003e72:	d1d6      	bne.n	8003e22 <_vfiprintf_r+0x19a>
 8003e74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e76:	07d9      	lsls	r1, r3, #31
 8003e78:	d405      	bmi.n	8003e86 <_vfiprintf_r+0x1fe>
 8003e7a:	89ab      	ldrh	r3, [r5, #12]
 8003e7c:	059a      	lsls	r2, r3, #22
 8003e7e:	d402      	bmi.n	8003e86 <_vfiprintf_r+0x1fe>
 8003e80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e82:	f7ff fddd 	bl	8003a40 <__retarget_lock_release_recursive>
 8003e86:	89ab      	ldrh	r3, [r5, #12]
 8003e88:	065b      	lsls	r3, r3, #25
 8003e8a:	f53f af1f 	bmi.w	8003ccc <_vfiprintf_r+0x44>
 8003e8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e90:	e71e      	b.n	8003cd0 <_vfiprintf_r+0x48>
 8003e92:	ab03      	add	r3, sp, #12
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	462a      	mov	r2, r5
 8003e98:	4b05      	ldr	r3, [pc, #20]	@ (8003eb0 <_vfiprintf_r+0x228>)
 8003e9a:	a904      	add	r1, sp, #16
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f000 f879 	bl	8003f94 <_printf_i>
 8003ea2:	e7e4      	b.n	8003e6e <_vfiprintf_r+0x1e6>
 8003ea4:	08004574 	.word	0x08004574
 8003ea8:	0800457e 	.word	0x0800457e
 8003eac:	00000000 	.word	0x00000000
 8003eb0:	08003c63 	.word	0x08003c63
 8003eb4:	0800457a 	.word	0x0800457a

08003eb8 <_printf_common>:
 8003eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ebc:	4616      	mov	r6, r2
 8003ebe:	4698      	mov	r8, r3
 8003ec0:	688a      	ldr	r2, [r1, #8]
 8003ec2:	690b      	ldr	r3, [r1, #16]
 8003ec4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	bfb8      	it	lt
 8003ecc:	4613      	movlt	r3, r2
 8003ece:	6033      	str	r3, [r6, #0]
 8003ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ed4:	4607      	mov	r7, r0
 8003ed6:	460c      	mov	r4, r1
 8003ed8:	b10a      	cbz	r2, 8003ede <_printf_common+0x26>
 8003eda:	3301      	adds	r3, #1
 8003edc:	6033      	str	r3, [r6, #0]
 8003ede:	6823      	ldr	r3, [r4, #0]
 8003ee0:	0699      	lsls	r1, r3, #26
 8003ee2:	bf42      	ittt	mi
 8003ee4:	6833      	ldrmi	r3, [r6, #0]
 8003ee6:	3302      	addmi	r3, #2
 8003ee8:	6033      	strmi	r3, [r6, #0]
 8003eea:	6825      	ldr	r5, [r4, #0]
 8003eec:	f015 0506 	ands.w	r5, r5, #6
 8003ef0:	d106      	bne.n	8003f00 <_printf_common+0x48>
 8003ef2:	f104 0a19 	add.w	sl, r4, #25
 8003ef6:	68e3      	ldr	r3, [r4, #12]
 8003ef8:	6832      	ldr	r2, [r6, #0]
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	42ab      	cmp	r3, r5
 8003efe:	dc26      	bgt.n	8003f4e <_printf_common+0x96>
 8003f00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f04:	6822      	ldr	r2, [r4, #0]
 8003f06:	3b00      	subs	r3, #0
 8003f08:	bf18      	it	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	0692      	lsls	r2, r2, #26
 8003f0e:	d42b      	bmi.n	8003f68 <_printf_common+0xb0>
 8003f10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f14:	4641      	mov	r1, r8
 8003f16:	4638      	mov	r0, r7
 8003f18:	47c8      	blx	r9
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d01e      	beq.n	8003f5c <_printf_common+0xa4>
 8003f1e:	6823      	ldr	r3, [r4, #0]
 8003f20:	6922      	ldr	r2, [r4, #16]
 8003f22:	f003 0306 	and.w	r3, r3, #6
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	bf02      	ittt	eq
 8003f2a:	68e5      	ldreq	r5, [r4, #12]
 8003f2c:	6833      	ldreq	r3, [r6, #0]
 8003f2e:	1aed      	subeq	r5, r5, r3
 8003f30:	68a3      	ldr	r3, [r4, #8]
 8003f32:	bf0c      	ite	eq
 8003f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f38:	2500      	movne	r5, #0
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	bfc4      	itt	gt
 8003f3e:	1a9b      	subgt	r3, r3, r2
 8003f40:	18ed      	addgt	r5, r5, r3
 8003f42:	2600      	movs	r6, #0
 8003f44:	341a      	adds	r4, #26
 8003f46:	42b5      	cmp	r5, r6
 8003f48:	d11a      	bne.n	8003f80 <_printf_common+0xc8>
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	e008      	b.n	8003f60 <_printf_common+0xa8>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	4652      	mov	r2, sl
 8003f52:	4641      	mov	r1, r8
 8003f54:	4638      	mov	r0, r7
 8003f56:	47c8      	blx	r9
 8003f58:	3001      	adds	r0, #1
 8003f5a:	d103      	bne.n	8003f64 <_printf_common+0xac>
 8003f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f64:	3501      	adds	r5, #1
 8003f66:	e7c6      	b.n	8003ef6 <_printf_common+0x3e>
 8003f68:	18e1      	adds	r1, r4, r3
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	2030      	movs	r0, #48	@ 0x30
 8003f6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f72:	4422      	add	r2, r4
 8003f74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f7c:	3302      	adds	r3, #2
 8003f7e:	e7c7      	b.n	8003f10 <_printf_common+0x58>
 8003f80:	2301      	movs	r3, #1
 8003f82:	4622      	mov	r2, r4
 8003f84:	4641      	mov	r1, r8
 8003f86:	4638      	mov	r0, r7
 8003f88:	47c8      	blx	r9
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	d0e6      	beq.n	8003f5c <_printf_common+0xa4>
 8003f8e:	3601      	adds	r6, #1
 8003f90:	e7d9      	b.n	8003f46 <_printf_common+0x8e>
	...

08003f94 <_printf_i>:
 8003f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f98:	7e0f      	ldrb	r7, [r1, #24]
 8003f9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f9c:	2f78      	cmp	r7, #120	@ 0x78
 8003f9e:	4691      	mov	r9, r2
 8003fa0:	4680      	mov	r8, r0
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	469a      	mov	sl, r3
 8003fa6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003faa:	d807      	bhi.n	8003fbc <_printf_i+0x28>
 8003fac:	2f62      	cmp	r7, #98	@ 0x62
 8003fae:	d80a      	bhi.n	8003fc6 <_printf_i+0x32>
 8003fb0:	2f00      	cmp	r7, #0
 8003fb2:	f000 80d2 	beq.w	800415a <_printf_i+0x1c6>
 8003fb6:	2f58      	cmp	r7, #88	@ 0x58
 8003fb8:	f000 80b9 	beq.w	800412e <_printf_i+0x19a>
 8003fbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fc4:	e03a      	b.n	800403c <_printf_i+0xa8>
 8003fc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fca:	2b15      	cmp	r3, #21
 8003fcc:	d8f6      	bhi.n	8003fbc <_printf_i+0x28>
 8003fce:	a101      	add	r1, pc, #4	@ (adr r1, 8003fd4 <_printf_i+0x40>)
 8003fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fd4:	0800402d 	.word	0x0800402d
 8003fd8:	08004041 	.word	0x08004041
 8003fdc:	08003fbd 	.word	0x08003fbd
 8003fe0:	08003fbd 	.word	0x08003fbd
 8003fe4:	08003fbd 	.word	0x08003fbd
 8003fe8:	08003fbd 	.word	0x08003fbd
 8003fec:	08004041 	.word	0x08004041
 8003ff0:	08003fbd 	.word	0x08003fbd
 8003ff4:	08003fbd 	.word	0x08003fbd
 8003ff8:	08003fbd 	.word	0x08003fbd
 8003ffc:	08003fbd 	.word	0x08003fbd
 8004000:	08004141 	.word	0x08004141
 8004004:	0800406b 	.word	0x0800406b
 8004008:	080040fb 	.word	0x080040fb
 800400c:	08003fbd 	.word	0x08003fbd
 8004010:	08003fbd 	.word	0x08003fbd
 8004014:	08004163 	.word	0x08004163
 8004018:	08003fbd 	.word	0x08003fbd
 800401c:	0800406b 	.word	0x0800406b
 8004020:	08003fbd 	.word	0x08003fbd
 8004024:	08003fbd 	.word	0x08003fbd
 8004028:	08004103 	.word	0x08004103
 800402c:	6833      	ldr	r3, [r6, #0]
 800402e:	1d1a      	adds	r2, r3, #4
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6032      	str	r2, [r6, #0]
 8004034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004038:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800403c:	2301      	movs	r3, #1
 800403e:	e09d      	b.n	800417c <_printf_i+0x1e8>
 8004040:	6833      	ldr	r3, [r6, #0]
 8004042:	6820      	ldr	r0, [r4, #0]
 8004044:	1d19      	adds	r1, r3, #4
 8004046:	6031      	str	r1, [r6, #0]
 8004048:	0606      	lsls	r6, r0, #24
 800404a:	d501      	bpl.n	8004050 <_printf_i+0xbc>
 800404c:	681d      	ldr	r5, [r3, #0]
 800404e:	e003      	b.n	8004058 <_printf_i+0xc4>
 8004050:	0645      	lsls	r5, r0, #25
 8004052:	d5fb      	bpl.n	800404c <_printf_i+0xb8>
 8004054:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004058:	2d00      	cmp	r5, #0
 800405a:	da03      	bge.n	8004064 <_printf_i+0xd0>
 800405c:	232d      	movs	r3, #45	@ 0x2d
 800405e:	426d      	negs	r5, r5
 8004060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004064:	4859      	ldr	r0, [pc, #356]	@ (80041cc <_printf_i+0x238>)
 8004066:	230a      	movs	r3, #10
 8004068:	e011      	b.n	800408e <_printf_i+0xfa>
 800406a:	6821      	ldr	r1, [r4, #0]
 800406c:	6833      	ldr	r3, [r6, #0]
 800406e:	0608      	lsls	r0, r1, #24
 8004070:	f853 5b04 	ldr.w	r5, [r3], #4
 8004074:	d402      	bmi.n	800407c <_printf_i+0xe8>
 8004076:	0649      	lsls	r1, r1, #25
 8004078:	bf48      	it	mi
 800407a:	b2ad      	uxthmi	r5, r5
 800407c:	2f6f      	cmp	r7, #111	@ 0x6f
 800407e:	4853      	ldr	r0, [pc, #332]	@ (80041cc <_printf_i+0x238>)
 8004080:	6033      	str	r3, [r6, #0]
 8004082:	bf14      	ite	ne
 8004084:	230a      	movne	r3, #10
 8004086:	2308      	moveq	r3, #8
 8004088:	2100      	movs	r1, #0
 800408a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800408e:	6866      	ldr	r6, [r4, #4]
 8004090:	60a6      	str	r6, [r4, #8]
 8004092:	2e00      	cmp	r6, #0
 8004094:	bfa2      	ittt	ge
 8004096:	6821      	ldrge	r1, [r4, #0]
 8004098:	f021 0104 	bicge.w	r1, r1, #4
 800409c:	6021      	strge	r1, [r4, #0]
 800409e:	b90d      	cbnz	r5, 80040a4 <_printf_i+0x110>
 80040a0:	2e00      	cmp	r6, #0
 80040a2:	d04b      	beq.n	800413c <_printf_i+0x1a8>
 80040a4:	4616      	mov	r6, r2
 80040a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80040aa:	fb03 5711 	mls	r7, r3, r1, r5
 80040ae:	5dc7      	ldrb	r7, [r0, r7]
 80040b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040b4:	462f      	mov	r7, r5
 80040b6:	42bb      	cmp	r3, r7
 80040b8:	460d      	mov	r5, r1
 80040ba:	d9f4      	bls.n	80040a6 <_printf_i+0x112>
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d10b      	bne.n	80040d8 <_printf_i+0x144>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	07df      	lsls	r7, r3, #31
 80040c4:	d508      	bpl.n	80040d8 <_printf_i+0x144>
 80040c6:	6923      	ldr	r3, [r4, #16]
 80040c8:	6861      	ldr	r1, [r4, #4]
 80040ca:	4299      	cmp	r1, r3
 80040cc:	bfde      	ittt	le
 80040ce:	2330      	movle	r3, #48	@ 0x30
 80040d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040d8:	1b92      	subs	r2, r2, r6
 80040da:	6122      	str	r2, [r4, #16]
 80040dc:	f8cd a000 	str.w	sl, [sp]
 80040e0:	464b      	mov	r3, r9
 80040e2:	aa03      	add	r2, sp, #12
 80040e4:	4621      	mov	r1, r4
 80040e6:	4640      	mov	r0, r8
 80040e8:	f7ff fee6 	bl	8003eb8 <_printf_common>
 80040ec:	3001      	adds	r0, #1
 80040ee:	d14a      	bne.n	8004186 <_printf_i+0x1f2>
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	b004      	add	sp, #16
 80040f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040fa:	6823      	ldr	r3, [r4, #0]
 80040fc:	f043 0320 	orr.w	r3, r3, #32
 8004100:	6023      	str	r3, [r4, #0]
 8004102:	4833      	ldr	r0, [pc, #204]	@ (80041d0 <_printf_i+0x23c>)
 8004104:	2778      	movs	r7, #120	@ 0x78
 8004106:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	6831      	ldr	r1, [r6, #0]
 800410e:	061f      	lsls	r7, r3, #24
 8004110:	f851 5b04 	ldr.w	r5, [r1], #4
 8004114:	d402      	bmi.n	800411c <_printf_i+0x188>
 8004116:	065f      	lsls	r7, r3, #25
 8004118:	bf48      	it	mi
 800411a:	b2ad      	uxthmi	r5, r5
 800411c:	6031      	str	r1, [r6, #0]
 800411e:	07d9      	lsls	r1, r3, #31
 8004120:	bf44      	itt	mi
 8004122:	f043 0320 	orrmi.w	r3, r3, #32
 8004126:	6023      	strmi	r3, [r4, #0]
 8004128:	b11d      	cbz	r5, 8004132 <_printf_i+0x19e>
 800412a:	2310      	movs	r3, #16
 800412c:	e7ac      	b.n	8004088 <_printf_i+0xf4>
 800412e:	4827      	ldr	r0, [pc, #156]	@ (80041cc <_printf_i+0x238>)
 8004130:	e7e9      	b.n	8004106 <_printf_i+0x172>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	f023 0320 	bic.w	r3, r3, #32
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	e7f6      	b.n	800412a <_printf_i+0x196>
 800413c:	4616      	mov	r6, r2
 800413e:	e7bd      	b.n	80040bc <_printf_i+0x128>
 8004140:	6833      	ldr	r3, [r6, #0]
 8004142:	6825      	ldr	r5, [r4, #0]
 8004144:	6961      	ldr	r1, [r4, #20]
 8004146:	1d18      	adds	r0, r3, #4
 8004148:	6030      	str	r0, [r6, #0]
 800414a:	062e      	lsls	r6, r5, #24
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	d501      	bpl.n	8004154 <_printf_i+0x1c0>
 8004150:	6019      	str	r1, [r3, #0]
 8004152:	e002      	b.n	800415a <_printf_i+0x1c6>
 8004154:	0668      	lsls	r0, r5, #25
 8004156:	d5fb      	bpl.n	8004150 <_printf_i+0x1bc>
 8004158:	8019      	strh	r1, [r3, #0]
 800415a:	2300      	movs	r3, #0
 800415c:	6123      	str	r3, [r4, #16]
 800415e:	4616      	mov	r6, r2
 8004160:	e7bc      	b.n	80040dc <_printf_i+0x148>
 8004162:	6833      	ldr	r3, [r6, #0]
 8004164:	1d1a      	adds	r2, r3, #4
 8004166:	6032      	str	r2, [r6, #0]
 8004168:	681e      	ldr	r6, [r3, #0]
 800416a:	6862      	ldr	r2, [r4, #4]
 800416c:	2100      	movs	r1, #0
 800416e:	4630      	mov	r0, r6
 8004170:	f7fc f856 	bl	8000220 <memchr>
 8004174:	b108      	cbz	r0, 800417a <_printf_i+0x1e6>
 8004176:	1b80      	subs	r0, r0, r6
 8004178:	6060      	str	r0, [r4, #4]
 800417a:	6863      	ldr	r3, [r4, #4]
 800417c:	6123      	str	r3, [r4, #16]
 800417e:	2300      	movs	r3, #0
 8004180:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004184:	e7aa      	b.n	80040dc <_printf_i+0x148>
 8004186:	6923      	ldr	r3, [r4, #16]
 8004188:	4632      	mov	r2, r6
 800418a:	4649      	mov	r1, r9
 800418c:	4640      	mov	r0, r8
 800418e:	47d0      	blx	sl
 8004190:	3001      	adds	r0, #1
 8004192:	d0ad      	beq.n	80040f0 <_printf_i+0x15c>
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	079b      	lsls	r3, r3, #30
 8004198:	d413      	bmi.n	80041c2 <_printf_i+0x22e>
 800419a:	68e0      	ldr	r0, [r4, #12]
 800419c:	9b03      	ldr	r3, [sp, #12]
 800419e:	4298      	cmp	r0, r3
 80041a0:	bfb8      	it	lt
 80041a2:	4618      	movlt	r0, r3
 80041a4:	e7a6      	b.n	80040f4 <_printf_i+0x160>
 80041a6:	2301      	movs	r3, #1
 80041a8:	4632      	mov	r2, r6
 80041aa:	4649      	mov	r1, r9
 80041ac:	4640      	mov	r0, r8
 80041ae:	47d0      	blx	sl
 80041b0:	3001      	adds	r0, #1
 80041b2:	d09d      	beq.n	80040f0 <_printf_i+0x15c>
 80041b4:	3501      	adds	r5, #1
 80041b6:	68e3      	ldr	r3, [r4, #12]
 80041b8:	9903      	ldr	r1, [sp, #12]
 80041ba:	1a5b      	subs	r3, r3, r1
 80041bc:	42ab      	cmp	r3, r5
 80041be:	dcf2      	bgt.n	80041a6 <_printf_i+0x212>
 80041c0:	e7eb      	b.n	800419a <_printf_i+0x206>
 80041c2:	2500      	movs	r5, #0
 80041c4:	f104 0619 	add.w	r6, r4, #25
 80041c8:	e7f5      	b.n	80041b6 <_printf_i+0x222>
 80041ca:	bf00      	nop
 80041cc:	08004585 	.word	0x08004585
 80041d0:	08004596 	.word	0x08004596

080041d4 <__sflush_r>:
 80041d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041dc:	0716      	lsls	r6, r2, #28
 80041de:	4605      	mov	r5, r0
 80041e0:	460c      	mov	r4, r1
 80041e2:	d454      	bmi.n	800428e <__sflush_r+0xba>
 80041e4:	684b      	ldr	r3, [r1, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	dc02      	bgt.n	80041f0 <__sflush_r+0x1c>
 80041ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	dd48      	ble.n	8004282 <__sflush_r+0xae>
 80041f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80041f2:	2e00      	cmp	r6, #0
 80041f4:	d045      	beq.n	8004282 <__sflush_r+0xae>
 80041f6:	2300      	movs	r3, #0
 80041f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80041fc:	682f      	ldr	r7, [r5, #0]
 80041fe:	6a21      	ldr	r1, [r4, #32]
 8004200:	602b      	str	r3, [r5, #0]
 8004202:	d030      	beq.n	8004266 <__sflush_r+0x92>
 8004204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004206:	89a3      	ldrh	r3, [r4, #12]
 8004208:	0759      	lsls	r1, r3, #29
 800420a:	d505      	bpl.n	8004218 <__sflush_r+0x44>
 800420c:	6863      	ldr	r3, [r4, #4]
 800420e:	1ad2      	subs	r2, r2, r3
 8004210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004212:	b10b      	cbz	r3, 8004218 <__sflush_r+0x44>
 8004214:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004216:	1ad2      	subs	r2, r2, r3
 8004218:	2300      	movs	r3, #0
 800421a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800421c:	6a21      	ldr	r1, [r4, #32]
 800421e:	4628      	mov	r0, r5
 8004220:	47b0      	blx	r6
 8004222:	1c43      	adds	r3, r0, #1
 8004224:	89a3      	ldrh	r3, [r4, #12]
 8004226:	d106      	bne.n	8004236 <__sflush_r+0x62>
 8004228:	6829      	ldr	r1, [r5, #0]
 800422a:	291d      	cmp	r1, #29
 800422c:	d82b      	bhi.n	8004286 <__sflush_r+0xb2>
 800422e:	4a2a      	ldr	r2, [pc, #168]	@ (80042d8 <__sflush_r+0x104>)
 8004230:	410a      	asrs	r2, r1
 8004232:	07d6      	lsls	r6, r2, #31
 8004234:	d427      	bmi.n	8004286 <__sflush_r+0xb2>
 8004236:	2200      	movs	r2, #0
 8004238:	6062      	str	r2, [r4, #4]
 800423a:	04d9      	lsls	r1, r3, #19
 800423c:	6922      	ldr	r2, [r4, #16]
 800423e:	6022      	str	r2, [r4, #0]
 8004240:	d504      	bpl.n	800424c <__sflush_r+0x78>
 8004242:	1c42      	adds	r2, r0, #1
 8004244:	d101      	bne.n	800424a <__sflush_r+0x76>
 8004246:	682b      	ldr	r3, [r5, #0]
 8004248:	b903      	cbnz	r3, 800424c <__sflush_r+0x78>
 800424a:	6560      	str	r0, [r4, #84]	@ 0x54
 800424c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800424e:	602f      	str	r7, [r5, #0]
 8004250:	b1b9      	cbz	r1, 8004282 <__sflush_r+0xae>
 8004252:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004256:	4299      	cmp	r1, r3
 8004258:	d002      	beq.n	8004260 <__sflush_r+0x8c>
 800425a:	4628      	mov	r0, r5
 800425c:	f7ff fbf2 	bl	8003a44 <_free_r>
 8004260:	2300      	movs	r3, #0
 8004262:	6363      	str	r3, [r4, #52]	@ 0x34
 8004264:	e00d      	b.n	8004282 <__sflush_r+0xae>
 8004266:	2301      	movs	r3, #1
 8004268:	4628      	mov	r0, r5
 800426a:	47b0      	blx	r6
 800426c:	4602      	mov	r2, r0
 800426e:	1c50      	adds	r0, r2, #1
 8004270:	d1c9      	bne.n	8004206 <__sflush_r+0x32>
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0c6      	beq.n	8004206 <__sflush_r+0x32>
 8004278:	2b1d      	cmp	r3, #29
 800427a:	d001      	beq.n	8004280 <__sflush_r+0xac>
 800427c:	2b16      	cmp	r3, #22
 800427e:	d11e      	bne.n	80042be <__sflush_r+0xea>
 8004280:	602f      	str	r7, [r5, #0]
 8004282:	2000      	movs	r0, #0
 8004284:	e022      	b.n	80042cc <__sflush_r+0xf8>
 8004286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800428a:	b21b      	sxth	r3, r3
 800428c:	e01b      	b.n	80042c6 <__sflush_r+0xf2>
 800428e:	690f      	ldr	r7, [r1, #16]
 8004290:	2f00      	cmp	r7, #0
 8004292:	d0f6      	beq.n	8004282 <__sflush_r+0xae>
 8004294:	0793      	lsls	r3, r2, #30
 8004296:	680e      	ldr	r6, [r1, #0]
 8004298:	bf08      	it	eq
 800429a:	694b      	ldreq	r3, [r1, #20]
 800429c:	600f      	str	r7, [r1, #0]
 800429e:	bf18      	it	ne
 80042a0:	2300      	movne	r3, #0
 80042a2:	eba6 0807 	sub.w	r8, r6, r7
 80042a6:	608b      	str	r3, [r1, #8]
 80042a8:	f1b8 0f00 	cmp.w	r8, #0
 80042ac:	dde9      	ble.n	8004282 <__sflush_r+0xae>
 80042ae:	6a21      	ldr	r1, [r4, #32]
 80042b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80042b2:	4643      	mov	r3, r8
 80042b4:	463a      	mov	r2, r7
 80042b6:	4628      	mov	r0, r5
 80042b8:	47b0      	blx	r6
 80042ba:	2800      	cmp	r0, #0
 80042bc:	dc08      	bgt.n	80042d0 <__sflush_r+0xfc>
 80042be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042c6:	81a3      	strh	r3, [r4, #12]
 80042c8:	f04f 30ff 	mov.w	r0, #4294967295
 80042cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042d0:	4407      	add	r7, r0
 80042d2:	eba8 0800 	sub.w	r8, r8, r0
 80042d6:	e7e7      	b.n	80042a8 <__sflush_r+0xd4>
 80042d8:	dfbffffe 	.word	0xdfbffffe

080042dc <_fflush_r>:
 80042dc:	b538      	push	{r3, r4, r5, lr}
 80042de:	690b      	ldr	r3, [r1, #16]
 80042e0:	4605      	mov	r5, r0
 80042e2:	460c      	mov	r4, r1
 80042e4:	b913      	cbnz	r3, 80042ec <_fflush_r+0x10>
 80042e6:	2500      	movs	r5, #0
 80042e8:	4628      	mov	r0, r5
 80042ea:	bd38      	pop	{r3, r4, r5, pc}
 80042ec:	b118      	cbz	r0, 80042f6 <_fflush_r+0x1a>
 80042ee:	6a03      	ldr	r3, [r0, #32]
 80042f0:	b90b      	cbnz	r3, 80042f6 <_fflush_r+0x1a>
 80042f2:	f7ff f9ad 	bl	8003650 <__sinit>
 80042f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f3      	beq.n	80042e6 <_fflush_r+0xa>
 80042fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004300:	07d0      	lsls	r0, r2, #31
 8004302:	d404      	bmi.n	800430e <_fflush_r+0x32>
 8004304:	0599      	lsls	r1, r3, #22
 8004306:	d402      	bmi.n	800430e <_fflush_r+0x32>
 8004308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800430a:	f7ff fb98 	bl	8003a3e <__retarget_lock_acquire_recursive>
 800430e:	4628      	mov	r0, r5
 8004310:	4621      	mov	r1, r4
 8004312:	f7ff ff5f 	bl	80041d4 <__sflush_r>
 8004316:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004318:	07da      	lsls	r2, r3, #31
 800431a:	4605      	mov	r5, r0
 800431c:	d4e4      	bmi.n	80042e8 <_fflush_r+0xc>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	059b      	lsls	r3, r3, #22
 8004322:	d4e1      	bmi.n	80042e8 <_fflush_r+0xc>
 8004324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004326:	f7ff fb8b 	bl	8003a40 <__retarget_lock_release_recursive>
 800432a:	e7dd      	b.n	80042e8 <_fflush_r+0xc>

0800432c <__swhatbuf_r>:
 800432c:	b570      	push	{r4, r5, r6, lr}
 800432e:	460c      	mov	r4, r1
 8004330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004334:	2900      	cmp	r1, #0
 8004336:	b096      	sub	sp, #88	@ 0x58
 8004338:	4615      	mov	r5, r2
 800433a:	461e      	mov	r6, r3
 800433c:	da0d      	bge.n	800435a <__swhatbuf_r+0x2e>
 800433e:	89a3      	ldrh	r3, [r4, #12]
 8004340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004344:	f04f 0100 	mov.w	r1, #0
 8004348:	bf14      	ite	ne
 800434a:	2340      	movne	r3, #64	@ 0x40
 800434c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004350:	2000      	movs	r0, #0
 8004352:	6031      	str	r1, [r6, #0]
 8004354:	602b      	str	r3, [r5, #0]
 8004356:	b016      	add	sp, #88	@ 0x58
 8004358:	bd70      	pop	{r4, r5, r6, pc}
 800435a:	466a      	mov	r2, sp
 800435c:	f000 f848 	bl	80043f0 <_fstat_r>
 8004360:	2800      	cmp	r0, #0
 8004362:	dbec      	blt.n	800433e <__swhatbuf_r+0x12>
 8004364:	9901      	ldr	r1, [sp, #4]
 8004366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800436a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800436e:	4259      	negs	r1, r3
 8004370:	4159      	adcs	r1, r3
 8004372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004376:	e7eb      	b.n	8004350 <__swhatbuf_r+0x24>

08004378 <__smakebuf_r>:
 8004378:	898b      	ldrh	r3, [r1, #12]
 800437a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800437c:	079d      	lsls	r5, r3, #30
 800437e:	4606      	mov	r6, r0
 8004380:	460c      	mov	r4, r1
 8004382:	d507      	bpl.n	8004394 <__smakebuf_r+0x1c>
 8004384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004388:	6023      	str	r3, [r4, #0]
 800438a:	6123      	str	r3, [r4, #16]
 800438c:	2301      	movs	r3, #1
 800438e:	6163      	str	r3, [r4, #20]
 8004390:	b003      	add	sp, #12
 8004392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004394:	ab01      	add	r3, sp, #4
 8004396:	466a      	mov	r2, sp
 8004398:	f7ff ffc8 	bl	800432c <__swhatbuf_r>
 800439c:	9f00      	ldr	r7, [sp, #0]
 800439e:	4605      	mov	r5, r0
 80043a0:	4639      	mov	r1, r7
 80043a2:	4630      	mov	r0, r6
 80043a4:	f7ff fbba 	bl	8003b1c <_malloc_r>
 80043a8:	b948      	cbnz	r0, 80043be <__smakebuf_r+0x46>
 80043aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043ae:	059a      	lsls	r2, r3, #22
 80043b0:	d4ee      	bmi.n	8004390 <__smakebuf_r+0x18>
 80043b2:	f023 0303 	bic.w	r3, r3, #3
 80043b6:	f043 0302 	orr.w	r3, r3, #2
 80043ba:	81a3      	strh	r3, [r4, #12]
 80043bc:	e7e2      	b.n	8004384 <__smakebuf_r+0xc>
 80043be:	89a3      	ldrh	r3, [r4, #12]
 80043c0:	6020      	str	r0, [r4, #0]
 80043c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043c6:	81a3      	strh	r3, [r4, #12]
 80043c8:	9b01      	ldr	r3, [sp, #4]
 80043ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043ce:	b15b      	cbz	r3, 80043e8 <__smakebuf_r+0x70>
 80043d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043d4:	4630      	mov	r0, r6
 80043d6:	f000 f81d 	bl	8004414 <_isatty_r>
 80043da:	b128      	cbz	r0, 80043e8 <__smakebuf_r+0x70>
 80043dc:	89a3      	ldrh	r3, [r4, #12]
 80043de:	f023 0303 	bic.w	r3, r3, #3
 80043e2:	f043 0301 	orr.w	r3, r3, #1
 80043e6:	81a3      	strh	r3, [r4, #12]
 80043e8:	89a3      	ldrh	r3, [r4, #12]
 80043ea:	431d      	orrs	r5, r3
 80043ec:	81a5      	strh	r5, [r4, #12]
 80043ee:	e7cf      	b.n	8004390 <__smakebuf_r+0x18>

080043f0 <_fstat_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4d07      	ldr	r5, [pc, #28]	@ (8004410 <_fstat_r+0x20>)
 80043f4:	2300      	movs	r3, #0
 80043f6:	4604      	mov	r4, r0
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	602b      	str	r3, [r5, #0]
 80043fe:	f7fc fbbb 	bl	8000b78 <_fstat>
 8004402:	1c43      	adds	r3, r0, #1
 8004404:	d102      	bne.n	800440c <_fstat_r+0x1c>
 8004406:	682b      	ldr	r3, [r5, #0]
 8004408:	b103      	cbz	r3, 800440c <_fstat_r+0x1c>
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	bd38      	pop	{r3, r4, r5, pc}
 800440e:	bf00      	nop
 8004410:	200002c0 	.word	0x200002c0

08004414 <_isatty_r>:
 8004414:	b538      	push	{r3, r4, r5, lr}
 8004416:	4d06      	ldr	r5, [pc, #24]	@ (8004430 <_isatty_r+0x1c>)
 8004418:	2300      	movs	r3, #0
 800441a:	4604      	mov	r4, r0
 800441c:	4608      	mov	r0, r1
 800441e:	602b      	str	r3, [r5, #0]
 8004420:	f7fc fbba 	bl	8000b98 <_isatty>
 8004424:	1c43      	adds	r3, r0, #1
 8004426:	d102      	bne.n	800442e <_isatty_r+0x1a>
 8004428:	682b      	ldr	r3, [r5, #0]
 800442a:	b103      	cbz	r3, 800442e <_isatty_r+0x1a>
 800442c:	6023      	str	r3, [r4, #0]
 800442e:	bd38      	pop	{r3, r4, r5, pc}
 8004430:	200002c0 	.word	0x200002c0

08004434 <_sbrk_r>:
 8004434:	b538      	push	{r3, r4, r5, lr}
 8004436:	4d06      	ldr	r5, [pc, #24]	@ (8004450 <_sbrk_r+0x1c>)
 8004438:	2300      	movs	r3, #0
 800443a:	4604      	mov	r4, r0
 800443c:	4608      	mov	r0, r1
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	f7fc fbc2 	bl	8000bc8 <_sbrk>
 8004444:	1c43      	adds	r3, r0, #1
 8004446:	d102      	bne.n	800444e <_sbrk_r+0x1a>
 8004448:	682b      	ldr	r3, [r5, #0]
 800444a:	b103      	cbz	r3, 800444e <_sbrk_r+0x1a>
 800444c:	6023      	str	r3, [r4, #0]
 800444e:	bd38      	pop	{r3, r4, r5, pc}
 8004450:	200002c0 	.word	0x200002c0

08004454 <_init>:
 8004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004456:	bf00      	nop
 8004458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800445a:	bc08      	pop	{r3}
 800445c:	469e      	mov	lr, r3
 800445e:	4770      	bx	lr

08004460 <_fini>:
 8004460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004462:	bf00      	nop
 8004464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004466:	bc08      	pop	{r3}
 8004468:	469e      	mov	lr, r3
 800446a:	4770      	bx	lr
