Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8c743ac7bfa44c6fa1d2051f2bac39fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Interfaz_ps2_TB_func_impl xil_defaultlib.Interfaz_ps2_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Maquina_estados
Compiling module xil_defaultlib.Biestable_ps2_data
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.contador_estados
Compiling module xil_defaultlib.detector_flancos
Compiling module xil_defaultlib.Detector_paridad
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_desplazamiento
Compiling module xil_defaultlib.Reg_parity
Compiling module xil_defaultlib.Unidad_Operativa
Compiling module xil_defaultlib.interfaz_ps2
Compiling architecture behavioral of entity xil_defaultlib.interfaz_ps2_tb
Built simulation snapshot Interfaz_ps2_TB_func_impl
