
*** Running vivado
    with args -log i2c_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_test.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source i2c_test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.301 ; gain = 19.867 ; free physical = 4486 ; free virtual = 11862
Command: read_checkpoint -auto_incremental -incremental /home/max/HDL/fpga_invaders/fpga_invaders.srcs/utils_1/imports/synth_1/i2c_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/max/HDL/fpga_invaders/fpga_invaders.srcs/utils_1/imports/synth_1/i2c_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top i2c_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2126.930 ; gain = 407.652 ; free physical = 3308 ; free virtual = 10741
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_test' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'init_command_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_command_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'init_command_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_command_rom.sv:22]
INFO: [Synth 8-6157] synthesizing module 'i2c_controller_debug' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:176]
INFO: [Synth 8-6155] done synthesizing module 'i2c_controller_debug' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:4]
INFO: [Synth 8-6157] synthesizing module 'game_controller' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'drawer' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'init_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'init_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'win_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/win_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'win_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/win_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lose_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/lose_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lose_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/lose_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'player_texture_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/player_texture_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'player_texture_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/player_texture_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'video_ram' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/vram.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'video_ram' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/vram.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:150]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'drawer' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'game_controller' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:23]
WARNING: [Synth 8-7071] port 'is_win' of module 'game_controller' is unconnected for instance 'gc' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:83]
WARNING: [Synth 8-7071] port 'is_lost' of module 'game_controller' is unconnected for instance 'gc' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:83]
WARNING: [Synth 8-7023] instance 'gc' of module 'game_controller' has 9 connections declared, but only 7 given [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'i2c_test' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_test.sv:23]
WARNING: [Synth 8-7137] Register saved_addr_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:109]
WARNING: [Synth 8-7137] Register saved_data_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:110]
WARNING: [Synth 8-7137] Register saved_data_2_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:111]
WARNING: [Synth 8-7137] Register counter_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:117]
WARNING: [Synth 8-7137] Register data_out_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:155]
WARNING: [Synth 8-6014] Unused sequential element enemy_map_reg was removed.  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:120]
WARNING: [Synth 8-3848] Net is_win in module/entity game_controller does not have driver. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:32]
WARNING: [Synth 8-3848] Net is_lost in module/entity game_controller does not have driver. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:33]
WARNING: [Synth 8-7129] Port address_in[15] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[14] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[13] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[12] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[11] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[15] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[14] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[13] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[12] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[11] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_win in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_lost in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module init_command_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module init_command_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[5] in module init_command_rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2217.898 ; gain = 498.621 ; free physical = 3195 ; free virtual = 10629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2235.711 ; gain = 516.434 ; free physical = 3192 ; free virtual = 10627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2235.711 ; gain = 516.434 ; free physical = 3192 ; free virtual = 10627
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2235.711 ; gain = 0.000 ; free physical = 3178 ; free virtual = 10613
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.461 ; gain = 0.000 ; free physical = 2859 ; free virtual = 10312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2378.496 ; gain = 0.000 ; free physical = 2859 ; free virtual = 10313
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2956 ; free virtual = 10432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2955 ; free virtual = 10432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2955 ; free virtual = 10432
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller_debug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000010 |                         00000000
                   START |                      01000000000 |                         00000001
                 ADDRESS |                      00010000000 |                         00000010
                READ_ACK |                      00000010000 |                         00000011
              WRITE_DATA |                      00000100000 |                         00000100
               READ_ACK2 |                      00001000000 |                         00001010
             WRITE_DATA2 |                      00100000000 |                         00001001
               READ_ACK3 |                      10000000000 |                         00000111
                    STOP |                      00000000001 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_controller_debug'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2949 ; free virtual = 10428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   6 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   6 Input   16 Bit        Muxes := 2     
	   9 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   9 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 39    
	   9 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register isr_ptr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register wsr_ptr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lsr_ptr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-7129] Port address_vram_display[15] in module drawer is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_vram_display[14] in module drawer is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_vram_display[13] in module drawer is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_vram_display[12] in module drawer is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_vram_display[11] in module drawer is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_win in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_lost in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module i2c_test is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_onehot_state_reg[3]) is unused and will be removed from module i2c_test.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_onehot_state_reg[2]) is unused and will be removed from module i2c_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 3073 ; free virtual = 10502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+-----------------+---------------+----------------+
|Module Name      | RTL Object      | Depth x Width | Implemented As | 
+-----------------+-----------------+---------------+----------------+
|init_command_rom | rom_init        | 32x8          | LUT            | 
|init_screen_rom  | rom             | 1024x8        | LUT            | 
|win_screen_rom   | rom             | 1024x8        | LUT            | 
|lose_screen_rom  | rom             | 1024x8        | LUT            | 
|drawer           | p_0_out         | 1024x8        | LUT            | 
|drawer           | p_0_out         | 1024x8        | LUT            | 
|drawer           | p_0_out         | 1024x8        | LUT            | 
|i2c_test         | ic_rom/rom_init | 32x8          | LUT            | 
+-----------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i2c_test    | gc/drw/vram/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 3009 ; free virtual = 10442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 3024 ; free virtual = 10457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i2c_test    | gc/drw/vram/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gc/drw/vram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 3025 ; free virtual = 10458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2906 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2906 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    64|
|3     |LUT1     |    27|
|4     |LUT2     |    56|
|5     |LUT3     |   151|
|6     |LUT4     |    54|
|7     |LUT5     |    86|
|8     |LUT6     |   261|
|9     |MUXF7    |    27|
|10    |MUXF8    |     7|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    10|
|13    |FDPE     |     2|
|14    |FDRE     |   338|
|15    |IBUF     |     5|
|16    |IOBUF    |     1|
|17    |OBUF     |     2|
|18    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2378.496 ; gain = 516.434 ; free physical = 2910 ; free virtual = 10345
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.496 ; gain = 659.219 ; free physical = 2907 ; free virtual = 10341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2378.496 ; gain = 0.000 ; free physical = 3172 ; free virtual = 10607
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.496 ; gain = 0.000 ; free physical = 3166 ; free virtual = 10603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 7b3a222b
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 46 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2378.496 ; gain = 990.258 ; free physical = 3167 ; free virtual = 10604
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1935.522; main = 1609.864; forked = 379.259
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3347.051; main = 2378.465; forked = 1000.602
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.473 ; gain = 0.000 ; free physical = 3168 ; free virtual = 10604
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/synth_1/i2c_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_test_utilization_synth.rpt -pb i2c_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 18:53:51 2024...
