{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740501415775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740501415775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 10:36:55 2025 " "Processing started: Tue Feb 25 10:36:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740501415775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501415775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 05_FSM -c 05_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off 05_FSM -c 05_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501415775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740501416013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740501416013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "scripts/FSM.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740501420970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501420970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "slow_clk SLOW_CLK FSM_detector.v(7) " "Verilog HDL Declaration information at FSM_detector.v(7): object \"slow_clk\" differs only in case from object \"SLOW_CLK\" in the same scope" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740501420971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/fsm_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/fsm_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_detector " "Found entity 1: FSM_detector" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740501420971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501420971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/decoder_0_f.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/decoder_0_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_0_F " "Found entity 1: decoder_0_F" {  } { { "scripts/decoder_0_F.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/decoder_0_F.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740501420972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501420972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "scripts/clk_divider.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740501420973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501420973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/fsm_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file scripts/fsm_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_detect " "Found entity 1: fsm_detect" {  } { { "scripts/fsm_detect.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/fsm_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740501420974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501420974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_detector " "Elaborating entity \"FSM_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740501420990 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] FSM_detector.v(6) " "Output port \"LEDR\[9..1\]\" at FSM_detector.v(6) has no driver" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740501420991 "|FSM_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:SLOW_CLK " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:SLOW_CLK\"" {  } { { "scripts/FSM_detector.v" "SLOW_CLK" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740501420991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_detect fsm_detect:DETECT " "Elaborating entity \"fsm_detect\" for hierarchy \"fsm_detect:DETECT\"" {  } { { "scripts/FSM_detector.v" "DETECT" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740501420992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm_detect.v(83) " "Verilog HDL assignment warning at fsm_detect.v(83): truncated value with size 32 to match size of target (1)" {  } { { "scripts/fsm_detect.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/fsm_detect.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740501420993 "|FSM_detector|fsm_detect:DETECTOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm_detect.v(88) " "Verilog HDL assignment warning at fsm_detect.v(88): truncated value with size 32 to match size of target (1)" {  } { { "scripts/fsm_detect.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/fsm_detect.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740501420993 "|FSM_detector|fsm_detect:DETECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_0_F decoder_0_F:SM_DECODER " "Elaborating entity \"decoder_0_F\" for hierarchy \"decoder_0_F:SM_DECODER\"" {  } { { "scripts/FSM_detector.v" "SM_DECODER" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740501420993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740501421269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740501421279 "|FSM_detector|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740501421279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740501421332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740501421584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/output_files/05_FSM.map.smsg " "Generated suppressed messages file C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/output_files/05_FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501421602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740501421691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740501421691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "scripts/FSM_detector.v" "" { Text "C:/Users/dmart/Logica-Programable-/LogicaProgramable/Practicas/05_FSM/scripts/FSM_detector.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740501421722 "|FSM_detector|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740501421722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740501421722 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740501421722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740501421722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740501421722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740501421731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 10:37:01 2025 " "Processing ended: Tue Feb 25 10:37:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740501421731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740501421731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740501421731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740501421731 ""}
