Classic Timing Analyzer report for mod16add1extend
Mon Mar 22 22:47:15 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.836 ns                                      ; inst4 ; q4    ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst4 ; inst4 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2 ; inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst1 ; inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst  ; inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst4 ; inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 13.836 ns  ; inst4 ; q4 ; clk        ;
; N/A   ; None         ; 12.399 ns  ; inst4 ; q3 ; clk        ;
; N/A   ; None         ; 10.026 ns  ; inst2 ; q2 ; clk        ;
; N/A   ; None         ; 8.653 ns   ; inst  ; q0 ; clk        ;
; N/A   ; None         ; 8.294 ns   ; inst1 ; q1 ; clk        ;
+-------+--------------+------------+-------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Mar 22 22:47:15 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod16add1extend -c mod16add1extend --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst" as buffer
    Info: Detected ripple clock "inst1" as buffer
    Info: Detected ripple clock "inst2" as buffer
Info: Clock "clk" Internal fmax is restricted to 360.1 MHz between source register "inst2" and destination register "inst2"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; COMB Node = 'inst2~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'
                Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'
                Info: 4: + IC(0.689 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'
                Info: Total cell delay = 3.591 ns ( 65.15 % )
                Info: Total interconnect delay = 1.921 ns ( 34.85 % )
            Info: - Longest clock path from clock "clk" to source register is 5.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'
                Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'
                Info: 4: + IC(0.689 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'
                Info: Total cell delay = 3.591 ns ( 65.15 % )
                Info: Total interconnect delay = 1.921 ns ( 34.85 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "q4" through register "inst4" is 13.836 ns
    Info: + Longest clock path from clock "clk" to source register is 6.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'
        Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'
        Info: 4: + IC(0.689 ns) + CELL(0.970 ns) = 5.816 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'
        Info: 5: + IC(0.396 ns) + CELL(0.666 ns) = 6.878 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'inst4'
        Info: Total cell delay = 4.561 ns ( 66.31 % )
        Info: Total interconnect delay = 2.317 ns ( 33.69 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'inst4'
        Info: 2: + IC(3.388 ns) + CELL(3.266 ns) = 6.654 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'q4'
        Info: Total cell delay = 3.266 ns ( 49.08 % )
        Info: Total interconnect delay = 3.388 ns ( 50.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Mon Mar 22 22:47:15 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


