X86_64 SB+mfence-mfence+po-mfence001
"MFencedWR MFencedRR Fre PodWR MFencedRR Fre"
Cycle=Fre PodWR MFencedRR Fre MFencedWR MFencedRR
Relax=PodWR
Safe=Fre MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:z=T,1:z=F,1:x=T
Com=Fr Fr
Orig=MFencedWR MFencedRR Fre PodWR MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rbx; uint64_t 0:rbx;

}
 P0            | P1            ;
 movq $1,(x)   | movq $1,(z)   ;
 mfence        | movq (a),%rax ;
 movq (y),%rax | mfence        ;
 mfence        | movq (x),%rbx ;
 movq (z),%rbx |               ;
exists (0:rbx=0 /\ 1:rbx=0)
