#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jul  3 14:57:20 2025
# Process ID         : 16876
# Current directory  : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/nvdla_bd_NV_nvdla_wrapper_0_0_synth_1
# Command line       : vivado.exe -log nvdla_bd_NV_nvdla_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nvdla_bd_NV_nvdla_wrapper_0_0.tcl
# Log file           : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/nvdla_bd_NV_nvdla_wrapper_0_0_synth_1/nvdla_bd_NV_nvdla_wrapper_0_0.vds
# Journal file       : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/nvdla_bd_NV_nvdla_wrapper_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-M3R0RID
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34069 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36216 MB
# Available Virtual  : 19924 MB
#-----------------------------------------------------------
source nvdla_bd_NV_nvdla_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 603.426 ; gain = 209.742
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yusuf/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top nvdla_bd_NV_nvdla_wrapper_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1856.391 ; gain = 212.832
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'nvdla_core2cvsram_aw_awvalid', assumed default net type 'wire' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:335]
INFO: [Synth 8-11241] undeclared symbol 'nvdla_core2cvsram_w_wvalid', assumed default net type 'wire' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:336]
INFO: [Synth 8-11241] undeclared symbol 'nvdla_core2cvsram_w_wlast', assumed default net type 'wire' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:337]
INFO: [Synth 8-11241] undeclared symbol 'nvdla_core2cvsram_b_bready', assumed default net type 'wire' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:338]
INFO: [Synth 8-11241] undeclared symbol 'nvdla_core2cvsram_r_rready', assumed default net type 'wire' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:339]
INFO: [Synth 8-6157] synthesizing module 'nvdla_bd_NV_nvdla_wrapper_0_0' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_NV_nvdla_wrapper_0_0/synth/nvdla_bd_NV_nvdla_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla_wrapper' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_apb2csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_apb2csb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla.v:57]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_o' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_core_reset' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2D1' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/OR2D1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OR2D1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/OR2D1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2D4' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/MUX2D4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2D4' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/MUX2D4.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC2DO_C_PP' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC2DO_C_PP' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_core_reset' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_reset' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_reset' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SRC0' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SRC0' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2HDD2' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/MUX2HDD2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2HDD2' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/MUX2HDD2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync3d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_s' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_s_ppp' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync3d_s_ppp.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_S_PPP' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_S_PPP' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_s_ppp' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync3d_s_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_s' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cfgrom' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CFGROM_rom' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CFGROM_rom' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_cfgrom' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_csb_master' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_write_clock' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_write_clock' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_CLK_gate_power' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_CLK_gate_power' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_read_clock' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_read_clock' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:805]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:874]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:805]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:954]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:954]
INFO: [Synth 8-6157] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_C_PPP' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_C_PPP' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:976]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:976]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:547]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:608]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:547]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:684]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:684]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:705]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:705]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_csb_master' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_mcif' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_csb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_csb.v:9]
WARNING: [Synth 8-7071] port 'reg2dp_rd_weight_bdma' of module 'NV_NVDLA_MCIF_csb' is unconnected for instance 'u_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
WARNING: [Synth 8-7071] port 'reg2dp_rd_weight_rbk' of module 'NV_NVDLA_MCIF_csb' is unconnected for instance 'u_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
WARNING: [Synth 8-7071] port 'reg2dp_rd_weight_sdp_e' of module 'NV_NVDLA_MCIF_csb' is unconnected for instance 'u_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
WARNING: [Synth 8-7071] port 'reg2dp_wr_weight_bdma' of module 'NV_NVDLA_MCIF_csb' is unconnected for instance 'u_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
WARNING: [Synth 8-7071] port 'reg2dp_wr_weight_rbk' of module 'NV_NVDLA_MCIF_csb' is unconnected for instance 'u_csb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
WARNING: [Synth 8-7023] instance 'u_csb' of module 'NV_NVDLA_MCIF_csb' has 30 connections declared, but only 25 given [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:265]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_read' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_ig' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6157] synthesizing module 'read_ig_arb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'read_ig_arb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_ig' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_eg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:1308]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_eg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_read' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_write' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:908]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'write_ig_arb' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'write_ig_arb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x3' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x3' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwst_256x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwst_256x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_write' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_mcif' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cdp' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_rdma' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_slcg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_slcg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ig' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ig' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_cq.v:377]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_cq.v:1442]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_256x7' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_cq.v:377]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_cq.v:31]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_eg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_8x65' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_8x65' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo_65x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_lat_fifo.v:649]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8_flopram_rwsa_32x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ro_fifo.v:359]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_32x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ro_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_eg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_eg.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_reg' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_rdma' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_DP_nan' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_DP_nan' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_nan.v:26]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_wdma' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_WDMA_dat_fifo.v:2719]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_WDMA_dat_fifo.v:3288]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8_flopram_rwsa_32x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_WDMA_dat_fifo.v:3288]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_32x8' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_WDMA_dat_fifo.v:2719]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:1347]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo_flopram_rwsa_4x17' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_cmd_fifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:1347]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_wr' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_wr' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_WDMA_intr_fifo' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:2066]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:2185]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_intr_fifo' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:2066]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_wdma' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p1' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/HLS_cdp_icvt.v:120]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p2' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/HLS_cdp_icvt.v:325]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_ICVT_pipe_p3' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/HLS_cdp_icvt.v:530]
INFO: [Synth 8-6155] done synthesizing module 'HLS_cdp_icvt' (0#1) [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/HLS_cdp_icvt.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_cq.v:1442]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_cmd.v:1050]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_wdma.v:1467]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal1d.v:1899]
WARNING: [Synth 8-7071] port 'bdma_done_mask0' of module 'NV_NVDLA_GLB_CSB_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:200]
WARNING: [Synth 8-7071] port 'bdma_done_mask1' of module 'NV_NVDLA_GLB_CSB_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:200]
WARNING: [Synth 8-7071] port 'rubik_done_mask0' of module 'NV_NVDLA_GLB_CSB_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:200]
WARNING: [Synth 8-7071] port 'rubik_done_mask1' of module 'NV_NVDLA_GLB_CSB_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:200]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_GLB_CSB_reg' has 56 connections declared, but only 52 given [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_IMG_ctrl.v:540]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_mode' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_size' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_use' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_disable' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_ram_type' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_base_addr_high' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_base_addr_low' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_batch_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_line_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_surface_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_RDMA_reg' has 62 connections declared, but only 52 given [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_rdma.v:351]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_WDMA_intr.v:412]
WARNING: [Synth 8-7071] port 'dp2reg_lut_hybrid' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'dp2reg_lut_int_data' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'dp2reg_lut_le_hit' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'dp2reg_lut_lo_hit' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'dp2reg_lut_oflow' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'dp2reg_lut_uflow' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_algo' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_operand' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_src' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_lut_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_operand' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_prelu' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_src' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_hybrid_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_access_type' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_addr' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_data' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_data_wr' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_table_id' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_end' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_function' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_index_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_index_select' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_oflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_oflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_uflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_uflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_start' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_end' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_index_select' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_oflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_oflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_uflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_uflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_start' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_oflow_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_slcg_en' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_uflow_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_reg' has 117 connections declared, but only 67 given [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_aw_awaddr' does not match port width (32) of module 'NV_nvdla' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla_wrapper.v:162]
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_ar_araddr' does not match port width (32) of module 'NV_nvdla' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_nvdla_wrapper.v:175]
WARNING: [Synth 8-3848] Net dft_xclamp_ctrl_cdc_sync_reset in module/entity sync_reset does not have driver. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/sync_reset.v:14]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:324]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:388]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:460]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:1002]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:1013]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_ig.v:1025]
WARNING: [Synth 8-6014] Unused sequential element beat_align_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_RDMA_eg.v:790]
WARNING: [Synth 8-6014] Unused sequential element mon_cmd_fifo_rd_pos_w_reg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:805]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:841]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:905]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:980]
WARNING: [Synth 8-6014] Unused sequential element is_beat_num_odd_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_wdma.v:702]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_0_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:358]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_1_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:360]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_2_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:362]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_3_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:364]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_4_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:366]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_5_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:368]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_6_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:370]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_7_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:372]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_8_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:374]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_offset_msb_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:205]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_Xindex_msb_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:389]
WARNING: [Synth 8-6014] Unused sequential element mon_Y_dec_offset_msb_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:654]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:796]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:807]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:819]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_lut_le_function_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:900]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_mul_bypass_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:963]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:1026]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_normalz_len_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:1089]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_sqsum_bypass_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_cdp.v:1152]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_width_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:373]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:471]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:569]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:664]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:1234]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:1245]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_ig.v:1257]
WARNING: [Synth 8-6014] Unused sequential element pdp2cvif_rd_cdt_lat_fifo_pop_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_RDMA_eg.v:251]
WARNING: [Synth 8-6014] Unused sequential element count_wg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_dat.v:349]
WARNING: [Synth 8-6014] Unused sequential element count_w_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_dat.v:401]
WARNING: [Synth 8-6014] Unused sequential element count_surf_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_dat.v:418]
WARNING: [Synth 8-6014] Unused sequential element count_h_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_dat.v:444]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_cmd.v:255]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_cmd.v:319]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_WDMA_cmd.v:381]
WARNING: [Synth 8-6014] Unused sequential element cmd_fifo_rd_size_use_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_wdma.v:924]
WARNING: [Synth 8-3936] Found unconnected internal register 'unit1d_actv_out_f_reg' and it is trimmed from '15' to '14' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal1d.v:1900]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1160]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1171]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1183]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_channel_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1210]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_height_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1273]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_width_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1336]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_channel_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1399]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_height_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1462]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_width_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1525]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_first_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1588]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_last_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1651]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_mid_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1714]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_first_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1777]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_last_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1840]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_mid_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1903]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_flying_mode_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:1966]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_height_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2092]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_width_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2155]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_height_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2218]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_width_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2281]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2344]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_bottom_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2407]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_left_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2470]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_right_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2533]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_top_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2596]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pooling_method_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2659]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_split_num_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_pdp.v:2722]
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:749]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:836]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1304]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1306]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1489]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:1412]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:2245]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:2252]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:2259]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:2266]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_wt.v:2292]
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1303]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1709]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1721]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port reg2dp_nan_to_zero in module NV_NVDLA_SDP_cmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_proc_precision[1] in module NV_NVDLA_SDP_cmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_proc_precision[0] in module NV_NVDLA_SDP_cmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_ in module NV_CLK_gate_power is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en in module NV_CLK_gate_power is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[31] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[30] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[29] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[28] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[27] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[26] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[25] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[24] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[23] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[22] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[21] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[20] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[19] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[18] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[17] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[16] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[15] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[14] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[13] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[12] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[11] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[10] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[9] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[8] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[7] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[6] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[5] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[4] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[3] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[2] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[1] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[0] in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_perf_lut_en in module NV_NVDLA_SDP_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[31] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[30] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[29] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[28] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[27] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[26] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[25] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[24] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[23] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[22] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[21] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[20] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[19] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[18] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[17] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[16] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[15] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[14] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[13] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[12] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[11] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[10] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[9] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[8] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[7] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[6] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[5] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[4] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[3] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[2] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[1] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwrbus_ram_pd[0] in module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2dat_dma_pd[42] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_batch_number[4] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_batch_number[3] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_batch_number[2] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_batch_number[1] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_batch_number[0] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_winograd in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[12] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[11] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[10] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[9] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[8] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[7] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[6] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[5] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[4] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[3] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[2] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[1] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_height[0] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[12] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[11] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[10] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[9] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[8] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[7] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[6] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[5] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[4] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2dp_width[3] in module NV_NVDLA_SDP_WDMA_DAT_out is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2571.883 ; gain = 928.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2571.883 ; gain = 928.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2571.883 ; gain = 928.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3010.266 ; gain = 0.719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3100.105 ; gain = 89.797
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:29 . Memory (MB): peak = 3100.105 ; gain = 1456.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:29 . Memory (MB): peak = 3100.105 ; gain = 1456.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:29 . Memory (MB): peak = 3100.105 ; gain = 1456.547
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_csb.v:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d2_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:337]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d2_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d1_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:264]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d1_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:241]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_skid_data_info_in_pd_d0_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'skid_flop_data_info_in_pd_d0_reg' and it is trimmed from '25' to '18' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:168]
INFO: [Synth 8-802] inferred FSM for state register 'stat_cur_reg' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_normalz_buf_data_reg' and it is trimmed from '98' to '81' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_sum.v:238]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_GLB_csb.v:148]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_wt'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_dc'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CSC_sg'
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4412]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4365]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:4364]
INFO: [Synth 8-6904] The RAM "nv_ram_rws_256x3:/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwst_256x8:/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_8x65:/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_80x9:/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_80x17:/M_reg" of size (depth=80 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_60x21:/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                NORMAL_C |                              011 |                              001
                CUBE_END |                              001 |                              100
                 FIRST_C |                              100 |                              010
                SECOND_C |                              010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_cur_reg' using encoding 'sequential' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_20x4:/M_reg" of size (depth=20 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_128x18:/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_128x6:/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WT_STATE_IDLE |                               00 |                               00
           WT_STATE_PEND |                               01 |                               01
           WT_STATE_BUSY |                               10 |                               10
           WT_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_wt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_128x11:/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x64:/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "nv_ram_rws_256x64:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x272:/M_reg" of size (depth=16 x width=272) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x256:/M_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_16x14:/M_reg" of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_16x16:/M_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_16x65:/M_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:03 . Memory (MB): peak = 3100.105 ; gain = 1456.547
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid' (NV_CLK_gate_power) to 'inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate'
INFO: [Synth 8-223] decloning instance 'inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'inst/nvdla_top/u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'inst/nvdla_top/u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'inst/nvdla_top/u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'inst/nvdla_top/u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   89 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 11    
	   4 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   61 Bit       Adders := 5     
	   2 Input   58 Bit       Adders := 3     
	   2 Input   48 Bit       Adders := 1     
	   3 Input   40 Bit       Adders := 1     
	   2 Input   39 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 8     
	   2 Input   33 Bit       Adders := 8     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 38    
	   3 Input   29 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 8     
	   3 Input   26 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   8 Input   19 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 9     
	   3 Input   18 Bit       Adders := 9     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 11    
	   4 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 2     
	   5 Input   16 Bit       Adders := 2     
	   4 Input   15 Bit       Adders := 7     
	   2 Input   15 Bit       Adders := 15    
	   3 Input   15 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 47    
	   4 Input   14 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 11    
	   5 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 38    
	   3 Input   13 Bit       Adders := 5     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 29    
	   3 Input   11 Bit       Adders := 6     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 13    
	   4 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 35    
	   3 Input    9 Bit       Adders := 13    
	   4 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 50    
	   4 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 4     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 126   
	   3 Input    6 Bit       Adders := 3     
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 129   
	   3 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 94    
	   3 Input    4 Bit       Adders := 7     
	   4 Input    4 Bit       Adders := 2     
	   6 Input    4 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 182   
	   3 Input    3 Bit       Adders := 12    
	   4 Input    3 Bit       Adders := 4     
	   5 Input    3 Bit       Adders := 1     
	   6 Input    3 Bit       Adders := 1     
	   7 Input    3 Bit       Adders := 1     
	   8 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 56    
	   5 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 130   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 6     
	              103 Bit    Registers := 2     
	               98 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 18    
	               65 Bit    Registers := 62    
	               64 Bit    Registers := 300   
	               63 Bit    Registers := 12    
	               61 Bit    Registers := 7     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               50 Bit    Registers := 27    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 46    
	               46 Bit    Registers := 3     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 16    
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 7     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 10    
	               34 Bit    Registers := 91    
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 283   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 15    
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 9     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 56    
	               18 Bit    Registers := 310   
	               17 Bit    Registers := 80    
	               16 Bit    Registers := 429   
	               15 Bit    Registers := 128   
	               14 Bit    Registers := 94    
	               13 Bit    Registers := 122   
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 213   
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 173   
	                8 Bit    Registers := 1709  
	                7 Bit    Registers := 317   
	                6 Bit    Registers := 130   
	                5 Bit    Registers := 191   
	                4 Bit    Registers := 149   
	                3 Bit    Registers := 208   
	                2 Bit    Registers := 174   
	                1 Bit    Registers := 2700  
+---Multipliers : 
	              17x40  Multipliers := 1     
	              16x33  Multipliers := 3     
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 64    
	               4K Bit	(16 X 272 bit)          RAMs := 1     
	               4K Bit	(16 X 256 bit)          RAMs := 1     
	               2K Bit	(128 X 18 bit)          RAMs := 8     
	               2K Bit	(256 X 8 bit)          RAMs := 1     
	               1K Bit	(80 X 17 bit)          RAMs := 1     
	               1K Bit	(60 X 21 bit)          RAMs := 1     
	               1K Bit	(128 X 11 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 16    
	               1K Bit	(16 X 65 bit)          RAMs := 2     
	              768 Bit	(256 X 3 bit)          RAMs := 1     
	              768 Bit	(128 X 6 bit)          RAMs := 2     
	              720 Bit	(80 X 9 bit)          RAMs := 1     
	              520 Bit	(8 X 65 bit)          RAMs := 4     
	              256 Bit	(16 X 16 bit)          RAMs := 2     
	              224 Bit	(16 X 14 bit)          RAMs := 1     
	               80 Bit	(20 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  258 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 13    
	   3 Input  128 Bit        Muxes := 4     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 7     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 10    
	   2 Input   65 Bit        Muxes := 20    
	   4 Input   65 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 98    
	   4 Input   64 Bit        Muxes := 16    
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 6     
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 3     
	   4 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 7     
	   2 Input   47 Bit        Muxes := 23    
	   2 Input   43 Bit        Muxes := 8     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 8     
	   2 Input   38 Bit        Muxes := 7     
	   3 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 39    
	   3 Input   34 Bit        Muxes := 10    
	   2 Input   33 Bit        Muxes := 23    
	   2 Input   32 Bit        Muxes := 242   
	   3 Input   32 Bit        Muxes := 16    
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 8     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 19    
	   2 Input   17 Bit        Muxes := 46    
	   3 Input   17 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 123   
	   3 Input   16 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 81    
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 85    
	   4 Input   14 Bit        Muxes := 9     
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 101   
	   2 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 73    
	   4 Input   11 Bit        Muxes := 8     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 38    
	   4 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 45    
	   5 Input    9 Bit        Muxes := 90    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 105   
	   3 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 34    
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 78    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 94    
	   6 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 100   
	   4 Input    4 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 294   
	   4 Input    3 Bit        Muxes := 11    
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 190   
	   3 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 8     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1777  
	   3 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 68    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awsize[0] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[63] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[62] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[61] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[60] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[59] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[58] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[57] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[56] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[55] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[54] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[53] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[52] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[51] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[50] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[49] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[48] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[47] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[46] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[45] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[44] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[43] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[42] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[41] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[40] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[39] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[38] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[37] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[36] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[35] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[34] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[33] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_aw_awaddr[32] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_arsize[0] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[63] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[62] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[61] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[60] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[59] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[58] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[57] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[56] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[55] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[54] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[53] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[52] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[51] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[50] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[49] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[48] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[47] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[46] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[45] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[44] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[43] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[42] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[41] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[40] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[39] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[38] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[37] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[36] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[35] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[34] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[33] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port nvdla_core2dbb_ar_araddr[32] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_awuser driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_wuser driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design nvdla_bd_NV_nvdla_wrapper_0_0 has port m_axi_arqos[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 2. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_INTP_unit.v:110]
DSP Report: Generating DSP int_mul0, operation Mode is: A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: Generating DSP int_mul0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
INFO: [Synth 8-6904] The RAM "NV_NVDLA_CDP_dp__GB1/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/M_reg" of size (depth=20 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NV_NVDLA_CDP_dp__GB1/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/M_reg" of size (depth=20 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[47]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[46]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[45]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[44]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[43]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[42]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[41]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[40]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[39]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[38]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[37]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[36]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[35]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[34]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[33]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[32]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[31]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[30]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[29]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[28]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[27]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[26]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[25]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[24]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[23]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[22]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[21]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[20]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[19]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[18]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[17]) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
WARNING: [Synth 8-3332] Sequential element (int_mul_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_INTP_unit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg" of size (depth=80 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_HLS_cdp_icvt_0/mul_dout0, operation Mode is: A*B2.
DSP Report: register u_HLS_cdp_icvt_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_icvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: Generating DSP u_mul_unit0/mul_unit_pd0, operation Mode is: A*B.
DSP Report: operator u_mul_unit0/mul_unit_pd0 is absorbed into DSP u_mul_unit0/mul_unit_pd0.
DSP Report: Generating DSP u_HLS_cdp_ocvt_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register u_HLS_cdp_ocvt_0/pipe_p2/p2_pipe_data_reg is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_ocvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg" of size (depth=80 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_rdma/u_eg /u_lat_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_rdma/u_eg/u_lat_fifo/ram/M_reg " of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rdma/u_eg /\skid_flop_cdp_rdma2dp_pd_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d1_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d0_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rdma/u_ig/NV_NVDLA_CDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\cdp2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rdma/u_reg /\cdp_rdma2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rdma/u_eg /\pipe_skid_cdp_rdma2dp_pd_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rdma/u_ig/NV_NVDLA_CDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_DP_nan/datin_d_reg[32] )
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_cal2d/bank1_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank2_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank3_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank4_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank5_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank6_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank7_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank0_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP pad_value0, operation Mode is: A*B.
DSP Report: operator pad_value0 is absorbed into DSP pad_value0.
DSP Report: Generating DSP data_hmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_hmult_8bit_0_ext_ff is absorbed into DSP data_hmult_8bit_0_ext_ff.
DSP Report: Generating DSP data_vmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_vmult_8bit_0_ext_ff is absorbed into DSP data_vmult_8bit_0_ext_ff.
INFO: [Synth 8-6904] The RAM "u_cal2d/bank1_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank2_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank3_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank4_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank5_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank6_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank7_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cal2d/bank0_uram_0/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cal2d/\up_pnum2_reg[0] )
INFO: [Synth 8-6904] The RAM "u_eg/u_lat_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_eg/u_lat_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff255_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff254_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff253_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff252_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff251_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff250_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff249_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff248_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff247_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff246_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff245_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff244_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff243_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff242_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff241_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff240_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff239_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff238_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff237_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff236_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff235_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff234_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff233_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff232_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff231_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff230_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff229_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff228_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff227_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff226_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff225_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff224_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff223_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff222_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff221_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff220_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff219_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff218_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff217_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff216_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff215_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff214_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff213_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff212_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff211_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff210_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff209_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff208_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff207_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff206_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff205_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff204_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff203_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff202_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff201_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff200_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff199_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff198_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff197_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff196_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff195_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff194_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_cq/ram /\ram_ff193_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "u_NV_NVDLA_CFGROM_rom/reg_rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_NV_NVDLA_CFGROM_rom/reg_rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gnt_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gnt_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rd_adr_dly_reg[7:0]' into 'ram/ra_d_reg[7:0]' [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_cq.v:2323]
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg' and it is trimmed from '45' to '44' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_MCIF_WRITE_IG_cvt.v:486]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[32]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[8]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[10]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[32]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[11]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[12]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[12]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[13]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[14]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[15]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[22]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[23]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[24]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[25]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[26]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[28]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[29]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[30]' (FDCE) to 'u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]' (FDE) to 'u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_cfgrom/\cfgrom2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_glb/\u_csb/glb2csb_resp_pd_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p2/skid_flop_bpt2arb_req_pd_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p6/skid_flop_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p5/skid_flop_bpt2arb_req_pd_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p4/skid_flop_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p3/skid_flop_bpt2arb_req_pd_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p1/skid_flop_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p0/skid_flop_bpt2arb_req_pd_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p6/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p5/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p4/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p3/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p2/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p1/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_arb/\pipe_p0/skid_flop_bpt2arb_req_pd_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_bpt1/\lat_count_dec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/\u_read/u_ig /u_bpt0/\lat_count_dec_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_1/pipe_bpt2arb_cmd_pd_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_2/pipe_bpt2arb_cmd_pd_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[0]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_0/pipe_bpt2arb_cmd_pd_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[38]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_0/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[38]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_1/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[37]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[38]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_mcif/u_write/\u_ig/u_arb /\pipe_2/pipe_bpt2arb_cmd_pd_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/d0_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/d1_reg' (FD) to 'u_dla_clk_ovr_on_core_sync/sync_0/NV_GENERIC_CELL/d0_reg'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[1]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[4]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[5]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[6]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[7]' (FDE) to 'u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[2]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[3]' (FDE) to 'u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[6]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[10]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[11]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[12]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[12]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[14]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[15]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[22]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]' (FDE) to 'u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[23]' (FDE) to 'u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_wt/u_8atmm_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_wt/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_wt/u_8atmm_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_wt/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
INFO: [Synth 8-6904] The RAM "u_dc/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP entry_per_batch0, operation Mode is: A*B.
DSP Report: operator entry_per_batch0 is absorbed into DSP entry_per_batch0.
DSP Report: Generating DSP entry_required0, operation Mode is: A*B.
DSP Report: operator entry_required0 is absorbed into DSP entry_required0.
DSP Report: Generating DSP req_cur_atomic0, operation Mode is: A*B.
DSP Report: operator req_cur_atomic0 is absorbed into DSP req_cur_atomic0.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_00/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_01/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_02/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_03/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_04/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_05/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_06/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_07/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_08/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_09/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_10/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_11/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_12/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_13/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_14/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_15/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_dc/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_00/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_01/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_02/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_03/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_04/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_05/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_06/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_07/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_08/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_09/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_10/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_11/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_12/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_13/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_14/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_15/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[17]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[16]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[15]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[14]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[13]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[12]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[11]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[10]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[9]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[8]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[7]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[6]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[5]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[4]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[3]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP slice_entries_w0, operation Mode is: A*B.
DSP Report: operator slice_entries_w0 is absorbed into DSP slice_entries_w0.
DSP Report: Generating DSP h_bias_1_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w0 is absorbed into DSP h_bias_1_stride_w0.
DSP Report: Generating DSP h_bias_1_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_w0 is absorbed into DSP h_bias_1_w0.
DSP Report: Generating DSP h_bias_2_w0, operation Mode is: A*B.
DSP Report: operator h_bias_2_w0 is absorbed into DSP h_bias_2_w0.
DSP Report: Generating DSP h_bias_0_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w0 is absorbed into DSP h_bias_0_stride_w0.
DSP Report: Generating DSP h_bias_0_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_w0 is absorbed into DSP h_bias_0_w0.
INFO: [Synth 8-6904] The RAM "u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mrdma/u_cq/ram/M_reg" of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwsp_16x16.v:39]
INFO: [Synth 8-6904] The RAM "u_brdma/u_lat_fifo/ram/M_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_brdma/u_cq/ram/M_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/nv_ram_rwsp_16x16.v:39]
INFO: [Synth 8-6904] The RAM "u_nrdma/u_lat_fifo/ram/M_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_nrdma/u_cq/ram/M_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "NV_NVDLA_SDP_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NV_NVDLA_SDP_rdma/u_mrdma/u_cq/ram/M_reg" of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_brdma/u_lat_fifo/ram/M_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_brdma/u_cq/ram/M_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_nrdma/u_lat_fifo/ram/M_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_nrdma/u_cq/ram/M_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register c_int_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:10 ; elapsed = 00:06:45 . Memory (MB): peak = 3100.105 ; gain = 1456.547
---------------------------------------------------------------------------------
 Sort Area is NV_NVDLA_CDP_dp__GB1 int_mul0_0 : 0 0 : 2549 5570 : Used 1 time 0
 Sort Area is NV_NVDLA_CDP_dp__GB1 int_mul0_0 : 0 1 : 3021 5570 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 x_mul_prelu/data_out0_0 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 x_mul_prelu/data_out0_0 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 x_mul_prelu/data_out0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 x_mul_prelu/data_out0_3 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 c_int_0/mul_dout0_4 : 0 0 : 2322 4373 : Used 1 time 0
 Sort Area is NV_NVDLA_sdp__GB1 c_int_0/mul_dout0_4 : 0 1 : 2051 4373 : Used 1 time 0
 Sort Area is NV_NVDLA_CDP_dp__GB2 u_HLS_cdp_ocvt_0/mul_dout0_4 : 0 0 : 2888 2888 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB2 grain_addr_w_6 : 0 0 : 2755 2755 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_0 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_2 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_3 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_4 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_5 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_6 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_7 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB1 mul_dout0_8 : 0 0 : 2144 2144 : Used 1 time 0
 Sort Area is NV_NVDLA_PDP_core data_hmult_8bit_0_ext_ff_2 : 0 0 : 1981 1981 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB2 entry_required0_2 : 0 0 : 1798 1798 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 slice_entries_w0_0 : 0 0 : 1549 1549 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 h_bias_0_w0_4 : 0 0 : 1466 1466 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 h_bias_1_stride_w0_8 : 0 0 : 1466 1466 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB2 req_cur_atomic0_4 : 0 0 : 1466 1466 : Used 1 time 0
 Sort Area is NV_NVDLA_PDP_core data_vmult_8bit_0_ext_ff_4 : 0 0 : 1363 1363 : Used 1 time 0
 Sort Area is NV_NVDLA_CDP_dp__GB2 u_HLS_cdp_icvt_0/mul_dout0_0 : 0 0 : 963 963 : Used 1 time 0
 Sort Area is NV_NVDLA_CDP_dp__GB2 u_mul_unit0/mul_unit_pd0_2 : 0 0 : 954 954 : Used 1 time 0
 Sort Area is NV_NVDLA_cdma__GB2 entry_per_batch0_0 : 0 0 : 704 704 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 h_bias_0_stride_w0_2 : 0 0 : 548 548 : Used 1 time 0
 Sort Area is NV_NVDLA_PDP_core pad_value0_0 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 h_bias_1_w0_9 : 0 0 : 397 397 : Used 1 time 0
 Sort Area is NV_NVDLA_partition_c__GCB1 h_bias_2_w0_6 : 0 0 : 397 397 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                           | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+
|NV_NVDLA_CDP_dp__GB1                  | u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/M_reg               | Implied   | 32 x 4               | RAM32M16 x 1   | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_data_sync_fifo/ram/M_reg                                          | Implied   | 128 x 9              | RAM64M8 x 4    | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_info_sync_fifo/ram/M_reg                                          | Implied   | 128 x 17             | RAM64M8 x 6    | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_sumpd_sync_fifo/ram/M_reg                                         | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\u_rdma/u_eg                          | u_lat_fifo/ram/M_reg                                                | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_eg/u_lat_fifo                       | ram/M_reg                                                           | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_cal2d                               | bank1_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank2_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank3_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank4_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank5_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank6_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank7_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank0_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_NV_NVDLA_mcif/u_write/u_cq          | adr_ram/M_reg                                                       | Implied   | 256 x 8              | RAM64M8 x 8    | 
|u_NV_NVDLA_mcif/u_write/u_cq          | ram/M_reg                                                           | Implied   | 256 x 3              | RAM64M8 x 4    | 
|u_wt                                  | u_8atmm_fifo/ram/M_reg                                              | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_wt                                  | u_fifo/ram/M_reg                                                    | Implied   | 128 x 6              | RAM64M8 x 2    | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | Implied   | 128 x 11             | RAM64M8 x 4    | 
|u_dc/u_fifo                           | ram/M_reg                                                           | Implied   | 128 x 6              | RAM64M8 x 2    | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                     | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                             | Implied   | 8 x 65               | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                     | u_mrdma/u_cq/ram/M_reg                                              | Implied   | 16 x 14              | RAM32M16 x 1   | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|u_brdma                               | u_cq/ram/M_reg                                                      | Implied   | 16 x 16              | RAM32M16 x 2   | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|u_nrdma                               | u_cq/ram/M_reg                                                      | Implied   | 16 x 16              | RAM32M16 x 2   | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | Implied   | 16 x 256             | RAM32M16 x 19  | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | Implied   | 16 x 272             | RAM32M16 x 20  | 
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17)+A*B  | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B2            | 16     | 9      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_MUL_unit   | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | A2*B            | 26     | 16     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 15     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 27     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:27 ; elapsed = 00:07:02 . Memory (MB): peak = 3308.773 ; gain = 1665.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:56 ; elapsed = 00:07:32 . Memory (MB): peak = 3353.000 ; gain = 1709.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                           | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+
|NV_NVDLA_CDP_dp__GB1                  | u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/M_reg               | Implied   | 32 x 4               | RAM32M16 x 1   | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_data_sync_fifo/ram/M_reg                                          | Implied   | 128 x 9              | RAM64M8 x 4    | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_info_sync_fifo/ram/M_reg                                          | Implied   | 128 x 17             | RAM64M8 x 6    | 
|u_NV_NVDLA_CDP_DP_syncfifo            | u_sumpd_sync_fifo/ram/M_reg                                         | Implied   | 64 x 21              | RAM64M8 x 3    | 
|\u_rdma/u_eg                          | u_lat_fifo/ram/M_reg                                                | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_eg/u_lat_fifo                       | ram/M_reg                                                           | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_cal2d                               | bank1_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank2_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank3_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank4_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank5_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank6_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank7_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_cal2d                               | bank0_uram_0/M_reg                                                  | Implied   | 128 x 18             | RAM64M8 x 6    | 
|u_NV_NVDLA_mcif/u_write/u_cq          | adr_ram/M_reg                                                       | Implied   | 256 x 8              | RAM64M8 x 8    | 
|u_NV_NVDLA_mcif/u_write/u_cq          | ram/M_reg                                                           | Implied   | 256 x 3              | RAM64M8 x 4    | 
|u_wt                                  | u_8atmm_fifo/ram/M_reg                                              | Implied   | 8 x 65               | RAM32M16 x 5   | 
|u_wt                                  | u_fifo/ram/M_reg                                                    | Implied   | 128 x 6              | RAM64M8 x 2    | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | Implied   | 128 x 11             | RAM64M8 x 4    | 
|u_dc/u_fifo                           | ram/M_reg                                                           | Implied   | 128 x 6              | RAM64M8 x 2    | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | Implied   | 16 x 64              | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                     | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                             | Implied   | 8 x 65               | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                     | u_mrdma/u_cq/ram/M_reg                                              | Implied   | 16 x 14              | RAM32M16 x 1   | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|u_brdma                               | u_cq/ram/M_reg                                                      | Implied   | 16 x 16              | RAM32M16 x 2   | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|u_nrdma                               | u_cq/ram/M_reg                                                      | Implied   | 16 x 16              | RAM32M16 x 2   | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | Implied   | 16 x 256             | RAM32M16 x 19  | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | Implied   | 16 x 272             | RAM32M16 x 20  | 
+--------------------------------------+---------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_MUL_unit.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtin.v:400]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDP_DP_cvtout.v:493]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal2d.v:5140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal2d.v:5105]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal2d.v:5147]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_PDP_CORE_cal2d.v:5196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1067]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:996]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_partition_ci_8/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:2853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:2867]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:1585]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:2839]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ipshared/69e5/src/NV_NVDLA_SDP_core.v:363]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:22 ; elapsed = 00:08:12 . Memory (MB): peak = 3391.898 ; gain = 1748.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:40 ; elapsed = 00:08:30 . Memory (MB): peak = 3610.055 ; gain = 1966.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:41 ; elapsed = 00:08:30 . Memory (MB): peak = 3613.703 ; gain = 1970.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:55 ; elapsed = 00:08:44 . Memory (MB): peak = 3691.320 ; gain = 2047.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:56 ; elapsed = 00:08:45 . Memory (MB): peak = 3691.320 ; gain = 2047.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:00 ; elapsed = 00:08:50 . Memory (MB): peak = 3691.320 ; gain = 2047.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:00 ; elapsed = 00:08:50 . Memory (MB): peak = 3691.320 ; gain = 2047.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nvdla_bd_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5_reg[6]     | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|nvdla_bd_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_valid_w_d4_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nvdla_bd_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_wt_rd_valid_w_d4_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nvdla_bd_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 15     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 26     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 6      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 0      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 1      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B'            | 30     | 18     | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | A'*B            | 30     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17+A*B)' | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDP_DP_MUL_unit   | (A'*B')'        | 30     | 18     | -      | -      | 25     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 30     | 4      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 17     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 17     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | PCIN>>17+A*B    | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | PCIN>>17+A*B    | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A'*B            | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | PCIN>>17+A'*B   | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1601|
|2     |DSP_ALU         |    32|
|3     |DSP_A_B_DATA    |    32|
|7     |DSP_C_DATA      |    32|
|8     |DSP_MULTIPLIER  |    32|
|9     |DSP_M_DATA      |    32|
|10    |DSP_OUTPUT      |    32|
|12    |DSP_PREADD      |    32|
|13    |DSP_PREADD_DATA |    32|
|14    |LUT1            |   679|
|15    |LUT2            |  6627|
|16    |LUT3            | 13700|
|17    |LUT4            | 21666|
|18    |LUT5            | 12962|
|19    |LUT6            | 33540|
|20    |MUXF7           |  4544|
|21    |MUXF8           |  1911|
|22    |RAM32M          |     3|
|23    |RAM32M16        |   150|
|24    |RAM32X1D        |     4|
|25    |RAM64M          |     4|
|26    |RAM64M8         |    69|
|27    |RAM64X1D        |     8|
|28    |RAMB36E2        |    64|
|29    |SRL16E          |     8|
|30    |FDCE            | 34022|
|31    |FDPE            |   694|
|32    |FDRE            | 53580|
|33    |FDSE            |    25|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:01 ; elapsed = 00:08:51 . Memory (MB): peak = 3691.320 ; gain = 2047.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 391 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:45 ; elapsed = 00:08:14 . Memory (MB): peak = 3691.320 ; gain = 1519.539
Synthesis Optimization Complete : Time (s): cpu = 00:08:01 ; elapsed = 00:08:52 . Memory (MB): peak = 3691.320 ; gain = 2047.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 270 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 150 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 69 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: 671070c
INFO: [Common 17-83] Releasing license: Synthesis
814 Infos, 460 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:39 ; elapsed = 00:09:30 . Memory (MB): peak = 3691.320 ; gain = 3029.074
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/nvdla_bd_NV_nvdla_wrapper_0_0_synth_1/nvdla_bd_NV_nvdla_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3691.320 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3691.320 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP nvdla_bd_NV_nvdla_wrapper_0_0, cache-ID = dc3ea916dece26d9
INFO: [Coretcl 2-1174] Renamed 660 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/nvdla_bd_NV_nvdla_wrapper_0_0_synth_1/nvdla_bd_NV_nvdla_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file nvdla_bd_NV_nvdla_wrapper_0_0_utilization_synth.rpt -pb nvdla_bd_NV_nvdla_wrapper_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3691.320 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3691.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 15:08:15 2025...
