Time resolution is 1 ps
$finish called at time : 14 ns : File "C:/Users/New/Desktop/Verilog/12-PIPO Shift Register/project_1/project_1.srcs/sim_1/new/pipo_tb.v" Line 29
