<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CPA-CPL: Compiler and Software Solutions for the Memory Bottleneck on Multicore</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>08/01/2008</AwardEffectiveDate>
<AwardExpirationDate>07/31/2012</AwardExpirationDate>
<AwardTotalIntnAmount>300000.00</AwardTotalIntnAmount>
<AwardAmount>300000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Almadena Chtchelkanova</SignBlockName>
<PO_EMAI>achtchel@nsf.gov</PO_EMAI>
<PO_PHON>7032927498</PO_PHON>
</ProgramOfficer>
<AbstractNarration>Virtually every high-performance processor today has multiple processing&lt;br/&gt;units (also known as cores) on a single chip. Such multicore hardware&lt;br/&gt;designs present opportunities for significant performance gains, by&lt;br/&gt;processing multiple tasks simultaneously, thus enabling novel&lt;br/&gt;compute-intensive applications. Executing multiple tasks on a single chip&lt;br/&gt;requires data to be transported in and out of the chip at a rate which&lt;br/&gt;often exceeds current hardware capability. Consequently, realizing the&lt;br/&gt;performance potential of current multicore processors requires novel&lt;br/&gt;solutions to the memory bottleneck problem. This project investigates&lt;br/&gt;software solutions to alleviate the memory bottleneck. The main idea is to&lt;br/&gt;use program transformation tools (also called compilers) to restructure&lt;br/&gt;programs so that they can best utilize deep and complex memory&lt;br/&gt;hierarchies, and to account for such hardware optimizations as prefetching&lt;br/&gt;and shared caches.&lt;br/&gt;&lt;br/&gt;This project investigates novel programming models and constructs for&lt;br/&gt;scalable multicore processors, and compiler techniques to support such&lt;br/&gt;models and constructs. It also aims to develop a runtime infrastructure&lt;br/&gt;for message passing aggregates to support such models and constructs on&lt;br/&gt;clusters of multicore processors. Software developments are augmented by&lt;br/&gt;analytical models that guide application development and compiler&lt;br/&gt;optimizations. Software techniques and theoretical models are validated&lt;br/&gt;for performance and scalability on platforms ranging from multicore&lt;br/&gt;desktop machines to clusters of multicore processors.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/04/2008</MinAmdLetterDate>
<MaxAmdLetterDate>08/04/2008</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0811587</AwardID>
<Investigator>
<FirstName>Zhiyuan</FirstName>
<LastName>Li</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Zhiyuan Li</PI_FULL_NAME>
<EmailAddress>li@cs.purdue.edu</EmailAddress>
<PI_PHON>7654947822</PI_PHON>
<NSF_ID>000302167</NSF_ID>
<StartDate>08/04/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Ananth</FirstName>
<LastName>Grama</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Ananth Grama</PI_FULL_NAME>
<EmailAddress>ayg@cs.purdue.edu</EmailAddress>
<PI_PHON>7654946964</PI_PHON>
<NSF_ID>000319590</NSF_ID>
<StartDate>08/04/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Purdue University</Name>
<CityName>WEST LAFAYETTE</CityName>
<ZipCode>479061332</ZipCode>
<PhoneNumber>7654941055</PhoneNumber>
<StreetAddress>2550 NORTHWESTERN AVE STE 1900</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Indiana</StateName>
<StateCode>IN</StateCode>
<CONGRESSDISTRICT>04</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>IN04</CONGRESS_DISTRICT_ORG>
<ORG_UEI_NUM>YRXVL4JYCEF5</ORG_UEI_NUM>
<ORG_LGL_BUS_NAME>PURDUE UNIVERSITY</ORG_LGL_BUS_NAME>
<ORG_PRNT_UEI_NUM>YRXVL4JYCEF5</ORG_PRNT_UEI_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Purdue University]]></Name>
<CityName>WEST LAFAYETTE</CityName>
<StateCode>IN</StateCode>
<ZipCode>479061332</ZipCode>
<StreetAddress><![CDATA[2550 NORTHWESTERN AVE STE 1900]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Indiana</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>04</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>IN04</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7329</Code>
<Text>COMPILERS</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0108</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Fund>
<Code>01000809DB</Code>
<Name><![CDATA[NSF RESEARCH & RELATED ACTIVIT]]></Name>
<FUND_SYMB_ID>040100</FUND_SYMB_ID>
</Fund>
<FUND_OBLG>2008~300000</FUND_OBLG>
</Award>
</rootTag>
