
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.20

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    36    0.13    0.15    0.16    0.36 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.15    0.00    0.36 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: a_wr_data[0] (input port clocked by core_clock)
Endpoint: a_to_b_mem[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    16    0.03    0.00    0.00    0.20 ^ a_wr_data[0] (in)
                                         a_wr_data[0] (net)
                  0.00    0.00    0.20 ^ a_to_b_mem[0][0]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_to_b_mem[0][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.10   -0.10   library hold time
                                 -0.10   data required time
-----------------------------------------------------------------------------
                                 -0.10   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    36    0.13    0.15    0.16    0.36 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.15    0.00    0.36 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.06    0.31    0.31 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_rd_ptr[2] (net)
                  0.06    0.00    0.31 ^ _406_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.03    0.37    0.31    0.62 ^ _406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _117_ (net)
                  0.37    0.00    0.62 ^ _407_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.10    0.12    0.73 v _407_/Y (sky130_fd_sc_hd__inv_1)
                                         _288_ (net)
                  0.10    0.00    0.73 v _616_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.16    0.38    1.11 ^ _616_/SUM (sky130_fd_sc_hd__ha_1)
                                         _290_ (net)
                  0.16    0.00    1.11 ^ _319_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.08    1.19 v _319_/Y (sky130_fd_sc_hd__nand2_1)
                                         _075_ (net)
                  0.06    0.00    1.19 v _321_/A2 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.21    0.19    1.39 ^ _321_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _077_ (net)
                  0.21    0.00    1.39 ^ _346_/S (sky130_fd_sc_hd__mux2_2)
     5    0.01    0.08    0.40    1.79 v _346_/X (sky130_fd_sc_hd__mux2_2)
                                         _095_ (net)
                  0.08    0.00    1.79 v _378_/A2 (sky130_fd_sc_hd__a21boi_2)
     5    0.01    0.16    0.20    1.98 ^ _378_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _108_ (net)
                  0.16    0.00    1.98 ^ _385_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.07    0.17    2.15 ^ _385_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.07    0.00    2.15 ^ _394_/B (sky130_fd_sc_hd__and3_1)
     8    0.03    0.27    0.31    2.47 ^ _394_/X (sky130_fd_sc_hd__and3_1)
                                         _017_ (net)
                  0.27    0.00    2.47 ^ b_to_a_mem[10][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.47   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ b_to_a_mem[10][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    4.67   library setup time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    36    0.13    0.15    0.16    0.36 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.15    0.00    0.36 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.06    0.31    0.31 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_rd_ptr[2] (net)
                  0.06    0.00    0.31 ^ _406_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.03    0.37    0.31    0.62 ^ _406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _117_ (net)
                  0.37    0.00    0.62 ^ _407_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.10    0.12    0.73 v _407_/Y (sky130_fd_sc_hd__inv_1)
                                         _288_ (net)
                  0.10    0.00    0.73 v _616_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.16    0.38    1.11 ^ _616_/SUM (sky130_fd_sc_hd__ha_1)
                                         _290_ (net)
                  0.16    0.00    1.11 ^ _319_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.08    1.19 v _319_/Y (sky130_fd_sc_hd__nand2_1)
                                         _075_ (net)
                  0.06    0.00    1.19 v _321_/A2 (sky130_fd_sc_hd__o21ai_2)
     3    0.01    0.21    0.19    1.39 ^ _321_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _077_ (net)
                  0.21    0.00    1.39 ^ _346_/S (sky130_fd_sc_hd__mux2_2)
     5    0.01    0.08    0.40    1.79 v _346_/X (sky130_fd_sc_hd__mux2_2)
                                         _095_ (net)
                  0.08    0.00    1.79 v _378_/A2 (sky130_fd_sc_hd__a21boi_2)
     5    0.01    0.16    0.20    1.98 ^ _378_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _108_ (net)
                  0.16    0.00    1.98 ^ _385_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.07    0.17    2.15 ^ _385_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.07    0.00    2.15 ^ _394_/B (sky130_fd_sc_hd__and3_1)
     8    0.03    0.27    0.31    2.47 ^ _394_/X (sky130_fd_sc_hd__and3_1)
                                         _017_ (net)
                  0.27    0.00    2.47 ^ b_to_a_mem[10][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.47   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ b_to_a_mem[10][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    4.67   library setup time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.10e-03   1.06e-04   2.73e-09   3.20e-03  59.5%
Combinational          1.21e-03   9.64e-04   1.26e-09   2.18e-03  40.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.31e-03   1.07e-03   3.98e-09   5.38e-03 100.0%
                          80.1%      19.9%       0.0%
