<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1626, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1461, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   978, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   865, user inline pragmas are applied</column>
            <column name="">(4) simplification,   853, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   859, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   859, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   859, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   859, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   886, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   860, loop and instruction simplification</column>
            <column name="">(2) parallelization,   852, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) simplification,   852, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   856, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   905, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Gsm_LPC_Analysis" col1="gsm.c:7" col2="1626" col3="853" col4="886" col5="852" col6="905">
                    <row id="2" col0="Autocorrelation" col1="gsm_lpc.c:34" col2="621" col3="324" col4="352" col5="333" col6="359">
                        <row id="9" col0="gsm_abs" col1="gsm_add.c:65" col2="17" col3="" col4="" col5="" col6=""/>
                        <row id="7" col0="gsm_norm" col1="gsm_add.c:70" col2="53" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="gsm_mult_r" col1="gsm_add.c:51" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="10" col0="Reflection_coefficients" col1="gsm_lpc.c:160" col2="374" col3="250" col4="254" col5="239" col6="257">
                        <row id="7" col0="gsm_norm" col1="gsm_add.c:70" col2="53" col3="" col4="" col5="" col6=""/>
                        <row id="9" col0="gsm_abs" col1="gsm_add.c:65" col2="17" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="gsm_div" col1="gsm_add.c:118" col2="29" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="gsm_mult_r" col1="gsm_add.c:51" col2="51" col2_disp="  51 (3 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="gsm_add" col1="gsm_add.c:36" col2="45" col2_disp="  45 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="3" col0="Transformation_to_Log_Area_Ratios" col1="gsm_lpc.c:241" col2="66" col3="" col4="" col5="" col6="">
                        <row id="9" col0="gsm_abs" col1="gsm_add.c:65" col2="17" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="Quantization_and_coding" col1="gsm_lpc.c:267" col2="553" col3="234" col4="235" col5="235" col6="235">
                        <row id="6" col0="gsm_mult" col1="gsm_add.c:43" col2="120" col2_disp=" 120 (8 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="gsm_add" col1="gsm_add.c:36" col2="240" col2_disp=" 240 (16 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

