#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 14:18:34 2024
# Process ID: 6157
# Current directory: /home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/vivado.jou
# Running On        :eecs-digital-20
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :3097.023 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40888 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6178
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.793 ; gain = 411.746 ; free physical = 27630 ; free virtual = 37599
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'MAX_COUNT' is omitted [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/evt_counter.sv:3]
WARNING: [Synth 8-11065] parameter 'HALF_CLK_PERIOD' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_con.sv:22]
WARNING: [Synth 8-11065] parameter 'CLK_BITSIZE' becomes localparam in 'spi_con' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_con.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'spi_con' [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_con.sv:4]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_CLK_PERIOD bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_con' (0#1) [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_con.sv:4]
INFO: [Synth 8-6157] synthesizing module 'spi_pe' [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_pe.sv:4]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_pe' (0#1) [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/spi_pe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net rgb0 in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/top_level.sv:10]
WARNING: [Synth 8-3848] Net rgb1 in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/hdl/top_level.sv:11]
WARNING: [Synth 8-7129] Port rgb0[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb0[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb0[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2220.762 ; gain = 489.715 ; free physical = 27536 ; free virtual = 37506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.605 ; gain = 504.559 ; free physical = 27534 ; free virtual = 37504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.605 ; gain = 504.559 ; free physical = 27534 ; free virtual = 37504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.605 ; gain = 0.000 ; free physical = 27534 ; free virtual = 37504
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'copi'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cipo'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dclk'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cipo_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'copi_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dclk_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.355 ; gain = 0.000 ; free physical = 27513 ; free virtual = 37483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2380.355 ; gain = 0.000 ; free physical = 27513 ; free virtual = 37483
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27513 ; free virtual = 37483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27513 ; free virtual = 37483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27513 ; free virtual = 37483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27513 ; free virtual = 37485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rgb0[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb0[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb0[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb1[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     5|
|3     |LUT3  |     6|
|4     |LUT4  |    16|
|5     |LUT5  |     4|
|6     |LUT6  |     8|
|7     |FDRE  |    73|
|8     |IBUF  |    11|
|9     |OBUF  |    16|
|10    |OBUFT |     6|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.355 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.355 ; gain = 504.559 ; free physical = 27498 ; free virtual = 37473
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.363 ; gain = 649.309 ; free physical = 27498 ; free virtual = 37473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2380.363 ; gain = 0.000 ; free physical = 27646 ; free virtual = 37621
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'copi'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cipo'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dclk'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cipo_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'copi_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dclk_pe'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.363 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5d82cfe9
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 60 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2380.363 ; gain = 982.223 ; free physical = 27788 ; free virtual = 37763
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2099.799; main = 1808.122; forked = 444.102
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3412.855; main = 2380.359; forked = 1032.496
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37763
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37764
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2412.371 ; gain = 0.000 ; free physical = 27788 ; free virtual = 37764
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2458.027 ; gain = 33.688 ; free physical = 27739 ; free virtual = 37715

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c9551341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.027 ; gain = 0.000 ; free physical = 27739 ; free virtual = 37715

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c9551341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c9551341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Phase 1 Initialization | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Retarget | Checksum: 1c9551341
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Constant propagation | Checksum: 1c9551341
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Sweep | Checksum: 1c9551341
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
BUFG optimization | Checksum: 1c9551341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Shift Register Optimization | Checksum: 1c9551341
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Post Processing Netlist | Checksum: 1c9551341
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Phase 9 Finalization | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c9551341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c9551341

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c9551341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
Ending Netlist Obfuscation Task | Checksum: 1c9551341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37463
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16bd24358

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 195f2455e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 294872d50

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 294872d50

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464
Phase 1 Placer Initialization | Checksum: 294872d50

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 220f53fd0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 273f35b3f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 273f35b3f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.027 ; gain = 0.000 ; free physical = 27488 ; free virtual = 37464

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 269b60a8a

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27488 ; free virtual = 37463

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37470

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 218f0ec74

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470
Phase 2.4 Global Placement Core | Checksum: 205884389

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470
Phase 2 Global Placement | Checksum: 205884389

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22481bd57

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dccc372e

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c1d25d10

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2102fd9d2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27495 ; free virtual = 37470

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 187050474

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 228327353

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d5d0e895

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
Phase 3 Detail Placement | Checksum: 1d5d0e895

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a89f73ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.961 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b7b85ef5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27496 ; free virtual = 37471
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20a1f0e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27496 ; free virtual = 37471
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a89f73ec

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.961. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2714b55b1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
Phase 4.1 Post Commit Optimization | Checksum: 2714b55b1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2714b55b1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2714b55b1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
Phase 4.3 Placer Reporting | Checksum: 2714b55b1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27496 ; free virtual = 37471

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29701590c

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
Ending Placer Task | Checksum: 1d25241a2

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2690.031 ; gain = 8.004 ; free physical = 27496 ; free virtual = 37471
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27497 ; free virtual = 37472
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a3d8b1aa ConstDB: 0 ShapeSum: 83e85cc2 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 4a73b20e | NumContArr: 4eb83fc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d4b12b44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d4b12b44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d4b12b44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 155061252

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.998  | TNS=0.000  | WHS=-0.092 | THS=-1.237 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 98
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 98
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15af50ca8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 15af50ca8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a9a1eb77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Phase 4 Initial Routing | Checksum: 1a9a1eb77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ca170600

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2552b4936

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Phase 5 Rip-up And Reroute | Checksum: 2552b4936

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2552b4936

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2552b4936

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Phase 6 Delay and Skew Optimization | Checksum: 2552b4936

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.996  | TNS=0.000  | WHS=0.171  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e2e5fdef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Phase 7 Post Hold Fix | Checksum: 1e2e5fdef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0240772 %
  Global Horizontal Routing Utilization  = 0.0633784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e2e5fdef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e2e5fdef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 217ae3746

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 217ae3746

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=6.996  | TNS=0.000  | WHS=0.173  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2a0acab9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 5.2 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19efcb497

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19efcb497

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.031 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37458
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/a00a598a5a844cc1906d0674136945d3/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15034944 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2875.148 ; gain = 170.031 ; free physical = 27315 ; free virtual = 37291
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 14:19:20 2024...
