#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b4205e3ed0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001b420667d90_0 .net "PC", 31 0, v000001b420661840_0;  1 drivers
v000001b4206674d0_0 .var "clk", 0 0;
v000001b420668650_0 .net "clkout", 0 0, L_000001b42061e430;  1 drivers
v000001b420668970_0 .net "cycles_consumed", 31 0, v000001b420666f30_0;  1 drivers
v000001b420667ed0_0 .var "rst", 0 0;
S_000001b4205e41f0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001b4205e3ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b420600eb0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b420600ee8 .param/l "add" 0 4 5, C4<100000>;
P_000001b420600f20 .param/l "addi" 0 4 8, C4<001000>;
P_000001b420600f58 .param/l "addu" 0 4 5, C4<100001>;
P_000001b420600f90 .param/l "and_" 0 4 5, C4<100100>;
P_000001b420600fc8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b420601000 .param/l "beq" 0 4 10, C4<000100>;
P_000001b420601038 .param/l "bne" 0 4 10, C4<000101>;
P_000001b420601070 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b4206010a8 .param/l "j" 0 4 12, C4<000010>;
P_000001b4206010e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b420601118 .param/l "jr" 0 4 6, C4<001000>;
P_000001b420601150 .param/l "lw" 0 4 8, C4<100011>;
P_000001b420601188 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b4206011c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b4206011f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b420601230 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b420601268 .param/l "sll" 0 4 6, C4<000000>;
P_000001b4206012a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001b4206012d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b420601310 .param/l "srl" 0 4 6, C4<000010>;
P_000001b420601348 .param/l "sub" 0 4 5, C4<100010>;
P_000001b420601380 .param/l "subu" 0 4 5, C4<100011>;
P_000001b4206013b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b4206013f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b420601428 .param/l "xori" 0 4 8, C4<001110>;
L_000001b42061def0 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061e190 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061e120 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061dfd0 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061e040 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061e270 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061d630 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061d9b0 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061e430 .functor OR 1, v000001b4206674d0_0, v000001b4205e8f00_0, C4<0>, C4<0>;
L_000001b42061d550 .functor OR 1, L_000001b4206b14e0, L_000001b4206b2660, C4<0>, C4<0>;
L_000001b42061d710 .functor AND 1, L_000001b4206b20c0, L_000001b4206b1760, C4<1>, C4<1>;
L_000001b42061d860 .functor NOT 1, v000001b420667ed0_0, C4<0>, C4<0>, C4<0>;
L_000001b42061dda0 .functor OR 1, L_000001b4206b2d40, L_000001b4206b2ca0, C4<0>, C4<0>;
L_000001b42061dd30 .functor OR 1, L_000001b42061dda0, L_000001b4206b3240, C4<0>, C4<0>;
L_000001b42061dcc0 .functor OR 1, L_000001b4206b16c0, L_000001b4206c3500, C4<0>, C4<0>;
L_000001b42061de10 .functor AND 1, L_000001b4206b1620, L_000001b42061dcc0, C4<1>, C4<1>;
L_000001b42061d940 .functor OR 1, L_000001b4206c4720, L_000001b4206c4680, C4<0>, C4<0>;
L_000001b42061e200 .functor AND 1, L_000001b4206c4a40, L_000001b42061d940, C4<1>, C4<1>;
L_000001b42061e350 .functor NOT 1, L_000001b42061e430, C4<0>, C4<0>, C4<0>;
v000001b420661160_0 .net "ALUOp", 3 0, v000001b4205e9c20_0;  1 drivers
v000001b420661a20_0 .net "ALUResult", 31 0, v000001b4206609e0_0;  1 drivers
v000001b420661c00_0 .net "ALUSrc", 0 0, v000001b4205ea620_0;  1 drivers
v000001b420664b30_0 .net "ALUin2", 31 0, L_000001b4206c49a0;  1 drivers
v000001b4206646d0_0 .net "MemReadEn", 0 0, v000001b4205e9ae0_0;  1 drivers
v000001b4206637d0_0 .net "MemWriteEn", 0 0, v000001b4205e8d20_0;  1 drivers
v000001b420663d70_0 .net "MemtoReg", 0 0, v000001b4205ea1c0_0;  1 drivers
v000001b420664950_0 .net "PC", 31 0, v000001b420661840_0;  alias, 1 drivers
v000001b420663910_0 .net "PCPlus1", 31 0, L_000001b4206b25c0;  1 drivers
v000001b4206644f0_0 .net "PCsrc", 0 0, v000001b420662420_0;  1 drivers
v000001b420664770_0 .net "RegDst", 0 0, v000001b4205e9400_0;  1 drivers
v000001b420662c90_0 .net "RegWriteEn", 0 0, v000001b4205e8e60_0;  1 drivers
v000001b420663af0_0 .net "WriteRegister", 4 0, L_000001b4206b2520;  1 drivers
v000001b420663190_0 .net *"_ivl_0", 0 0, L_000001b42061def0;  1 drivers
L_000001b4206694d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b420663f50_0 .net/2u *"_ivl_10", 4 0, L_000001b4206694d0;  1 drivers
L_000001b4206698c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420662fb0_0 .net *"_ivl_101", 15 0, L_000001b4206698c0;  1 drivers
v000001b420663ff0_0 .net *"_ivl_102", 31 0, L_000001b4206b2200;  1 drivers
L_000001b420669908 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420663370_0 .net *"_ivl_105", 25 0, L_000001b420669908;  1 drivers
L_000001b420669950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4206641d0_0 .net/2u *"_ivl_106", 31 0, L_000001b420669950;  1 drivers
v000001b420664630_0 .net *"_ivl_108", 0 0, L_000001b4206b20c0;  1 drivers
L_000001b420669998 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b4206649f0_0 .net/2u *"_ivl_110", 5 0, L_000001b420669998;  1 drivers
v000001b420664810_0 .net *"_ivl_112", 0 0, L_000001b4206b1760;  1 drivers
v000001b4206632d0_0 .net *"_ivl_115", 0 0, L_000001b42061d710;  1 drivers
v000001b420663c30_0 .net *"_ivl_116", 47 0, L_000001b4206b19e0;  1 drivers
L_000001b4206699e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420663cd0_0 .net *"_ivl_119", 15 0, L_000001b4206699e0;  1 drivers
L_000001b420669518 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b420662d30_0 .net/2u *"_ivl_12", 5 0, L_000001b420669518;  1 drivers
v000001b420663230_0 .net *"_ivl_120", 47 0, L_000001b4206b1580;  1 drivers
L_000001b420669a28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420664590_0 .net *"_ivl_123", 15 0, L_000001b420669a28;  1 drivers
v000001b4206648b0_0 .net *"_ivl_125", 0 0, L_000001b4206b2ac0;  1 drivers
v000001b420663050_0 .net *"_ivl_126", 31 0, L_000001b4206b2700;  1 drivers
v000001b420662f10_0 .net *"_ivl_128", 47 0, L_000001b4206b2fc0;  1 drivers
v000001b420663b90_0 .net *"_ivl_130", 47 0, L_000001b4206b23e0;  1 drivers
v000001b4206630f0_0 .net *"_ivl_132", 47 0, L_000001b4206b1e40;  1 drivers
v000001b420663e10_0 .net *"_ivl_134", 47 0, L_000001b4206b27a0;  1 drivers
v000001b420663eb0_0 .net *"_ivl_14", 0 0, L_000001b420667750;  1 drivers
v000001b420664090_0 .net *"_ivl_140", 0 0, L_000001b42061d860;  1 drivers
L_000001b420669ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420664a90_0 .net/2u *"_ivl_142", 31 0, L_000001b420669ab8;  1 drivers
L_000001b420669b90 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b420663410_0 .net/2u *"_ivl_146", 5 0, L_000001b420669b90;  1 drivers
v000001b420662dd0_0 .net *"_ivl_148", 0 0, L_000001b4206b2d40;  1 drivers
L_000001b420669bd8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b420663a50_0 .net/2u *"_ivl_150", 5 0, L_000001b420669bd8;  1 drivers
v000001b4206635f0_0 .net *"_ivl_152", 0 0, L_000001b4206b2ca0;  1 drivers
v000001b420664130_0 .net *"_ivl_155", 0 0, L_000001b42061dda0;  1 drivers
L_000001b420669c20 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b420662e70_0 .net/2u *"_ivl_156", 5 0, L_000001b420669c20;  1 drivers
v000001b4206634b0_0 .net *"_ivl_158", 0 0, L_000001b4206b3240;  1 drivers
L_000001b420669560 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b420664310_0 .net/2u *"_ivl_16", 4 0, L_000001b420669560;  1 drivers
v000001b420663550_0 .net *"_ivl_161", 0 0, L_000001b42061dd30;  1 drivers
L_000001b420669c68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420663690_0 .net/2u *"_ivl_162", 15 0, L_000001b420669c68;  1 drivers
v000001b420664270_0 .net *"_ivl_164", 31 0, L_000001b4206b2e80;  1 drivers
v000001b420663730_0 .net *"_ivl_167", 0 0, L_000001b4206b2f20;  1 drivers
v000001b420663870_0 .net *"_ivl_168", 15 0, L_000001b4206b1940;  1 drivers
v000001b4206639b0_0 .net *"_ivl_170", 31 0, L_000001b4206b3060;  1 drivers
v000001b4206643b0_0 .net *"_ivl_174", 31 0, L_000001b4206b1a80;  1 drivers
L_000001b420669cb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420664450_0 .net *"_ivl_177", 25 0, L_000001b420669cb0;  1 drivers
L_000001b420669cf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420666500_0 .net/2u *"_ivl_178", 31 0, L_000001b420669cf8;  1 drivers
v000001b420665ba0_0 .net *"_ivl_180", 0 0, L_000001b4206b1620;  1 drivers
L_000001b420669d40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b4206663c0_0 .net/2u *"_ivl_182", 5 0, L_000001b420669d40;  1 drivers
v000001b420666aa0_0 .net *"_ivl_184", 0 0, L_000001b4206b16c0;  1 drivers
L_000001b420669d88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b420666140_0 .net/2u *"_ivl_186", 5 0, L_000001b420669d88;  1 drivers
v000001b420665240_0 .net *"_ivl_188", 0 0, L_000001b4206c3500;  1 drivers
v000001b420665c40_0 .net *"_ivl_19", 4 0, L_000001b4206688d0;  1 drivers
v000001b420665ce0_0 .net *"_ivl_191", 0 0, L_000001b42061dcc0;  1 drivers
v000001b4206652e0_0 .net *"_ivl_193", 0 0, L_000001b42061de10;  1 drivers
L_000001b420669dd0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b4206651a0_0 .net/2u *"_ivl_194", 5 0, L_000001b420669dd0;  1 drivers
v000001b4206659c0_0 .net *"_ivl_196", 0 0, L_000001b4206c3960;  1 drivers
L_000001b420669e18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b420666460_0 .net/2u *"_ivl_198", 31 0, L_000001b420669e18;  1 drivers
L_000001b420669488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b4206666e0_0 .net/2u *"_ivl_2", 5 0, L_000001b420669488;  1 drivers
v000001b420664e80_0 .net *"_ivl_20", 4 0, L_000001b4206677f0;  1 drivers
v000001b420664de0_0 .net *"_ivl_200", 31 0, L_000001b4206c4040;  1 drivers
v000001b420665a60_0 .net *"_ivl_204", 31 0, L_000001b4206c4cc0;  1 drivers
L_000001b420669e60 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420664fc0_0 .net *"_ivl_207", 25 0, L_000001b420669e60;  1 drivers
L_000001b420669ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420665d80_0 .net/2u *"_ivl_208", 31 0, L_000001b420669ea8;  1 drivers
v000001b420665b00_0 .net *"_ivl_210", 0 0, L_000001b4206c4a40;  1 drivers
L_000001b420669ef0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b420665e20_0 .net/2u *"_ivl_212", 5 0, L_000001b420669ef0;  1 drivers
v000001b420666820_0 .net *"_ivl_214", 0 0, L_000001b4206c4720;  1 drivers
L_000001b420669f38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b420665ec0_0 .net/2u *"_ivl_216", 5 0, L_000001b420669f38;  1 drivers
v000001b420665f60_0 .net *"_ivl_218", 0 0, L_000001b4206c4680;  1 drivers
v000001b420666000_0 .net *"_ivl_221", 0 0, L_000001b42061d940;  1 drivers
v000001b420666320_0 .net *"_ivl_223", 0 0, L_000001b42061e200;  1 drivers
L_000001b420669f80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b420665420_0 .net/2u *"_ivl_224", 5 0, L_000001b420669f80;  1 drivers
v000001b4206668c0_0 .net *"_ivl_226", 0 0, L_000001b4206c4ae0;  1 drivers
v000001b4206660a0_0 .net *"_ivl_228", 31 0, L_000001b4206c5260;  1 drivers
v000001b420665380_0 .net *"_ivl_24", 0 0, L_000001b42061e120;  1 drivers
L_000001b4206695a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b4206654c0_0 .net/2u *"_ivl_26", 4 0, L_000001b4206695a8;  1 drivers
v000001b4206661e0_0 .net *"_ivl_29", 4 0, L_000001b420667930;  1 drivers
v000001b420665060_0 .net *"_ivl_32", 0 0, L_000001b42061dfd0;  1 drivers
L_000001b4206695f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b420666780_0 .net/2u *"_ivl_34", 4 0, L_000001b4206695f0;  1 drivers
v000001b4206665a0_0 .net *"_ivl_37", 4 0, L_000001b420667a70;  1 drivers
v000001b420666b40_0 .net *"_ivl_40", 0 0, L_000001b42061e040;  1 drivers
L_000001b420669638 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420665560_0 .net/2u *"_ivl_42", 15 0, L_000001b420669638;  1 drivers
v000001b420665600_0 .net *"_ivl_45", 15 0, L_000001b4206b2de0;  1 drivers
v000001b4206656a0_0 .net *"_ivl_48", 0 0, L_000001b42061e270;  1 drivers
v000001b420664d40_0 .net *"_ivl_5", 5 0, L_000001b420668830;  1 drivers
L_000001b420669680 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420666640_0 .net/2u *"_ivl_50", 36 0, L_000001b420669680;  1 drivers
L_000001b4206696c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420664ca0_0 .net/2u *"_ivl_52", 31 0, L_000001b4206696c8;  1 drivers
v000001b420665920_0 .net *"_ivl_55", 4 0, L_000001b4206b2840;  1 drivers
v000001b420666960_0 .net *"_ivl_56", 36 0, L_000001b4206b2340;  1 drivers
v000001b420666a00_0 .net *"_ivl_58", 36 0, L_000001b4206b2980;  1 drivers
v000001b420664f20_0 .net *"_ivl_62", 0 0, L_000001b42061d630;  1 drivers
L_000001b420669710 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b420665100_0 .net/2u *"_ivl_64", 5 0, L_000001b420669710;  1 drivers
v000001b420665740_0 .net *"_ivl_67", 5 0, L_000001b4206b3100;  1 drivers
v000001b4206657e0_0 .net *"_ivl_70", 0 0, L_000001b42061d9b0;  1 drivers
L_000001b420669758 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420665880_0 .net/2u *"_ivl_72", 57 0, L_000001b420669758;  1 drivers
L_000001b4206697a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b420666280_0 .net/2u *"_ivl_74", 31 0, L_000001b4206697a0;  1 drivers
v000001b4206685b0_0 .net *"_ivl_77", 25 0, L_000001b4206b2160;  1 drivers
v000001b4206680b0_0 .net *"_ivl_78", 57 0, L_000001b4206b31a0;  1 drivers
v000001b4206681f0_0 .net *"_ivl_8", 0 0, L_000001b42061e190;  1 drivers
v000001b420667e30_0 .net *"_ivl_80", 57 0, L_000001b4206b2a20;  1 drivers
L_000001b4206697e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b420667890_0 .net/2u *"_ivl_84", 31 0, L_000001b4206697e8;  1 drivers
L_000001b420669830 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b420667bb0_0 .net/2u *"_ivl_88", 5 0, L_000001b420669830;  1 drivers
v000001b420668010_0 .net *"_ivl_90", 0 0, L_000001b4206b14e0;  1 drivers
L_000001b420669878 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b420666fd0_0 .net/2u *"_ivl_92", 5 0, L_000001b420669878;  1 drivers
v000001b420668a10_0 .net *"_ivl_94", 0 0, L_000001b4206b2660;  1 drivers
v000001b420668ab0_0 .net *"_ivl_97", 0 0, L_000001b42061d550;  1 drivers
v000001b420668150_0 .net *"_ivl_98", 47 0, L_000001b4206b1da0;  1 drivers
v000001b420666d50_0 .net "adderResult", 31 0, L_000001b4206b1b20;  1 drivers
v000001b420667c50_0 .net "address", 31 0, L_000001b4206b32e0;  1 drivers
v000001b4206671b0_0 .net "clk", 0 0, L_000001b42061e430;  alias, 1 drivers
v000001b420666f30_0 .var "cycles_consumed", 31 0;
v000001b4206672f0_0 .net "extImm", 31 0, L_000001b4206b2020;  1 drivers
v000001b420666e90_0 .net "funct", 5 0, L_000001b4206b18a0;  1 drivers
v000001b420667b10_0 .net "hlt", 0 0, v000001b4205e8f00_0;  1 drivers
v000001b420667390_0 .net "imm", 15 0, L_000001b4206b28e0;  1 drivers
v000001b420667570_0 .net "immediate", 31 0, L_000001b4206c4d60;  1 drivers
v000001b420667110_0 .net "input_clk", 0 0, v000001b4206674d0_0;  1 drivers
v000001b4206686f0_0 .net "instruction", 31 0, L_000001b4206b2480;  1 drivers
v000001b420666cb0_0 .net "memoryReadData", 31 0, v000001b420661020_0;  1 drivers
v000001b420668b50_0 .net "nextPC", 31 0, L_000001b4206b3380;  1 drivers
v000001b420668290_0 .net "opcode", 5 0, L_000001b4206676b0;  1 drivers
v000001b420668330_0 .net "rd", 4 0, L_000001b420667f70;  1 drivers
v000001b4206683d0_0 .net "readData1", 31 0, L_000001b42061e2e0;  1 drivers
v000001b420667610_0 .net "readData1_w", 31 0, L_000001b4206c3820;  1 drivers
v000001b420667cf0_0 .net "readData2", 31 0, L_000001b42061d8d0;  1 drivers
v000001b420666df0_0 .net "rs", 4 0, L_000001b4206679d0;  1 drivers
v000001b420667070_0 .net "rst", 0 0, v000001b420667ed0_0;  1 drivers
v000001b420668470_0 .net "rt", 4 0, L_000001b4206b1f80;  1 drivers
v000001b420667250_0 .net "shamt", 31 0, L_000001b4206b1bc0;  1 drivers
v000001b420668510_0 .net "wire_instruction", 31 0, L_000001b42061e0b0;  1 drivers
v000001b420668790_0 .net "writeData", 31 0, L_000001b4206c4860;  1 drivers
v000001b420667430_0 .net "zero", 0 0, L_000001b4206c3d20;  1 drivers
L_000001b420668830 .part L_000001b4206b2480, 26, 6;
L_000001b4206676b0 .functor MUXZ 6, L_000001b420668830, L_000001b420669488, L_000001b42061def0, C4<>;
L_000001b420667750 .cmp/eq 6, L_000001b4206676b0, L_000001b420669518;
L_000001b4206688d0 .part L_000001b4206b2480, 11, 5;
L_000001b4206677f0 .functor MUXZ 5, L_000001b4206688d0, L_000001b420669560, L_000001b420667750, C4<>;
L_000001b420667f70 .functor MUXZ 5, L_000001b4206677f0, L_000001b4206694d0, L_000001b42061e190, C4<>;
L_000001b420667930 .part L_000001b4206b2480, 21, 5;
L_000001b4206679d0 .functor MUXZ 5, L_000001b420667930, L_000001b4206695a8, L_000001b42061e120, C4<>;
L_000001b420667a70 .part L_000001b4206b2480, 16, 5;
L_000001b4206b1f80 .functor MUXZ 5, L_000001b420667a70, L_000001b4206695f0, L_000001b42061dfd0, C4<>;
L_000001b4206b2de0 .part L_000001b4206b2480, 0, 16;
L_000001b4206b28e0 .functor MUXZ 16, L_000001b4206b2de0, L_000001b420669638, L_000001b42061e040, C4<>;
L_000001b4206b2840 .part L_000001b4206b2480, 6, 5;
L_000001b4206b2340 .concat [ 5 32 0 0], L_000001b4206b2840, L_000001b4206696c8;
L_000001b4206b2980 .functor MUXZ 37, L_000001b4206b2340, L_000001b420669680, L_000001b42061e270, C4<>;
L_000001b4206b1bc0 .part L_000001b4206b2980, 0, 32;
L_000001b4206b3100 .part L_000001b4206b2480, 0, 6;
L_000001b4206b18a0 .functor MUXZ 6, L_000001b4206b3100, L_000001b420669710, L_000001b42061d630, C4<>;
L_000001b4206b2160 .part L_000001b4206b2480, 0, 26;
L_000001b4206b31a0 .concat [ 26 32 0 0], L_000001b4206b2160, L_000001b4206697a0;
L_000001b4206b2a20 .functor MUXZ 58, L_000001b4206b31a0, L_000001b420669758, L_000001b42061d9b0, C4<>;
L_000001b4206b32e0 .part L_000001b4206b2a20, 0, 32;
L_000001b4206b25c0 .arith/sum 32, v000001b420661840_0, L_000001b4206697e8;
L_000001b4206b14e0 .cmp/eq 6, L_000001b4206676b0, L_000001b420669830;
L_000001b4206b2660 .cmp/eq 6, L_000001b4206676b0, L_000001b420669878;
L_000001b4206b1da0 .concat [ 32 16 0 0], L_000001b4206b32e0, L_000001b4206698c0;
L_000001b4206b2200 .concat [ 6 26 0 0], L_000001b4206676b0, L_000001b420669908;
L_000001b4206b20c0 .cmp/eq 32, L_000001b4206b2200, L_000001b420669950;
L_000001b4206b1760 .cmp/eq 6, L_000001b4206b18a0, L_000001b420669998;
L_000001b4206b19e0 .concat [ 32 16 0 0], L_000001b42061e2e0, L_000001b4206699e0;
L_000001b4206b1580 .concat [ 32 16 0 0], v000001b420661840_0, L_000001b420669a28;
L_000001b4206b2ac0 .part L_000001b4206b28e0, 15, 1;
LS_000001b4206b2700_0_0 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_4 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_8 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_12 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_16 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_20 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_24 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_0_28 .concat [ 1 1 1 1], L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0, L_000001b4206b2ac0;
LS_000001b4206b2700_1_0 .concat [ 4 4 4 4], LS_000001b4206b2700_0_0, LS_000001b4206b2700_0_4, LS_000001b4206b2700_0_8, LS_000001b4206b2700_0_12;
LS_000001b4206b2700_1_4 .concat [ 4 4 4 4], LS_000001b4206b2700_0_16, LS_000001b4206b2700_0_20, LS_000001b4206b2700_0_24, LS_000001b4206b2700_0_28;
L_000001b4206b2700 .concat [ 16 16 0 0], LS_000001b4206b2700_1_0, LS_000001b4206b2700_1_4;
L_000001b4206b2fc0 .concat [ 16 32 0 0], L_000001b4206b28e0, L_000001b4206b2700;
L_000001b4206b23e0 .arith/sum 48, L_000001b4206b1580, L_000001b4206b2fc0;
L_000001b4206b1e40 .functor MUXZ 48, L_000001b4206b23e0, L_000001b4206b19e0, L_000001b42061d710, C4<>;
L_000001b4206b27a0 .functor MUXZ 48, L_000001b4206b1e40, L_000001b4206b1da0, L_000001b42061d550, C4<>;
L_000001b4206b1b20 .part L_000001b4206b27a0, 0, 32;
L_000001b4206b3380 .functor MUXZ 32, L_000001b4206b25c0, L_000001b4206b1b20, v000001b420662420_0, C4<>;
L_000001b4206b2480 .functor MUXZ 32, L_000001b42061e0b0, L_000001b420669ab8, L_000001b42061d860, C4<>;
L_000001b4206b2d40 .cmp/eq 6, L_000001b4206676b0, L_000001b420669b90;
L_000001b4206b2ca0 .cmp/eq 6, L_000001b4206676b0, L_000001b420669bd8;
L_000001b4206b3240 .cmp/eq 6, L_000001b4206676b0, L_000001b420669c20;
L_000001b4206b2e80 .concat [ 16 16 0 0], L_000001b4206b28e0, L_000001b420669c68;
L_000001b4206b2f20 .part L_000001b4206b28e0, 15, 1;
LS_000001b4206b1940_0_0 .concat [ 1 1 1 1], L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20;
LS_000001b4206b1940_0_4 .concat [ 1 1 1 1], L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20;
LS_000001b4206b1940_0_8 .concat [ 1 1 1 1], L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20;
LS_000001b4206b1940_0_12 .concat [ 1 1 1 1], L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20, L_000001b4206b2f20;
L_000001b4206b1940 .concat [ 4 4 4 4], LS_000001b4206b1940_0_0, LS_000001b4206b1940_0_4, LS_000001b4206b1940_0_8, LS_000001b4206b1940_0_12;
L_000001b4206b3060 .concat [ 16 16 0 0], L_000001b4206b28e0, L_000001b4206b1940;
L_000001b4206b2020 .functor MUXZ 32, L_000001b4206b3060, L_000001b4206b2e80, L_000001b42061dd30, C4<>;
L_000001b4206b1a80 .concat [ 6 26 0 0], L_000001b4206676b0, L_000001b420669cb0;
L_000001b4206b1620 .cmp/eq 32, L_000001b4206b1a80, L_000001b420669cf8;
L_000001b4206b16c0 .cmp/eq 6, L_000001b4206b18a0, L_000001b420669d40;
L_000001b4206c3500 .cmp/eq 6, L_000001b4206b18a0, L_000001b420669d88;
L_000001b4206c3960 .cmp/eq 6, L_000001b4206676b0, L_000001b420669dd0;
L_000001b4206c4040 .functor MUXZ 32, L_000001b4206b2020, L_000001b420669e18, L_000001b4206c3960, C4<>;
L_000001b4206c4d60 .functor MUXZ 32, L_000001b4206c4040, L_000001b4206b1bc0, L_000001b42061de10, C4<>;
L_000001b4206c4cc0 .concat [ 6 26 0 0], L_000001b4206676b0, L_000001b420669e60;
L_000001b4206c4a40 .cmp/eq 32, L_000001b4206c4cc0, L_000001b420669ea8;
L_000001b4206c4720 .cmp/eq 6, L_000001b4206b18a0, L_000001b420669ef0;
L_000001b4206c4680 .cmp/eq 6, L_000001b4206b18a0, L_000001b420669f38;
L_000001b4206c4ae0 .cmp/eq 6, L_000001b4206676b0, L_000001b420669f80;
L_000001b4206c5260 .functor MUXZ 32, L_000001b42061e2e0, v000001b420661840_0, L_000001b4206c4ae0, C4<>;
L_000001b4206c3820 .functor MUXZ 32, L_000001b4206c5260, L_000001b42061d8d0, L_000001b42061e200, C4<>;
S_000001b4205e4380 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b4205f4260 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b42061d5c0 .functor NOT 1, v000001b4205ea620_0, C4<0>, C4<0>, C4<0>;
v000001b4205e9180_0 .net *"_ivl_0", 0 0, L_000001b42061d5c0;  1 drivers
v000001b4205ea120_0 .net "in1", 31 0, L_000001b42061d8d0;  alias, 1 drivers
v000001b4205ea3a0_0 .net "in2", 31 0, L_000001b4206c4d60;  alias, 1 drivers
v000001b4205eaa80_0 .net "out", 31 0, L_000001b4206c49a0;  alias, 1 drivers
v000001b4205e99a0_0 .net "s", 0 0, v000001b4205ea620_0;  alias, 1 drivers
L_000001b4206c49a0 .functor MUXZ 32, L_000001b4206c4d60, L_000001b42061d8d0, L_000001b42061d5c0, C4<>;
S_000001b4205329c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b4206600b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b4206600e8 .param/l "add" 0 4 5, C4<100000>;
P_000001b420660120 .param/l "addi" 0 4 8, C4<001000>;
P_000001b420660158 .param/l "addu" 0 4 5, C4<100001>;
P_000001b420660190 .param/l "and_" 0 4 5, C4<100100>;
P_000001b4206601c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b420660200 .param/l "beq" 0 4 10, C4<000100>;
P_000001b420660238 .param/l "bne" 0 4 10, C4<000101>;
P_000001b420660270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b4206602a8 .param/l "j" 0 4 12, C4<000010>;
P_000001b4206602e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b420660318 .param/l "jr" 0 4 6, C4<001000>;
P_000001b420660350 .param/l "lw" 0 4 8, C4<100011>;
P_000001b420660388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b4206603c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b4206603f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b420660430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b420660468 .param/l "sll" 0 4 6, C4<000000>;
P_000001b4206604a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001b4206604d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b420660510 .param/l "srl" 0 4 6, C4<000010>;
P_000001b420660548 .param/l "sub" 0 4 5, C4<100010>;
P_000001b420660580 .param/l "subu" 0 4 5, C4<100011>;
P_000001b4206605b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b4206605f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b420660628 .param/l "xori" 0 4 8, C4<001110>;
v000001b4205e9c20_0 .var "ALUOp", 3 0;
v000001b4205ea620_0 .var "ALUSrc", 0 0;
v000001b4205e9ae0_0 .var "MemReadEn", 0 0;
v000001b4205e8d20_0 .var "MemWriteEn", 0 0;
v000001b4205ea1c0_0 .var "MemtoReg", 0 0;
v000001b4205e9400_0 .var "RegDst", 0 0;
v000001b4205e8e60_0 .var "RegWriteEn", 0 0;
v000001b4205ea260_0 .net "funct", 5 0, L_000001b4206b18a0;  alias, 1 drivers
v000001b4205e8f00_0 .var "hlt", 0 0;
v000001b4205e94a0_0 .net "opcode", 5 0, L_000001b4206676b0;  alias, 1 drivers
v000001b4205ea440_0 .net "rst", 0 0, v000001b420667ed0_0;  alias, 1 drivers
E_000001b4205f4d60 .event anyedge, v000001b4205ea440_0, v000001b4205e94a0_0, v000001b4205ea260_0;
S_000001b420532c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b4205f4da0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b42061e0b0 .functor BUFZ 32, L_000001b4206b22a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4205ea940_0 .net "Data_Out", 31 0, L_000001b42061e0b0;  alias, 1 drivers
v000001b4205e9720 .array "InstMem", 2047 0, 31 0;
v000001b4205e97c0_0 .net *"_ivl_0", 31 0, L_000001b4206b22a0;  1 drivers
v000001b4205ea580_0 .net *"_ivl_3", 10 0, L_000001b4206b1c60;  1 drivers
v000001b4205e9860_0 .net *"_ivl_4", 12 0, L_000001b4206b1ee0;  1 drivers
L_000001b420669a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4205e9a40_0 .net *"_ivl_7", 1 0, L_000001b420669a70;  1 drivers
v000001b4205e9f40_0 .net "addr", 31 0, v000001b420661840_0;  alias, 1 drivers
v000001b4205e9cc0_0 .var/i "i", 31 0;
L_000001b4206b22a0 .array/port v000001b4205e9720, L_000001b4206b1ee0;
L_000001b4206b1c60 .part v000001b420661840_0, 0, 11;
L_000001b4206b1ee0 .concat [ 11 2 0 0], L_000001b4206b1c60, L_000001b420669a70;
S_000001b420584880 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b42061e2e0 .functor BUFZ 32, L_000001b4206b2b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b42061d8d0 .functor BUFZ 32, L_000001b4206b1800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b4205ea800_0 .net *"_ivl_0", 31 0, L_000001b4206b2b60;  1 drivers
v000001b4205ea8a0_0 .net *"_ivl_10", 6 0, L_000001b4206b1d00;  1 drivers
L_000001b420669b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b4205c73c0_0 .net *"_ivl_13", 1 0, L_000001b420669b48;  1 drivers
v000001b4205c8180_0 .net *"_ivl_2", 6 0, L_000001b4206b2c00;  1 drivers
L_000001b420669b00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b420660800_0 .net *"_ivl_5", 1 0, L_000001b420669b00;  1 drivers
v000001b4206621a0_0 .net *"_ivl_8", 31 0, L_000001b4206b1800;  1 drivers
v000001b4206618e0_0 .net "clk", 0 0, L_000001b42061e430;  alias, 1 drivers
v000001b420661660_0 .var/i "i", 31 0;
v000001b420661520_0 .net "readData1", 31 0, L_000001b42061e2e0;  alias, 1 drivers
v000001b4206615c0_0 .net "readData2", 31 0, L_000001b42061d8d0;  alias, 1 drivers
v000001b4206617a0_0 .net "readRegister1", 4 0, L_000001b4206679d0;  alias, 1 drivers
v000001b420661980_0 .net "readRegister2", 4 0, L_000001b4206b1f80;  alias, 1 drivers
v000001b4206612a0 .array "registers", 31 0, 31 0;
v000001b420661f20_0 .net "rst", 0 0, v000001b420667ed0_0;  alias, 1 drivers
v000001b420661ac0_0 .net "we", 0 0, v000001b4205e8e60_0;  alias, 1 drivers
v000001b420662240_0 .net "writeData", 31 0, L_000001b4206c4860;  alias, 1 drivers
v000001b420661fc0_0 .net "writeRegister", 4 0, L_000001b4206b2520;  alias, 1 drivers
E_000001b4205f5020/0 .event negedge, v000001b4205ea440_0;
E_000001b4205f5020/1 .event posedge, v000001b4206618e0_0;
E_000001b4205f5020 .event/or E_000001b4205f5020/0, E_000001b4205f5020/1;
L_000001b4206b2b60 .array/port v000001b4206612a0, L_000001b4206b2c00;
L_000001b4206b2c00 .concat [ 5 2 0 0], L_000001b4206679d0, L_000001b420669b00;
L_000001b4206b1800 .array/port v000001b4206612a0, L_000001b4206b1d00;
L_000001b4206b1d00 .concat [ 5 2 0 0], L_000001b4206b1f80, L_000001b420669b48;
S_000001b420584a10 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b420584880;
 .timescale 0 0;
v000001b4205ea760_0 .var/i "i", 31 0;
S_000001b42056ea10 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b4205f4de0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b42061df60 .functor NOT 1, v000001b4205e9400_0, C4<0>, C4<0>, C4<0>;
v000001b420661340_0 .net *"_ivl_0", 0 0, L_000001b42061df60;  1 drivers
v000001b420660ee0_0 .net "in1", 4 0, L_000001b4206b1f80;  alias, 1 drivers
v000001b4206622e0_0 .net "in2", 4 0, L_000001b420667f70;  alias, 1 drivers
v000001b420660760_0 .net "out", 4 0, L_000001b4206b2520;  alias, 1 drivers
v000001b420661700_0 .net "s", 0 0, v000001b4205e9400_0;  alias, 1 drivers
L_000001b4206b2520 .functor MUXZ 5, L_000001b420667f70, L_000001b4206b1f80, L_000001b42061df60, C4<>;
S_000001b42056eba0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b4205f4420 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b42061de80 .functor NOT 1, v000001b4205ea1c0_0, C4<0>, C4<0>, C4<0>;
v000001b420661d40_0 .net *"_ivl_0", 0 0, L_000001b42061de80;  1 drivers
v000001b420662060_0 .net "in1", 31 0, v000001b4206609e0_0;  alias, 1 drivers
v000001b420661b60_0 .net "in2", 31 0, v000001b420661020_0;  alias, 1 drivers
v000001b420662100_0 .net "out", 31 0, L_000001b4206c4860;  alias, 1 drivers
v000001b4206608a0_0 .net "s", 0 0, v000001b4205ea1c0_0;  alias, 1 drivers
L_000001b4206c4860 .functor MUXZ 32, v000001b420661020_0, v000001b4206609e0_0, L_000001b42061de80, C4<>;
S_000001b4205b5ed0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b4205b6060 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b4205b6098 .param/l "AND" 0 9 12, C4<0010>;
P_000001b4205b60d0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b4205b6108 .param/l "OR" 0 9 12, C4<0011>;
P_000001b4205b6140 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b4205b6178 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b4205b61b0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b4205b61e8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b4205b6220 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b4205b6258 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b4205b6290 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b4205b62c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b420669fc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4206606c0_0 .net/2u *"_ivl_0", 31 0, L_000001b420669fc8;  1 drivers
v000001b420661200_0 .net "opSel", 3 0, v000001b4205e9c20_0;  alias, 1 drivers
v000001b420662380_0 .net "operand1", 31 0, L_000001b4206c3820;  alias, 1 drivers
v000001b420660940_0 .net "operand2", 31 0, L_000001b4206c49a0;  alias, 1 drivers
v000001b4206609e0_0 .var "result", 31 0;
v000001b420660a80_0 .net "zero", 0 0, L_000001b4206c3d20;  alias, 1 drivers
E_000001b4205f4460 .event anyedge, v000001b4205e9c20_0, v000001b420662380_0, v000001b4205eaa80_0;
L_000001b4206c3d20 .cmp/eq 32, v000001b4206609e0_0, L_000001b420669fc8;
S_000001b4205a0580 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b420662680 .param/l "RType" 0 4 2, C4<000000>;
P_000001b4206626b8 .param/l "add" 0 4 5, C4<100000>;
P_000001b4206626f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b420662728 .param/l "addu" 0 4 5, C4<100001>;
P_000001b420662760 .param/l "and_" 0 4 5, C4<100100>;
P_000001b420662798 .param/l "andi" 0 4 8, C4<001100>;
P_000001b4206627d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b420662808 .param/l "bne" 0 4 10, C4<000101>;
P_000001b420662840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b420662878 .param/l "j" 0 4 12, C4<000010>;
P_000001b4206628b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b4206628e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b420662920 .param/l "lw" 0 4 8, C4<100011>;
P_000001b420662958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b420662990 .param/l "or_" 0 4 5, C4<100101>;
P_000001b4206629c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b420662a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b420662a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001b420662a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001b420662aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b420662ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b420662b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001b420662b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001b420662b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001b420662bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b420662bf8 .param/l "xori" 0 4 8, C4<001110>;
v000001b420662420_0 .var "PCsrc", 0 0;
v000001b420660b20_0 .net "funct", 5 0, L_000001b4206b18a0;  alias, 1 drivers
v000001b4206613e0_0 .net "opcode", 5 0, L_000001b4206676b0;  alias, 1 drivers
v000001b4206624c0_0 .net "operand1", 31 0, L_000001b42061e2e0;  alias, 1 drivers
v000001b420660bc0_0 .net "operand2", 31 0, L_000001b4206c49a0;  alias, 1 drivers
v000001b420662560_0 .net "rst", 0 0, v000001b420667ed0_0;  alias, 1 drivers
E_000001b4205f47a0/0 .event anyedge, v000001b4205ea440_0, v000001b4205e94a0_0, v000001b420661520_0, v000001b4205eaa80_0;
E_000001b4205f47a0/1 .event anyedge, v000001b4205ea260_0;
E_000001b4205f47a0 .event/or E_000001b4205f47a0/0, E_000001b4205f47a0/1;
S_000001b4205a0710 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b420660e40 .array "DataMem", 2047 0, 31 0;
v000001b420661ca0_0 .net "address", 31 0, v000001b4206609e0_0;  alias, 1 drivers
v000001b420660f80_0 .net "clock", 0 0, L_000001b42061e350;  1 drivers
v000001b420660c60_0 .net "data", 31 0, L_000001b42061d8d0;  alias, 1 drivers
v000001b420660d00_0 .var/i "i", 31 0;
v000001b420661020_0 .var "q", 31 0;
v000001b420661de0_0 .net "rden", 0 0, v000001b4205e9ae0_0;  alias, 1 drivers
v000001b4206610c0_0 .net "wren", 0 0, v000001b4205e8d20_0;  alias, 1 drivers
E_000001b4205f5e20 .event posedge, v000001b420660f80_0;
S_000001b420566ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b4205e41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b4205f4520 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b420660da0_0 .net "PCin", 31 0, L_000001b4206b3380;  alias, 1 drivers
v000001b420661840_0 .var "PCout", 31 0;
v000001b420661e80_0 .net "clk", 0 0, L_000001b42061e430;  alias, 1 drivers
v000001b420661480_0 .net "rst", 0 0, v000001b420667ed0_0;  alias, 1 drivers
    .scope S_000001b4205a0580;
T_0 ;
    %wait E_000001b4205f47a0;
    %load/vec4 v000001b420662560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b420662420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b4206613e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b4206624c0_0;
    %load/vec4 v000001b420660bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b4206613e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b4206624c0_0;
    %load/vec4 v000001b420660bc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b4206613e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b4206613e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b4206613e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b420660b20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b420662420_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b420566ac0;
T_1 ;
    %wait E_000001b4205f5020;
    %load/vec4 v000001b420661480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b420661840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b420660da0_0;
    %assign/vec4 v000001b420661840_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b420532c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4205e9cc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b4205e9cc0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b4205e9cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %load/vec4 v000001b4205e9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4205e9cc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4205e9720, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b4205329c0;
T_3 ;
    %wait E_000001b4205f4d60;
    %load/vec4 v000001b4205ea440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b4205e8f00_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4205e8d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4205ea1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b4205e9ae0_0, 0;
    %assign/vec4 v000001b4205e9400_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b4205e8f00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b4205e9c20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b4205ea620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b4205e8e60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b4205e8d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b4205ea1c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b4205e9ae0_0, 0, 1;
    %store/vec4 v000001b4205e9400_0, 0, 1;
    %load/vec4 v000001b4205e94a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8f00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %load/vec4 v000001b4205ea260_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4205e9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e9ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea1c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205e8d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4205ea620_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b4205e9c20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b420584880;
T_4 ;
    %wait E_000001b4205f5020;
    %fork t_1, S_000001b420584a10;
    %jmp t_0;
    .scope S_000001b420584a10;
t_1 ;
    %load/vec4 v000001b420661f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4205ea760_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b4205ea760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b4205ea760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4206612a0, 0, 4;
    %load/vec4 v000001b4205ea760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4205ea760_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b420661ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b420662240_0;
    %load/vec4 v000001b420661fc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4206612a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b4206612a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b420584880;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b420584880;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b420661660_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b420661660_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b420661660_0;
    %ix/getv/s 4, v000001b420661660_0;
    %load/vec4a v000001b4206612a0, 4;
    %ix/getv/s 4, v000001b420661660_0;
    %load/vec4a v000001b4206612a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b420661660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b420661660_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b4205b5ed0;
T_6 ;
    %wait E_000001b4205f4460;
    %load/vec4 v000001b420661200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %add;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %sub;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %and;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %or;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %xor;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %or;
    %inv;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b420662380_0;
    %load/vec4 v000001b420660940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b420660940_0;
    %load/vec4 v000001b420662380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b420662380_0;
    %ix/getv 4, v000001b420660940_0;
    %shiftl 4;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b420662380_0;
    %ix/getv 4, v000001b420660940_0;
    %shiftr 4;
    %assign/vec4 v000001b4206609e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b4205a0710;
T_7 ;
    %wait E_000001b4205f5e20;
    %load/vec4 v000001b420661de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b420661ca0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001b420660e40, 4;
    %assign/vec4 v000001b420661020_0, 0;
T_7.0 ;
    %load/vec4 v000001b4206610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b420660c60_0;
    %ix/getv 3, v000001b420661ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b4205a0710;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b420660d00_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b420660d00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b420660d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %load/vec4 v000001b420660d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b420660d00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b420660e40, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b4205a0710;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b420660d00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b420660d00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b420660d00_0;
    %load/vec4a v000001b420660e40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b420660d00_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b420660d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b420660d00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b4205e41f0;
T_10 ;
    %wait E_000001b4205f5020;
    %load/vec4 v000001b420667070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b420666f30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b420666f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b420666f30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b4205e3ed0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4206674d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b420667ed0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b4205e3ed0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b4206674d0_0;
    %inv;
    %assign/vec4 v000001b4206674d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b4205e3ed0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b420667ed0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b420667ed0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001b420668970_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
