
---------- Begin Simulation Statistics ----------
final_tick                               133791024752500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 881273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794324                       # Number of bytes of host memory used
host_op_rate                                  1568177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.35                       # Real time elapsed on the host
host_tick_rate                              970895919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      17794892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011017                       # Number of seconds simulated
sim_ticks                                 11017280000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 6                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       6                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                        22                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        2                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      3                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           34                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.088235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.514496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           33     97.06%     97.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     97.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     97.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      2.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           34                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         3                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 3                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             3                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             195.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       195.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     3                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     27                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       31                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                           6                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         3                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             13                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 7                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       3                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.030769                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 28                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.066667                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 40                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.675000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.164841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       36     90.00%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        1      2.50%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      7.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   40                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        58                       # number of floating regfile reads
system.cpu.idleCycles                             155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        4                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.102564                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       4                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    2                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  27                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 6                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    20                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            2                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.777778                       # average fanout of values written-back
system.cpu.iew.wb_producers                        14                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.102564                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       46                       # number of integer regfile reads
system.cpu.int_regfile_writes                      13                       # number of integer regfile writes
system.cpu.ipc                               0.005128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005128                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      7.69%      7.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    21     80.77%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      3.85%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   2      7.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     26                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       1                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   2                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            1                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  2                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           2                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.076923                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       2    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     25                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 92                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           19                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                49                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         27                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        26                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           11                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            40                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.650000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.981323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  36     90.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   2      5.00%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   2      5.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              40                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.133333                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   2                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      10                       # number of misc regfile reads
system.cpu.numCycles                              195                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       4                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     2                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       30                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    51                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     27                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  17                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 2                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups               18                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           60                       # The number of ROB reads
system.cpu.rob.rob_writes                          60                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                    915065                       # Number of branches fetched
system.switch_cpus.committedInsts            10000001                       # Number of instructions committed
system.switch_cpus.committedOps              17794889                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             2266052                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              684947                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000732                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            14223552                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999268                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 22018440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       22002331.793039                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      4631661                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      3371622                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       629732                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        8792727                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               8792727                       # number of float instructions
system.switch_cpus.num_fp_register_reads     14765444                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      8051168                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              113896                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16108.206961                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      10970476                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             10970476                       # number of integer instructions
system.switch_cpus.num_int_register_reads     21540547                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      7800445                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             2258934                       # Number of load instructions
system.switch_cpus.num_mem_refs               2943881                       # number of memory refs
system.switch_cpus.num_store_insts             684947                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1643      0.01%      0.01% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           9447542     53.09%     53.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     53.10% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     53.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          796801      4.48%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     57.58% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1377834      7.74%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          399695      2.25%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      1425743      8.01%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       685987      3.85%     79.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        56948      0.32%     79.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult       658815      3.70%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::MemRead           860977      4.84%     88.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          512642      2.88%     91.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      1397957      7.86%     99.03% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       172305      0.97%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           17794889                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2673                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8227                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4223                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1029                       # Transaction distribution
system.membus.trans_dist::CleanEvict              270                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4223                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4320                       # Request fanout histogram
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              16500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  11017280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               97                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              97                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4506                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       481472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 484352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3712                       # Total snoops (count)
system.tol2bus.snoopTraffic                     65856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.319737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5687     68.03%     68.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2673     31.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          328                       # number of demand (read+write) hits
system.l2.demand_hits::total                      328                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          328                       # number of overall hits
system.l2.overall_hits::total                     328                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4275                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4320                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4275                       # number of overall misses
system.l2.overall_misses::total                  4320                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           240000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          240000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4603                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4648                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4603                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4648                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.928742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929432                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.928742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929432                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total    55.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        80000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total    55.555556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1029                       # number of writebacks
system.l2.writebacks::total                      1029                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       210000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       210000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000645                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000645                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        70000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        70000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        70000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        70000                       # average overall mshr miss latency
system.l2.replacements                           3712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2920                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2920                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2920                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data           97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  97                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        80000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total  5333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        70000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.927208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927208                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1617.934784                       # Cycle average of tags in use
system.l2.tags.total_refs                        3893                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.048761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007550000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.487217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.417340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.567567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1442.462660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.704327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.790007                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     38668                       # Number of tag accesses
system.l2.tags.data_accesses                    38668                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       273600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             276480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        65856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           65856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       243980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     24833716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25095123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       243980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           261408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5977519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5977519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5977519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       243980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     24833716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31072642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000034250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   9                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           3                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         3                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        29250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   85500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     3                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            96                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.509668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         93000                       # Total gap between requests
system.mem_ctrls.avgGap                      31000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 17427.168956403031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        85500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    33.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4227555840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4231852815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.110490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11009232000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7788000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3614940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4227591360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4231839015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.109237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11009325000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7695000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11009220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     14223510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14223510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14223510                       # number of overall hits
system.cpu.icache.overall_hits::total        14223510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             45                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            45                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14223552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14223555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14223552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14223555                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        82500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        82500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       244500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       244500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        81500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        81500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81500                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14223510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14223510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14223552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14223555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        82500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total         5500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       244500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       244500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        81500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            38.870032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007560500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    35.870071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.070059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.075918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28447155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28447155                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      2946396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2946396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2946396                       # number of overall hits
system.cpu.dcache.overall_hits::total         2946396                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         4603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         4603                       # number of overall misses
system.cpu.dcache.overall_misses::total          4603                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2950999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2950999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2950999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2950999                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001560                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2920                       # number of writebacks
system.cpu.dcache.writebacks::total              2920                       # number of writebacks
system.cpu.dcache.replacements                   3579                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2261546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2261546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2266052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2266052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001988                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           97                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133791024752500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.684042                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              574904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.632579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780015535000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   931.684042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.909848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.909848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5906601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5906601                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133824052085000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1176425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794720                       # Number of bytes of host memory used
host_op_rate                                  2093433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.00                       # Real time elapsed on the host
host_tick_rate                              971348275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      71179849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033027                       # Number of seconds simulated
sim_ticks                                 33027332500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24038                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   2747871                       # Number of branches fetched
system.switch_cpus.committedInsts            29999999                       # Number of instructions committed
system.switch_cpus.committedOps              53384957                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             6797384                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   181                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2055050                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            42669708                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 66054665                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           66054665                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13895873                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     10108728                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1889662                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       26377099                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              26377099                       # number of float instructions
system.switch_cpus.num_fp_register_reads     44303338                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     24152514                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              341762                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      32910804                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             32910804                       # number of integer instructions
system.switch_cpus.num_int_register_reads     64618071                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     23399658                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             6776023                       # Number of load instructions
system.switch_cpus.num_mem_refs               8831073                       # number of memory refs
system.switch_cpus.num_store_insts            2055050                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          4928      0.01%      0.01% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          28341322     53.09%     53.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     53.10% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     53.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         2389726      4.48%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          4132956      7.74%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc         1198301      2.24%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      4280261      8.02%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt      2057636      3.85%     79.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv       170881      0.32%     79.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      1977873      3.70%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     83.46% # Class of executed instruction
system.switch_cpus.op_class::MemRead          2583474      4.84%     88.30% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1538026      2.88%     91.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      4192549      7.85%     99.03% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       517024      0.97%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           53384957                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25115                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11592                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10964                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1041                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1471808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1471808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1471808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12033                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  44044612500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133824052085000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133824052085000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1513024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1515648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22595                       # Total snoops (count)
system.tol2bus.snoopTraffic                    701696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23581     67.04%     67.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11592     32.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35173                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          545                       # number of demand (read+write) hits
system.l2.demand_hits::total                      545                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          545                       # number of overall hits
system.l2.overall_hits::total                     545                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11992                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12033                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11992                       # number of overall misses
system.l2.overall_misses::total                 12033                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12578                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12578                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.956529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956670                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.956529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956670                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10964                       # number of writebacks
system.l2.writebacks::total                     10964                       # number of writebacks
system.l2.replacements                          22595                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11104                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 273                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data          336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.812500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812500                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data          482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.960495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960495                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                       28187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24643                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     589.453306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.976374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1454.570320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.287819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.710239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    123055                       # Number of tag accesses
system.l2.tags.data_accesses                   123055                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       767488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             770112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       701696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          701696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        11992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10964                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10964                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        79449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     23237965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23317414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        79449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            79449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21245918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21245918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21245918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        79449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     23237965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44563333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12682495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12682495680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33027332500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12682495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12682495680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33027332500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     42669667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42669667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     42669667                       # number of overall hits
system.cpu.icache.overall_hits::total        42669667                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             41                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.cpu.icache.overall_misses::total            41                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     42669708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42669708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     42669708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42669708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     42669667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42669667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           41                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     42669708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42669708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            70.124566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56893263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          661549.569767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    67.124566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.131103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.136962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85339457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85339457                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      8839897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8839897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      8839897                       # number of overall hits
system.cpu.dcache.overall_hits::total         8839897                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        12537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        12537                       # number of overall misses
system.cpu.dcache.overall_misses::total         12537                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      8852434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8852434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      8852434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8852434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001416                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11104                       # number of writebacks
system.cpu.dcache.writebacks::total             11104                       # number of writebacks
system.cpu.dcache.replacements                  12537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6785183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6785183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        12201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      6797384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6797384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001795                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2054714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2054714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2055050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2055050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000163                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33027332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11228529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            828.001549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17717405                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17717405                       # Number of data accesses

---------- End Simulation Statistics   ----------
