/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module ram_simple_dp_sync_reg_read_2048x64(clk, we, read_addr, write_addr, din, dout);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.11-2.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:4.18-4.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:5.23-5.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.18-3.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.16-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.29-3.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.11-2.14" *)
  input clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:4.18-4.21" *)
  input [63:0] din;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:5.23-5.27" *)
  output [63:0] dout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.18-3.27" *)
  input [10:0] read_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.16-2.18" *)
  input we;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.29-3.39" *)
  input [10:0] write_addr;
  wire \$auto$clkbufmap.cc:298:execute$4843 ;
  wire \$auto$rs_design_edit.cc:572:execute$5062 ;
  wire \$auto$rs_design_edit.cc:572:execute$5063 ;
  wire \$auto$rs_design_edit.cc:572:execute$5064 ;
  wire \$auto$rs_design_edit.cc:572:execute$5065 ;
  wire \$auto$rs_design_edit.cc:572:execute$5066 ;
  wire \$auto$rs_design_edit.cc:572:execute$5067 ;
  wire \$auto$rs_design_edit.cc:572:execute$5068 ;
  wire \$auto$rs_design_edit.cc:572:execute$5069 ;
  wire \$auto$rs_design_edit.cc:572:execute$5070 ;
  wire \$auto$rs_design_edit.cc:572:execute$5071 ;
  wire \$auto$rs_design_edit.cc:572:execute$5072 ;
  wire \$auto$rs_design_edit.cc:572:execute$5073 ;
  wire \$auto$rs_design_edit.cc:572:execute$5074 ;
  wire \$auto$rs_design_edit.cc:572:execute$5075 ;
  wire \$auto$rs_design_edit.cc:572:execute$5076 ;
  wire \$auto$rs_design_edit.cc:572:execute$5077 ;
  wire \$auto$rs_design_edit.cc:572:execute$5078 ;
  wire \$auto$rs_design_edit.cc:572:execute$5079 ;
  wire \$auto$rs_design_edit.cc:572:execute$5080 ;
  wire \$auto$rs_design_edit.cc:572:execute$5081 ;
  wire \$auto$rs_design_edit.cc:572:execute$5082 ;
  wire \$auto$rs_design_edit.cc:572:execute$5083 ;
  wire \$auto$rs_design_edit.cc:572:execute$5084 ;
  wire \$auto$rs_design_edit.cc:572:execute$5085 ;
  wire \$auto$rs_design_edit.cc:572:execute$5086 ;
  wire \$auto$rs_design_edit.cc:572:execute$5087 ;
  wire \$auto$rs_design_edit.cc:572:execute$5088 ;
  wire \$auto$rs_design_edit.cc:572:execute$5089 ;
  wire \$auto$rs_design_edit.cc:572:execute$5090 ;
  wire \$auto$rs_design_edit.cc:572:execute$5091 ;
  wire \$auto$rs_design_edit.cc:572:execute$5092 ;
  wire \$auto$rs_design_edit.cc:572:execute$5093 ;
  wire \$auto$rs_design_edit.cc:572:execute$5094 ;
  wire \$auto$rs_design_edit.cc:572:execute$5095 ;
  wire \$auto$rs_design_edit.cc:572:execute$5096 ;
  wire \$auto$rs_design_edit.cc:572:execute$5097 ;
  wire \$auto$rs_design_edit.cc:572:execute$5098 ;
  wire \$auto$rs_design_edit.cc:572:execute$5099 ;
  wire \$auto$rs_design_edit.cc:572:execute$5100 ;
  wire \$auto$rs_design_edit.cc:572:execute$5101 ;
  wire \$auto$rs_design_edit.cc:572:execute$5102 ;
  wire \$auto$rs_design_edit.cc:572:execute$5103 ;
  wire \$auto$rs_design_edit.cc:572:execute$5104 ;
  wire \$auto$rs_design_edit.cc:572:execute$5105 ;
  wire \$auto$rs_design_edit.cc:572:execute$5106 ;
  wire \$auto$rs_design_edit.cc:572:execute$5107 ;
  wire \$auto$rs_design_edit.cc:572:execute$5108 ;
  wire \$auto$rs_design_edit.cc:572:execute$5109 ;
  wire \$auto$rs_design_edit.cc:572:execute$5110 ;
  wire \$auto$rs_design_edit.cc:572:execute$5111 ;
  wire \$auto$rs_design_edit.cc:572:execute$5112 ;
  wire \$auto$rs_design_edit.cc:572:execute$5113 ;
  wire \$auto$rs_design_edit.cc:572:execute$5114 ;
  wire \$auto$rs_design_edit.cc:572:execute$5115 ;
  wire \$auto$rs_design_edit.cc:572:execute$5116 ;
  wire \$auto$rs_design_edit.cc:572:execute$5117 ;
  wire \$auto$rs_design_edit.cc:572:execute$5118 ;
  wire \$auto$rs_design_edit.cc:572:execute$5119 ;
  wire \$auto$rs_design_edit.cc:572:execute$5120 ;
  wire \$auto$rs_design_edit.cc:572:execute$5121 ;
  wire \$auto$rs_design_edit.cc:572:execute$5122 ;
  wire \$auto$rs_design_edit.cc:572:execute$5123 ;
  wire \$auto$rs_design_edit.cc:572:execute$5124 ;
  wire \$auto$rs_design_edit.cc:572:execute$5125 ;
  wire \$auto$rs_design_edit.cc:572:execute$5126 ;
  wire \$auto$rs_design_edit.cc:572:execute$5127 ;
  wire \$auto$rs_design_edit.cc:572:execute$5128 ;
  wire \$auto$rs_design_edit.cc:572:execute$5129 ;
  wire \$auto$rs_design_edit.cc:572:execute$5130 ;
  wire \$auto$rs_design_edit.cc:572:execute$5131 ;
  wire \$auto$rs_design_edit.cc:572:execute$5132 ;
  wire \$auto$rs_design_edit.cc:572:execute$5133 ;
  wire \$auto$rs_design_edit.cc:572:execute$5134 ;
  wire \$auto$rs_design_edit.cc:572:execute$5135 ;
  wire \$auto$rs_design_edit.cc:572:execute$5136 ;
  wire \$auto$rs_design_edit.cc:572:execute$5137 ;
  wire \$auto$rs_design_edit.cc:572:execute$5138 ;
  wire \$auto$rs_design_edit.cc:572:execute$5139 ;
  wire \$auto$rs_design_edit.cc:572:execute$5140 ;
  wire \$auto$rs_design_edit.cc:572:execute$5141 ;
  wire \$auto$rs_design_edit.cc:572:execute$5142 ;
  wire \$auto$rs_design_edit.cc:572:execute$5143 ;
  wire \$auto$rs_design_edit.cc:572:execute$5144 ;
  wire \$auto$rs_design_edit.cc:572:execute$5145 ;
  wire \$auto$rs_design_edit.cc:572:execute$5146 ;
  wire \$auto$rs_design_edit.cc:572:execute$5147 ;
  wire \$auto$rs_design_edit.cc:572:execute$5148 ;
  wire \$auto$rs_design_edit.cc:572:execute$5149 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.11-2.14" *)
  wire \$auto$rs_design_edit.cc:850:execute$5151.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:4.18-4.21" *)
  wire [63:0] \$auto$rs_design_edit.cc:850:execute$5151.din ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:5.23-5.27" *)
  wire [63:0] \$auto$rs_design_edit.cc:850:execute$5151.dout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.18-3.27" *)
  wire [10:0] \$auto$rs_design_edit.cc:850:execute$5151.read_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.16-2.18" *)
  wire \$auto$rs_design_edit.cc:850:execute$5151.we ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.29-3.39" *)
  wire [10:0] \$auto$rs_design_edit.cc:850:execute$5151.write_addr ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$clkbufmap.cc:298:execute$4843 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5062 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5063 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5064 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5065 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5066 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5067 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5068 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5069 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5070 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5071 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5072 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5073 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5074 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5075 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5076 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5077 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5078 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5079 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5080 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5081 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5082 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5083 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5084 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5085 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5086 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5087 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5088 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5089 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5090 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5091 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5092 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5093 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5094 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5095 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5096 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5097 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5098 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5099 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5100 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5101 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5102 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5103 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5104 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5105 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5106 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5107 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5108 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5109 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5110 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5111 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5112 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5113 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5114 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5115 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5116 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5117 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5118 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5119 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5120 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5121 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5122 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5123 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5124 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5125 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5126 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5127 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5128 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5129 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5130 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5131 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5132 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5133 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5134 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5135 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5136 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5137 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5138 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5139 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5140 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5141 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5142 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5143 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5144 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5145 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5146 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5147 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5148 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5149 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$clk ;
  wire [63:0] \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din ;
  wire [63:0] \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout ;
  wire [10:0] \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$we ;
  wire [10:0] \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr ;
  wire \$iopadmap$clk ;
  wire [63:0] \$iopadmap$din ;
  wire [63:0] \$iopadmap$dout ;
  wire [10:0] \$iopadmap$read_addr ;
  wire \$iopadmap$we ;
  wire [10:0] \$iopadmap$write_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.11-2.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.11-2.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:4.18-4.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:4.18-4.21" *)
  wire [63:0] din;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:5.23-5.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:5.23-5.27" *)
  wire [63:0] dout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.18-3.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.18-3.27" *)
  wire [10:0] read_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.16-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:2.16-2.18" *)
  wire we;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.29-3.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2755/./rtl/ram_simple_dp_sync_reg_read_2048x64.v:3.29-3.39" *)
  wire [10:0] write_addr;
  fabric_ram_simple_dp_sync_reg_read_2048x64 \$auto$rs_design_edit.cc:848:execute$5150  (
    .\$iopadmap$write_addr[10] (\$iopadmap$write_addr [10]),
    .\$iopadmap$write_addr[9] (\$iopadmap$write_addr [9]),
    .\$iopadmap$write_addr[8] (\$iopadmap$write_addr [8]),
    .\$iopadmap$write_addr[7] (\$iopadmap$write_addr [7]),
    .\$iopadmap$write_addr[6] (\$iopadmap$write_addr [6]),
    .\$iopadmap$write_addr[5] (\$iopadmap$write_addr [5]),
    .\$iopadmap$write_addr[4] (\$iopadmap$write_addr [4]),
    .\$iopadmap$write_addr[3] (\$iopadmap$write_addr [3]),
    .\$iopadmap$write_addr[2] (\$iopadmap$write_addr [2]),
    .\$iopadmap$write_addr[1] (\$iopadmap$write_addr [1]),
    .\$iopadmap$write_addr[0] (\$iopadmap$write_addr [0]),
    .\$iopadmap$read_addr[9] (\$iopadmap$read_addr [9]),
    .\$iopadmap$read_addr[8] (\$iopadmap$read_addr [8]),
    .\$iopadmap$read_addr[7] (\$iopadmap$read_addr [7]),
    .\$iopadmap$read_addr[6] (\$iopadmap$read_addr [6]),
    .\$iopadmap$read_addr[5] (\$iopadmap$read_addr [5]),
    .\$iopadmap$read_addr[4] (\$iopadmap$read_addr [4]),
    .\$iopadmap$read_addr[3] (\$iopadmap$read_addr [3]),
    .\$iopadmap$read_addr[2] (\$iopadmap$read_addr [2]),
    .\$iopadmap$read_addr[1] (\$iopadmap$read_addr [1]),
    .\$iopadmap$read_addr[0] (\$iopadmap$read_addr [0]),
    .\$iopadmap$dout[62] (\$iopadmap$dout [62]),
    .\$iopadmap$dout[61] (\$iopadmap$dout [61]),
    .\$iopadmap$dout[60] (\$iopadmap$dout [60]),
    .\$iopadmap$dout[59] (\$iopadmap$dout [59]),
    .\$iopadmap$dout[58] (\$iopadmap$dout [58]),
    .\$iopadmap$dout[57] (\$iopadmap$dout [57]),
    .\$iopadmap$dout[56] (\$iopadmap$dout [56]),
    .\$iopadmap$dout[55] (\$iopadmap$dout [55]),
    .\$iopadmap$dout[54] (\$iopadmap$dout [54]),
    .\$iopadmap$dout[53] (\$iopadmap$dout [53]),
    .\$iopadmap$dout[52] (\$iopadmap$dout [52]),
    .\$iopadmap$dout[51] (\$iopadmap$dout [51]),
    .\$iopadmap$dout[50] (\$iopadmap$dout [50]),
    .\$iopadmap$dout[49] (\$iopadmap$dout [49]),
    .\$iopadmap$dout[48] (\$iopadmap$dout [48]),
    .\$iopadmap$dout[47] (\$iopadmap$dout [47]),
    .\$iopadmap$dout[46] (\$iopadmap$dout [46]),
    .\$iopadmap$dout[45] (\$iopadmap$dout [45]),
    .\$iopadmap$dout[44] (\$iopadmap$dout [44]),
    .\$iopadmap$dout[43] (\$iopadmap$dout [43]),
    .\$iopadmap$dout[42] (\$iopadmap$dout [42]),
    .\$iopadmap$dout[41] (\$iopadmap$dout [41]),
    .\$iopadmap$dout[40] (\$iopadmap$dout [40]),
    .\$iopadmap$dout[39] (\$iopadmap$dout [39]),
    .\$iopadmap$dout[38] (\$iopadmap$dout [38]),
    .\$iopadmap$dout[37] (\$iopadmap$dout [37]),
    .\$iopadmap$dout[36] (\$iopadmap$dout [36]),
    .\$iopadmap$dout[35] (\$iopadmap$dout [35]),
    .\$iopadmap$dout[34] (\$iopadmap$dout [34]),
    .\$iopadmap$dout[33] (\$iopadmap$dout [33]),
    .\$iopadmap$dout[32] (\$iopadmap$dout [32]),
    .\$iopadmap$dout[31] (\$iopadmap$dout [31]),
    .\$iopadmap$dout[30] (\$iopadmap$dout [30]),
    .\$iopadmap$dout[29] (\$iopadmap$dout [29]),
    .\$iopadmap$dout[28] (\$iopadmap$dout [28]),
    .\$iopadmap$dout[27] (\$iopadmap$dout [27]),
    .\$iopadmap$dout[26] (\$iopadmap$dout [26]),
    .\$iopadmap$dout[25] (\$iopadmap$dout [25]),
    .\$iopadmap$dout[24] (\$iopadmap$dout [24]),
    .\$iopadmap$dout[23] (\$iopadmap$dout [23]),
    .\$iopadmap$dout[22] (\$iopadmap$dout [22]),
    .\$iopadmap$dout[21] (\$iopadmap$dout [21]),
    .\$iopadmap$dout[20] (\$iopadmap$dout [20]),
    .\$iopadmap$dout[19] (\$iopadmap$dout [19]),
    .\$iopadmap$dout[18] (\$iopadmap$dout [18]),
    .\$iopadmap$dout[17] (\$iopadmap$dout [17]),
    .\$iopadmap$dout[16] (\$iopadmap$dout [16]),
    .\$iopadmap$dout[15] (\$iopadmap$dout [15]),
    .\$iopadmap$dout[14] (\$iopadmap$dout [14]),
    .\$iopadmap$dout[13] (\$iopadmap$dout [13]),
    .\$iopadmap$dout[12] (\$iopadmap$dout [12]),
    .\$iopadmap$dout[11] (\$iopadmap$dout [11]),
    .\$iopadmap$dout[10] (\$iopadmap$dout [10]),
    .\$iopadmap$dout[9] (\$iopadmap$dout [9]),
    .\$iopadmap$dout[8] (\$iopadmap$dout [8]),
    .\$iopadmap$dout[7] (\$iopadmap$dout [7]),
    .\$iopadmap$dout[6] (\$iopadmap$dout [6]),
    .\$iopadmap$dout[5] (\$iopadmap$dout [5]),
    .\$iopadmap$dout[4] (\$iopadmap$dout [4]),
    .\$iopadmap$dout[3] (\$iopadmap$dout [3]),
    .\$iopadmap$dout[2] (\$iopadmap$dout [2]),
    .\$iopadmap$dout[1] (\$iopadmap$dout [1]),
    .\$iopadmap$dout[0] (\$iopadmap$dout [0]),
    .\$iopadmap$din[62] (\$iopadmap$din [62]),
    .\$iopadmap$din[61] (\$iopadmap$din [61]),
    .\$iopadmap$din[60] (\$iopadmap$din [60]),
    .\$iopadmap$din[59] (\$iopadmap$din [59]),
    .\$iopadmap$din[58] (\$iopadmap$din [58]),
    .\$iopadmap$din[57] (\$iopadmap$din [57]),
    .\$iopadmap$din[56] (\$iopadmap$din [56]),
    .\$iopadmap$din[55] (\$iopadmap$din [55]),
    .\$iopadmap$din[54] (\$iopadmap$din [54]),
    .\$iopadmap$din[53] (\$iopadmap$din [53]),
    .\$iopadmap$din[52] (\$iopadmap$din [52]),
    .\$iopadmap$din[51] (\$iopadmap$din [51]),
    .\$iopadmap$din[50] (\$iopadmap$din [50]),
    .\$iopadmap$din[49] (\$iopadmap$din [49]),
    .\$iopadmap$din[48] (\$iopadmap$din [48]),
    .\$iopadmap$din[47] (\$iopadmap$din [47]),
    .\$iopadmap$din[46] (\$iopadmap$din [46]),
    .\$iopadmap$din[45] (\$iopadmap$din [45]),
    .\$iopadmap$din[44] (\$iopadmap$din [44]),
    .\$iopadmap$din[43] (\$iopadmap$din [43]),
    .\$iopadmap$din[42] (\$iopadmap$din [42]),
    .\$iopadmap$din[41] (\$iopadmap$din [41]),
    .\$iopadmap$din[40] (\$iopadmap$din [40]),
    .\$iopadmap$din[39] (\$iopadmap$din [39]),
    .\$iopadmap$din[38] (\$iopadmap$din [38]),
    .\$iopadmap$din[37] (\$iopadmap$din [37]),
    .\$iopadmap$din[36] (\$iopadmap$din [36]),
    .\$iopadmap$din[35] (\$iopadmap$din [35]),
    .\$iopadmap$din[34] (\$iopadmap$din [34]),
    .\$iopadmap$din[33] (\$iopadmap$din [33]),
    .\$iopadmap$din[32] (\$iopadmap$din [32]),
    .\$iopadmap$din[31] (\$iopadmap$din [31]),
    .\$iopadmap$din[30] (\$iopadmap$din [30]),
    .\$iopadmap$din[29] (\$iopadmap$din [29]),
    .\$iopadmap$din[28] (\$iopadmap$din [28]),
    .\$iopadmap$din[27] (\$iopadmap$din [27]),
    .\$iopadmap$din[26] (\$iopadmap$din [26]),
    .\$iopadmap$din[25] (\$iopadmap$din [25]),
    .\$iopadmap$din[24] (\$iopadmap$din [24]),
    .\$iopadmap$din[23] (\$iopadmap$din [23]),
    .\$iopadmap$din[22] (\$iopadmap$din [22]),
    .\$iopadmap$din[21] (\$iopadmap$din [21]),
    .\$iopadmap$din[20] (\$iopadmap$din [20]),
    .\$iopadmap$din[19] (\$iopadmap$din [19]),
    .\$iopadmap$din[18] (\$iopadmap$din [18]),
    .\$iopadmap$din[17] (\$iopadmap$din [17]),
    .\$iopadmap$din[16] (\$iopadmap$din [16]),
    .\$iopadmap$din[15] (\$iopadmap$din [15]),
    .\$iopadmap$din[14] (\$iopadmap$din [14]),
    .\$iopadmap$din[13] (\$iopadmap$din [13]),
    .\$iopadmap$din[12] (\$iopadmap$din [12]),
    .\$iopadmap$din[11] (\$iopadmap$din [11]),
    .\$iopadmap$din[10] (\$iopadmap$din [10]),
    .\$iopadmap$din[9] (\$iopadmap$din [9]),
    .\$iopadmap$din[8] (\$iopadmap$din [8]),
    .\$iopadmap$din[7] (\$iopadmap$din [7]),
    .\$iopadmap$din[6] (\$iopadmap$din [6]),
    .\$iopadmap$din[5] (\$iopadmap$din [5]),
    .\$iopadmap$din[4] (\$iopadmap$din [4]),
    .\$iopadmap$din[3] (\$iopadmap$din [3]),
    .\$iopadmap$din[2] (\$iopadmap$din [2]),
    .\$iopadmap$din[1] (\$iopadmap$din [1]),
    .\$iopadmap$din[0] (\$iopadmap$din [0]),
    .\$auto$rs_design_edit.cc:572:execute$5062 (\$auto$rs_design_edit.cc:572:execute$5062 ),
    .\$auto$rs_design_edit.cc:572:execute$5063 (\$auto$rs_design_edit.cc:572:execute$5063 ),
    .\$auto$rs_design_edit.cc:572:execute$5064 (\$auto$rs_design_edit.cc:572:execute$5064 ),
    .\$auto$rs_design_edit.cc:572:execute$5065 (\$auto$rs_design_edit.cc:572:execute$5065 ),
    .\$auto$rs_design_edit.cc:572:execute$5066 (\$auto$rs_design_edit.cc:572:execute$5066 ),
    .\$auto$rs_design_edit.cc:572:execute$5067 (\$auto$rs_design_edit.cc:572:execute$5067 ),
    .\$auto$rs_design_edit.cc:572:execute$5068 (\$auto$rs_design_edit.cc:572:execute$5068 ),
    .\$auto$rs_design_edit.cc:572:execute$5069 (\$auto$rs_design_edit.cc:572:execute$5069 ),
    .\$auto$rs_design_edit.cc:572:execute$5070 (\$auto$rs_design_edit.cc:572:execute$5070 ),
    .\$auto$rs_design_edit.cc:572:execute$5071 (\$auto$rs_design_edit.cc:572:execute$5071 ),
    .\$auto$rs_design_edit.cc:572:execute$5072 (\$auto$rs_design_edit.cc:572:execute$5072 ),
    .\$auto$rs_design_edit.cc:572:execute$5073 (\$auto$rs_design_edit.cc:572:execute$5073 ),
    .\$auto$rs_design_edit.cc:572:execute$5074 (\$auto$rs_design_edit.cc:572:execute$5074 ),
    .\$auto$rs_design_edit.cc:572:execute$5075 (\$auto$rs_design_edit.cc:572:execute$5075 ),
    .\$auto$rs_design_edit.cc:572:execute$5076 (\$auto$rs_design_edit.cc:572:execute$5076 ),
    .\$auto$rs_design_edit.cc:572:execute$5077 (\$auto$rs_design_edit.cc:572:execute$5077 ),
    .\$auto$rs_design_edit.cc:572:execute$5078 (\$auto$rs_design_edit.cc:572:execute$5078 ),
    .\$auto$rs_design_edit.cc:572:execute$5079 (\$auto$rs_design_edit.cc:572:execute$5079 ),
    .\$auto$rs_design_edit.cc:572:execute$5080 (\$auto$rs_design_edit.cc:572:execute$5080 ),
    .\$auto$rs_design_edit.cc:572:execute$5081 (\$auto$rs_design_edit.cc:572:execute$5081 ),
    .\$auto$rs_design_edit.cc:572:execute$5082 (\$auto$rs_design_edit.cc:572:execute$5082 ),
    .\$auto$rs_design_edit.cc:572:execute$5083 (\$auto$rs_design_edit.cc:572:execute$5083 ),
    .\$auto$rs_design_edit.cc:572:execute$5084 (\$auto$rs_design_edit.cc:572:execute$5084 ),
    .\$auto$rs_design_edit.cc:572:execute$5085 (\$auto$rs_design_edit.cc:572:execute$5085 ),
    .\$auto$rs_design_edit.cc:572:execute$5086 (\$auto$rs_design_edit.cc:572:execute$5086 ),
    .\$auto$rs_design_edit.cc:572:execute$5087 (\$auto$rs_design_edit.cc:572:execute$5087 ),
    .\$auto$rs_design_edit.cc:572:execute$5088 (\$auto$rs_design_edit.cc:572:execute$5088 ),
    .\$auto$rs_design_edit.cc:572:execute$5089 (\$auto$rs_design_edit.cc:572:execute$5089 ),
    .\$auto$rs_design_edit.cc:572:execute$5090 (\$auto$rs_design_edit.cc:572:execute$5090 ),
    .\$auto$rs_design_edit.cc:572:execute$5091 (\$auto$rs_design_edit.cc:572:execute$5091 ),
    .\$auto$rs_design_edit.cc:572:execute$5092 (\$auto$rs_design_edit.cc:572:execute$5092 ),
    .\$auto$rs_design_edit.cc:572:execute$5093 (\$auto$rs_design_edit.cc:572:execute$5093 ),
    .\$auto$rs_design_edit.cc:572:execute$5094 (\$auto$rs_design_edit.cc:572:execute$5094 ),
    .\$auto$rs_design_edit.cc:572:execute$5095 (\$auto$rs_design_edit.cc:572:execute$5095 ),
    .\$auto$rs_design_edit.cc:572:execute$5096 (\$auto$rs_design_edit.cc:572:execute$5096 ),
    .\$auto$rs_design_edit.cc:572:execute$5097 (\$auto$rs_design_edit.cc:572:execute$5097 ),
    .\$auto$rs_design_edit.cc:572:execute$5098 (\$auto$rs_design_edit.cc:572:execute$5098 ),
    .\$auto$rs_design_edit.cc:572:execute$5099 (\$auto$rs_design_edit.cc:572:execute$5099 ),
    .\$auto$rs_design_edit.cc:572:execute$5100 (\$auto$rs_design_edit.cc:572:execute$5100 ),
    .\$auto$rs_design_edit.cc:572:execute$5101 (\$auto$rs_design_edit.cc:572:execute$5101 ),
    .\$auto$rs_design_edit.cc:572:execute$5102 (\$auto$rs_design_edit.cc:572:execute$5102 ),
    .\$auto$rs_design_edit.cc:572:execute$5103 (\$auto$rs_design_edit.cc:572:execute$5103 ),
    .\$auto$rs_design_edit.cc:572:execute$5104 (\$auto$rs_design_edit.cc:572:execute$5104 ),
    .\$auto$rs_design_edit.cc:572:execute$5105 (\$auto$rs_design_edit.cc:572:execute$5105 ),
    .\$auto$rs_design_edit.cc:572:execute$5106 (\$auto$rs_design_edit.cc:572:execute$5106 ),
    .\$auto$rs_design_edit.cc:572:execute$5107 (\$auto$rs_design_edit.cc:572:execute$5107 ),
    .\$auto$rs_design_edit.cc:572:execute$5108 (\$auto$rs_design_edit.cc:572:execute$5108 ),
    .\$auto$rs_design_edit.cc:572:execute$5109 (\$auto$rs_design_edit.cc:572:execute$5109 ),
    .\$auto$rs_design_edit.cc:572:execute$5110 (\$auto$rs_design_edit.cc:572:execute$5110 ),
    .\$auto$rs_design_edit.cc:572:execute$5111 (\$auto$rs_design_edit.cc:572:execute$5111 ),
    .\$auto$rs_design_edit.cc:572:execute$5112 (\$auto$rs_design_edit.cc:572:execute$5112 ),
    .\$auto$rs_design_edit.cc:572:execute$5113 (\$auto$rs_design_edit.cc:572:execute$5113 ),
    .\$auto$rs_design_edit.cc:572:execute$5114 (\$auto$rs_design_edit.cc:572:execute$5114 ),
    .\$auto$rs_design_edit.cc:572:execute$5115 (\$auto$rs_design_edit.cc:572:execute$5115 ),
    .\$auto$rs_design_edit.cc:572:execute$5116 (\$auto$rs_design_edit.cc:572:execute$5116 ),
    .\$auto$rs_design_edit.cc:572:execute$5117 (\$auto$rs_design_edit.cc:572:execute$5117 ),
    .\$auto$rs_design_edit.cc:572:execute$5118 (\$auto$rs_design_edit.cc:572:execute$5118 ),
    .\$auto$rs_design_edit.cc:572:execute$5119 (\$auto$rs_design_edit.cc:572:execute$5119 ),
    .\$auto$rs_design_edit.cc:572:execute$5120 (\$auto$rs_design_edit.cc:572:execute$5120 ),
    .\$auto$rs_design_edit.cc:572:execute$5121 (\$auto$rs_design_edit.cc:572:execute$5121 ),
    .\$auto$rs_design_edit.cc:572:execute$5122 (\$auto$rs_design_edit.cc:572:execute$5122 ),
    .\$auto$rs_design_edit.cc:572:execute$5123 (\$auto$rs_design_edit.cc:572:execute$5123 ),
    .\$auto$rs_design_edit.cc:572:execute$5124 (\$auto$rs_design_edit.cc:572:execute$5124 ),
    .\$auto$rs_design_edit.cc:572:execute$5125 (\$auto$rs_design_edit.cc:572:execute$5125 ),
    .\$auto$rs_design_edit.cc:572:execute$5126 (\$auto$rs_design_edit.cc:572:execute$5126 ),
    .\$auto$rs_design_edit.cc:572:execute$5127 (\$auto$rs_design_edit.cc:572:execute$5127 ),
    .\$auto$rs_design_edit.cc:572:execute$5128 (\$auto$rs_design_edit.cc:572:execute$5128 ),
    .\$auto$rs_design_edit.cc:572:execute$5129 (\$auto$rs_design_edit.cc:572:execute$5129 ),
    .\$auto$rs_design_edit.cc:572:execute$5130 (\$auto$rs_design_edit.cc:572:execute$5130 ),
    .\$auto$rs_design_edit.cc:572:execute$5131 (\$auto$rs_design_edit.cc:572:execute$5131 ),
    .\$auto$rs_design_edit.cc:572:execute$5132 (\$auto$rs_design_edit.cc:572:execute$5132 ),
    .\$auto$rs_design_edit.cc:572:execute$5133 (\$auto$rs_design_edit.cc:572:execute$5133 ),
    .\$auto$rs_design_edit.cc:572:execute$5134 (\$auto$rs_design_edit.cc:572:execute$5134 ),
    .\$auto$rs_design_edit.cc:572:execute$5135 (\$auto$rs_design_edit.cc:572:execute$5135 ),
    .\$auto$rs_design_edit.cc:572:execute$5136 (\$auto$rs_design_edit.cc:572:execute$5136 ),
    .\$auto$rs_design_edit.cc:572:execute$5137 (\$auto$rs_design_edit.cc:572:execute$5137 ),
    .\$auto$rs_design_edit.cc:572:execute$5138 (\$auto$rs_design_edit.cc:572:execute$5138 ),
    .\$auto$rs_design_edit.cc:572:execute$5139 (\$auto$rs_design_edit.cc:572:execute$5139 ),
    .\$auto$rs_design_edit.cc:572:execute$5140 (\$auto$rs_design_edit.cc:572:execute$5140 ),
    .\$auto$rs_design_edit.cc:572:execute$5141 (\$auto$rs_design_edit.cc:572:execute$5141 ),
    .\$auto$rs_design_edit.cc:572:execute$5142 (\$auto$rs_design_edit.cc:572:execute$5142 ),
    .\$auto$rs_design_edit.cc:572:execute$5143 (\$auto$rs_design_edit.cc:572:execute$5143 ),
    .\$auto$rs_design_edit.cc:572:execute$5144 (\$auto$rs_design_edit.cc:572:execute$5144 ),
    .\$auto$rs_design_edit.cc:572:execute$5145 (\$auto$rs_design_edit.cc:572:execute$5145 ),
    .\$auto$rs_design_edit.cc:572:execute$5146 (\$auto$rs_design_edit.cc:572:execute$5146 ),
    .\$auto$rs_design_edit.cc:572:execute$5147 (\$auto$rs_design_edit.cc:572:execute$5147 ),
    .\$auto$rs_design_edit.cc:572:execute$5148 (\$auto$rs_design_edit.cc:572:execute$5148 ),
    .\$auto$rs_design_edit.cc:572:execute$5149 (\$auto$rs_design_edit.cc:572:execute$5149 ),
    .\$auto$clkbufmap.cc:298:execute$4843 (\$auto$clkbufmap.cc:298:execute$4843 ),
    .\$iopadmap$din[63] (\$iopadmap$din [63]),
    .\$iopadmap$dout[63] (\$iopadmap$dout [63]),
    .\$iopadmap$we (\$iopadmap$we ),
    .\$iopadmap$read_addr[10] (\$iopadmap$read_addr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$clkbufmap.cc:265:execute$4841  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$clkbufmap.cc:298:execute$4843 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5062 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5063 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5064 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5065 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5066 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5067 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5068 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5069 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5070 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5071 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [16]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5072 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [17]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5073 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [18]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5074 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [19]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5075 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5076 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [20]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5077 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [21]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5078 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [22]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5079 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [23]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5080 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [24]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5081 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [25]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5082 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [26]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5083 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [27]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5084 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [28]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5085 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [29]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5086 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5087 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [30]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5088 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [31]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_32  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5089 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [32]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_33  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5090 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [33]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_34  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5091 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [34]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_35  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5092 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [35]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_36  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5093 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [36]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_37  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5094 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [37]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_38  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5095 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [38]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_39  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5096 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [39]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5097 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_40  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5098 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [40]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_41  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5099 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [41]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_42  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5100 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [42]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_43  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5101 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [43]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_44  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5102 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [44]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_45  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5103 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [45]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_46  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5104 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [46]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_47  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5105 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [47]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_48  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5106 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [48]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_49  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5107 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [49]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5108 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_50  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5109 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [50]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_51  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5110 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [51]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_52  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5111 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [52]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_53  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5112 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [53]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_54  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5113 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [54]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_55  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5114 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [55]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_56  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5115 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [56]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_57  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5116 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [57]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_58  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5117 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [58]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_59  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5118 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [59]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5119 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_60  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5120 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [60]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_61  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5121 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [61]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_62  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5122 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [62]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_63  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5123 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [63]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5124 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5125 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.din_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5126 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.din [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [10]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [11]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [12]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [13]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [14]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [15]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [16]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [17]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [18]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [20]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [21]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [22]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [23]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [24]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [25]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [26]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [27]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [28]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [29]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [30]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [31]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [32]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [33]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [34]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [35]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [36]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [37]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_38  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [38]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_39  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [39]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_40  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [40]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_41  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [41]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_42  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [42]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_43  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [43]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_44  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [44]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_45  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [45]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_46  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [46]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_47  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [47]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_48  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [48]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_49  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [49]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_50  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [50]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_51  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [51]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_52  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [52]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_53  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [53]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_54  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [54]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_55  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [55]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_56  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [56]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_57  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [57]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_58  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [58]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_59  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [59]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_60  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [60]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_61  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [61]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_62  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [62]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_63  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [63]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [8]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.dout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout [9]),
    .O(\$auto$rs_design_edit.cc:850:execute$5151.dout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5127 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5128 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5129 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5130 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5131 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5132 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5133 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5134 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5135 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5136 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.read_addr_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5137 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.read_addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.we  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5138 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.we ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$we )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5139 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5140 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5141 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5142 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5143 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5144 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5145 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5146 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5147 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5148 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_26_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$ram_simple_dp_sync_reg_read_2048x64.write_addr_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5149 ),
    .I(\$auto$rs_design_edit.cc:850:execute$5151.write_addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr [9])
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5149  = \$auto$rs_design_edit.cc:572:execute$5149 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5148  = \$auto$rs_design_edit.cc:572:execute$5148 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5147  = \$auto$rs_design_edit.cc:572:execute$5147 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5146  = \$auto$rs_design_edit.cc:572:execute$5146 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5145  = \$auto$rs_design_edit.cc:572:execute$5145 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5144  = \$auto$rs_design_edit.cc:572:execute$5144 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5143  = \$auto$rs_design_edit.cc:572:execute$5143 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5142  = \$auto$rs_design_edit.cc:572:execute$5142 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5141  = \$auto$rs_design_edit.cc:572:execute$5141 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5140  = \$auto$rs_design_edit.cc:572:execute$5140 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5139  = \$auto$rs_design_edit.cc:572:execute$5139 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5138  = \$auto$rs_design_edit.cc:572:execute$5138 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5137  = \$auto$rs_design_edit.cc:572:execute$5137 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5136  = \$auto$rs_design_edit.cc:572:execute$5136 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5135  = \$auto$rs_design_edit.cc:572:execute$5135 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5134  = \$auto$rs_design_edit.cc:572:execute$5134 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5133  = \$auto$rs_design_edit.cc:572:execute$5133 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5132  = \$auto$rs_design_edit.cc:572:execute$5132 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5131  = \$auto$rs_design_edit.cc:572:execute$5131 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5130  = \$auto$rs_design_edit.cc:572:execute$5130 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5129  = \$auto$rs_design_edit.cc:572:execute$5129 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5128  = \$auto$rs_design_edit.cc:572:execute$5128 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5127  = \$auto$rs_design_edit.cc:572:execute$5127 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5126  = \$auto$rs_design_edit.cc:572:execute$5126 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5125  = \$auto$rs_design_edit.cc:572:execute$5125 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5124  = \$auto$rs_design_edit.cc:572:execute$5124 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5123  = \$auto$rs_design_edit.cc:572:execute$5123 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5122  = \$auto$rs_design_edit.cc:572:execute$5122 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5121  = \$auto$rs_design_edit.cc:572:execute$5121 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5120  = \$auto$rs_design_edit.cc:572:execute$5120 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5119  = \$auto$rs_design_edit.cc:572:execute$5119 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5118  = \$auto$rs_design_edit.cc:572:execute$5118 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5117  = \$auto$rs_design_edit.cc:572:execute$5117 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5116  = \$auto$rs_design_edit.cc:572:execute$5116 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5115  = \$auto$rs_design_edit.cc:572:execute$5115 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5114  = \$auto$rs_design_edit.cc:572:execute$5114 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5113  = \$auto$rs_design_edit.cc:572:execute$5113 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5112  = \$auto$rs_design_edit.cc:572:execute$5112 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5111  = \$auto$rs_design_edit.cc:572:execute$5111 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5110  = \$auto$rs_design_edit.cc:572:execute$5110 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5109  = \$auto$rs_design_edit.cc:572:execute$5109 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5108  = \$auto$rs_design_edit.cc:572:execute$5108 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5107  = \$auto$rs_design_edit.cc:572:execute$5107 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5106  = \$auto$rs_design_edit.cc:572:execute$5106 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5105  = \$auto$rs_design_edit.cc:572:execute$5105 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5104  = \$auto$rs_design_edit.cc:572:execute$5104 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5103  = \$auto$rs_design_edit.cc:572:execute$5103 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5102  = \$auto$rs_design_edit.cc:572:execute$5102 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5101  = \$auto$rs_design_edit.cc:572:execute$5101 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5100  = \$auto$rs_design_edit.cc:572:execute$5100 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5099  = \$auto$rs_design_edit.cc:572:execute$5099 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5098  = \$auto$rs_design_edit.cc:572:execute$5098 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5097  = \$auto$rs_design_edit.cc:572:execute$5097 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5096  = \$auto$rs_design_edit.cc:572:execute$5096 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5095  = \$auto$rs_design_edit.cc:572:execute$5095 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5094  = \$auto$rs_design_edit.cc:572:execute$5094 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5093  = \$auto$rs_design_edit.cc:572:execute$5093 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5092  = \$auto$rs_design_edit.cc:572:execute$5092 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5091  = \$auto$rs_design_edit.cc:572:execute$5091 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5090  = \$auto$rs_design_edit.cc:572:execute$5090 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5089  = \$auto$rs_design_edit.cc:572:execute$5089 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5088  = \$auto$rs_design_edit.cc:572:execute$5088 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5087  = \$auto$rs_design_edit.cc:572:execute$5087 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5086  = \$auto$rs_design_edit.cc:572:execute$5086 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5085  = \$auto$rs_design_edit.cc:572:execute$5085 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5084  = \$auto$rs_design_edit.cc:572:execute$5084 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5083  = \$auto$rs_design_edit.cc:572:execute$5083 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5082  = \$auto$rs_design_edit.cc:572:execute$5082 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5081  = \$auto$rs_design_edit.cc:572:execute$5081 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5080  = \$auto$rs_design_edit.cc:572:execute$5080 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5079  = \$auto$rs_design_edit.cc:572:execute$5079 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5078  = \$auto$rs_design_edit.cc:572:execute$5078 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5077  = \$auto$rs_design_edit.cc:572:execute$5077 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5076  = \$auto$rs_design_edit.cc:572:execute$5076 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5075  = \$auto$rs_design_edit.cc:572:execute$5075 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5074  = \$auto$rs_design_edit.cc:572:execute$5074 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5073  = \$auto$rs_design_edit.cc:572:execute$5073 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5072  = \$auto$rs_design_edit.cc:572:execute$5072 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5071  = \$auto$rs_design_edit.cc:572:execute$5071 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5070  = \$auto$rs_design_edit.cc:572:execute$5070 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5069  = \$auto$rs_design_edit.cc:572:execute$5069 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5068  = \$auto$rs_design_edit.cc:572:execute$5068 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5067  = \$auto$rs_design_edit.cc:572:execute$5067 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5066  = \$auto$rs_design_edit.cc:572:execute$5066 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5065  = \$auto$rs_design_edit.cc:572:execute$5065 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5064  = \$auto$rs_design_edit.cc:572:execute$5064 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5063  = \$auto$rs_design_edit.cc:572:execute$5063 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$rs_design_edit.cc:572:execute$5062  = \$auto$rs_design_edit.cc:572:execute$5062 ;
  assign \$auto$clkbufmap.cc:298:execute$4843  = \$flatten$auto$rs_design_edit.cc:850:execute$5151.$auto$clkbufmap.cc:298:execute$4843 ;
  assign \$iopadmap$din  = \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$din ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$dout  = \$iopadmap$dout ;
  assign \$iopadmap$read_addr  = \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$read_addr ;
  assign \$iopadmap$we  = \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$we ;
  assign \$iopadmap$write_addr  = \$flatten$auto$rs_design_edit.cc:850:execute$5151.$iopadmap$write_addr ;
  assign \$auto$rs_design_edit.cc:850:execute$5151.clk  = clk;
  assign \$auto$rs_design_edit.cc:850:execute$5151.din  = din;
  assign dout = \$auto$rs_design_edit.cc:850:execute$5151.dout ;
  assign \$auto$rs_design_edit.cc:850:execute$5151.read_addr  = read_addr;
  assign \$auto$rs_design_edit.cc:850:execute$5151.we  = we;
  assign \$auto$rs_design_edit.cc:850:execute$5151.write_addr  = write_addr;
endmodule
