
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.068827                       # Number of seconds simulated
sim_ticks                                1068826814500                       # Number of ticks simulated
final_tick                               1068826814500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 617965                       # Simulator instruction rate (inst/s)
host_op_rate                                   902785                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1320994234                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826232                       # Number of bytes of host memory used
host_seconds                                   809.11                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           71552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        94475264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           94546816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54008832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54008832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           738088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              738647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        421944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             421944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              66944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           88391555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88458499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         66944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            66944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50530948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50530948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50530948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             66944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          88391555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138989447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      738647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     421944                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1477294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   843888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               94440384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  106432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54006528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                94546816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54008832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1663                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       311941                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             90144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             86487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            91953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             52834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             50458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             50251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             52750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54466                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1068794059500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1477294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               843888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  735903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  735943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  48299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  47857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       741182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.284022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.229655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.900840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32980      4.45%      4.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       539628     72.81%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92933     12.54%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24655      3.33%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9836      1.33%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5799      0.78%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4390      0.59%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4191      0.57%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26770      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       741182                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.848678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.943593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47735     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           41      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           13      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47792                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.656763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.618540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.165542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12183     25.49%     25.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1399      2.93%     28.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29235     61.17%     89.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1325      2.77%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3224      6.75%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              191      0.40%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              183      0.38%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47792                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  28822029500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             56490110750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7378155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19532.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38282.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1031564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  546737                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     920905.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2750758920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1500910125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5735964000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2676214080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69810539760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         236689872300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         433673247000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           752837506185                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.358899                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 720006276750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35690460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  313129847000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2852577000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1556465625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5773957800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2791946880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69810539760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         238624167870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         431976496500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           753386151435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            704.872215                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 717163266750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35690460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  315972857000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2137653629                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2137653629                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2245948                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.789856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293734066                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2246460                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.754194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3654721500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.789856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186188308                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186188308                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224304368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224304368                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69426443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69426443                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         3255                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3255                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     293730811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293730811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293734066                       # number of overall hits
system.cpu.dcache.overall_hits::total       293734066                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1626000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1626000                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       612267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       612267                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        13129                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13129                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2238267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2238267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2251396                       # number of overall misses
system.cpu.dcache.overall_misses::total       2251396                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  51485232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51485232000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  36120990500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36120990500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87606222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87606222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87606222500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87606222500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985462                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007197                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008742                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.801331                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.801331                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007606                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31663.734317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31663.734317                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58995.488080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58995.488080                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39140.201996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39140.201996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38911.956182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38911.956182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.806548                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1004928                       # number of writebacks
system.cpu.dcache.writebacks::total           1004928                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1626000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1626000                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       612267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       612267                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2238267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2238267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2246460                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2246460                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  49859232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49859232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35508723500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35508723500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    803848500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    803848500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  85367955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85367955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  86171804000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86171804000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30663.734317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30663.734317                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57995.488080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57995.488080                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 98114.060784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98114.060784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38140.201996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38140.201996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38358.930940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38358.930940                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                96                       # number of replacements
system.cpu.icache.tags.tagsinuse           369.962603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1227495.183929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   369.962603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.722583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.722583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592012                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397303                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397303                       # number of overall hits
system.cpu.icache.overall_hits::total       687397303                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     47679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47679500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     47679500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47679500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     47679500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47679500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 85141.964286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85141.964286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 85141.964286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85141.964286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 85141.964286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85141.964286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           96                       # number of writebacks
system.cpu.icache.writebacks::total                96                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47119500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47119500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84141.964286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84141.964286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84141.964286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84141.964286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84141.964286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84141.964286                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    734635                       # number of replacements
system.l2.tags.tagsinuse                  4094.636072                       # Cycle average of tags in use
system.l2.tags.total_refs                     3142019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    738731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.253265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 470646000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1434.730712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.820548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2654.084813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.350276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.647970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999667                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               18404937046                       # Number of tag accesses
system.l2.tags.data_accesses              18404937046                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1004928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1004928                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           96                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               96                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             269052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                269052                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1239320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1239320                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1508372                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1508373                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1508372                       # number of overall hits
system.l2.overall_hits::total                 1508373                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           343215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343215                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              559                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       394873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          394873                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 559                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              738088                       # number of demand (read+write) misses
system.l2.demand_misses::total                 738647                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                559                       # number of overall misses
system.l2.overall_misses::cpu.data             738088                       # number of overall misses
system.l2.overall_misses::total                738647                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  31765272500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31765272500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     46265500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46265500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  35198899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35198899000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   66964171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67010437000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46265500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  66964171500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67010437000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1004928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1004928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           96                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           96                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         612267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            612267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1634193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1634193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               560                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2246460                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2247020                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              560                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2246460                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2247020                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.560564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560564                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998214                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.241632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.241632                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.328556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328723                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.328556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328723                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92552.110193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92552.110193                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82764.758497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82764.758497                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89139.796846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89139.796846                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82764.758497                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90726.541415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90720.516025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82764.758497                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90726.541415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90720.516025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               421944                       # number of writebacks
system.l2.writebacks::total                    421944                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           46                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            46                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       343215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343215                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       394873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       394873                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         738088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            738647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        738088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           738647                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  28333122500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28333122500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40675500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40675500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31250169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31250169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40675500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  59583291500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59623967000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40675500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  59583291500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59623967000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.560564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.241632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.241632                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.328556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.328556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328723                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82552.110193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82552.110193                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72764.758497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72764.758497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79139.796846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79139.796846                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72764.758497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80726.541415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80720.516025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72764.758497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80726.541415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80720.516025                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             395432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       421944                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311941                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343215                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343215                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        395432                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2211179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2211179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2211179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148555648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    148555648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148555648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1472532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1472532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1472532                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4852012500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6978934750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4493064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2246044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            796                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1634753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1426872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1553710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           612267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          612267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1634193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6738867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6740083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        83968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    416177664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              416261632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          734635                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2981655                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2980858     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    796      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2981655                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4256580000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1400000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5616150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
