Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/zacharysells/Documents/cs161L/lab1/my_alu_8bit_tb_isim_beh.exe -prj /home/zacharysells/Documents/cs161L/lab1/my_alu_8bit_tb_beh.prj work.my_alu_8bit_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/zacharysells/Documents/cs161L/lab1/my_alu.vhd" into library work
Parsing VHDL file "/home/zacharysells/Documents/cs161L/lab1/my_alu_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "/home/zacharysells/Documents/cs161L/lab1/my_alu.vhd" Line 96: Expression has incompatible type
WARNING:HDLCompiler:960 - "/home/zacharysells/Documents/cs161L/lab1/my_alu.vhd" Line 101: Expression has incompatible type
WARNING:HDLCompiler:960 - "/home/zacharysells/Documents/cs161L/lab1/my_alu.vhd" Line 106: Expression has incompatible type
WARNING:HDLCompiler:960 - "/home/zacharysells/Documents/cs161L/lab1/my_alu.vhd" Line 111: Expression has incompatible type
Completed static elaboration
Fuse Memory Usage: 38724 KB
Fuse CPU Usage: 3200 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity my_alu [\my_alu(8)\]
Compiling architecture behavior of entity my_alu_8bit_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/zacharysells/Documents/cs161L/lab1/my_alu_8bit_tb_isim_beh.exe
Fuse Memory Usage: 95616 KB
Fuse CPU Usage: 3430 ms
GCC CPU Usage: 690 ms
